
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bdc  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000230  08009d9c  08009d9c  0000ad9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009fcc  08009fcc  0000b0e4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009fcc  08009fcc  0000afcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fd4  08009fd4  0000b0e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fd4  08009fd4  0000afd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009fd8  08009fd8  0000afd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000e4  20000000  08009fdc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001374  200000e4  0800a0c0  0000b0e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001458  0800a0c0  0000b458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000231e7  00000000  00000000  0000b114  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000051c4  00000000  00000000  0002e2fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d40  00000000  00000000  000334c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001699  00000000  00000000  00035200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000302bd  00000000  00000000  00036899  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025c85  00000000  00000000  00066b56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f012  00000000  00000000  0008c7db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ab7ed  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007cfc  00000000  00000000  001ab830  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  001b352c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200000e4 	.word	0x200000e4
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009d84 	.word	0x08009d84

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000e8 	.word	0x200000e8
 80001fc:	08009d84 	.word	0x08009d84

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 80005dc:	b480      	push	{r7}
 80005de:	b085      	sub	sp, #20
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	60f8      	str	r0, [r7, #12]
 80005e4:	60b9      	str	r1, [r7, #8]
 80005e6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	4a07      	ldr	r2, [pc, #28]	@ (8000608 <vApplicationGetIdleTaskMemory+0x2c>)
 80005ec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005ee:	68bb      	ldr	r3, [r7, #8]
 80005f0:	4a06      	ldr	r2, [pc, #24]	@ (800060c <vApplicationGetIdleTaskMemory+0x30>)
 80005f2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005f4:	687b      	ldr	r3, [r7, #4]
 80005f6:	2280      	movs	r2, #128	@ 0x80
 80005f8:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80005fa:	bf00      	nop
 80005fc:	3714      	adds	r7, #20
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
 8000606:	bf00      	nop
 8000608:	2000016c 	.word	0x2000016c
 800060c:	200001c0 	.word	0x200001c0

08000610 <QSPI_StoreStats>:
/* USER CODE END GET_IDLE_TASK_MEMORY */

/* USER CODE BEGIN QSPI_HELPERS */
static void QSPI_StoreStats(void)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
    BSP_QSPI_Write((uint8_t*)&stats, flash_addr, sizeof(RunningStats));
 8000614:	4b0d      	ldr	r3, [pc, #52]	@ (800064c <QSPI_StoreStats+0x3c>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	2244      	movs	r2, #68	@ 0x44
 800061a:	4619      	mov	r1, r3
 800061c:	480c      	ldr	r0, [pc, #48]	@ (8000650 <QSPI_StoreStats+0x40>)
 800061e:	f001 f9c3 	bl	80019a8 <BSP_QSPI_Write>
    while (BSP_QSPI_GetStatus() != QSPI_OK);
 8000622:	bf00      	nop
 8000624:	f001 fa90 	bl	8001b48 <BSP_QSPI_GetStatus>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d1fa      	bne.n	8000624 <QSPI_StoreStats+0x14>
    flash_addr += sizeof(RunningStats);
 800062e:	4b07      	ldr	r3, [pc, #28]	@ (800064c <QSPI_StoreStats+0x3c>)
 8000630:	681b      	ldr	r3, [r3, #0]
 8000632:	3344      	adds	r3, #68	@ 0x44
 8000634:	4a05      	ldr	r2, [pc, #20]	@ (800064c <QSPI_StoreStats+0x3c>)
 8000636:	6013      	str	r3, [r2, #0]

    if (flash_addr >= QSPI_BLOCK_SIZE)  // wrap-around if needed
 8000638:	4b04      	ldr	r3, [pc, #16]	@ (800064c <QSPI_StoreStats+0x3c>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000640:	d302      	bcc.n	8000648 <QSPI_StoreStats+0x38>
        flash_addr = FLASH_ADDR_BASE;
 8000642:	4b02      	ldr	r3, [pc, #8]	@ (800064c <QSPI_StoreStats+0x3c>)
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
}
 8000648:	bf00      	nop
 800064a:	bd80      	pop	{r7, pc}
 800064c:	20000118 	.word	0x20000118
 8000650:	2000011c 	.word	0x2000011c

08000654 <QSPI_ReadStatsAndPrint>:

static void QSPI_ReadStatsAndPrint(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b0ba      	sub	sp, #232	@ 0xe8
 8000658:	af02      	add	r7, sp, #8
    RunningStats readStats;
    uint32_t addr = FLASH_ADDR_BASE;
 800065a:	2300      	movs	r3, #0
 800065c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    char msg[128];
    uint32_t numBlocks = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8

    while (addr < flash_addr) {
 8000666:	e017      	b.n	8000698 <QSPI_ReadStatsAndPrint+0x44>
        BSP_QSPI_Read((uint8_t*)&readStats, addr, sizeof(RunningStats));
 8000668:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 800066c:	2244      	movs	r2, #68	@ 0x44
 800066e:	f8d7 10dc 	ldr.w	r1, [r7, #220]	@ 0xdc
 8000672:	4618      	mov	r0, r3
 8000674:	f001 f946 	bl	8001904 <BSP_QSPI_Read>
        while (BSP_QSPI_GetStatus() != QSPI_OK);
 8000678:	bf00      	nop
 800067a:	f001 fa65 	bl	8001b48 <BSP_QSPI_GetStatus>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d1fa      	bne.n	800067a <QSPI_ReadStatsAndPrint+0x26>
        addr += sizeof(RunningStats);
 8000684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8000688:	3344      	adds	r3, #68	@ 0x44
 800068a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
        numBlocks++;
 800068e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8000692:	3301      	adds	r3, #1
 8000694:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    while (addr < flash_addr) {
 8000698:	4b91      	ldr	r3, [pc, #580]	@ (80008e0 <QSPI_ReadStatsAndPrint+0x28c>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80006a0:	429a      	cmp	r2, r3
 80006a2:	d3e1      	bcc.n	8000668 <QSPI_ReadStatsAndPrint+0x14>
    }

    sprintf(msg, "\r\nTotal logged values: %lu\r\n", numBlocks*STATS_BATCH_SIZE);
 80006a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80006a8:	00da      	lsls	r2, r3, #3
 80006aa:	f107 030c 	add.w	r3, r7, #12
 80006ae:	498d      	ldr	r1, [pc, #564]	@ (80008e4 <QSPI_ReadStatsAndPrint+0x290>)
 80006b0:	4618      	mov	r0, r3
 80006b2:	f008 fec7 	bl	8009444 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 80006b6:	f107 030c 	add.w	r3, r7, #12
 80006ba:	4618      	mov	r0, r3
 80006bc:	f7ff fda0 	bl	8000200 <strlen>
 80006c0:	4603      	mov	r3, r0
 80006c2:	b29a      	uxth	r2, r3
 80006c4:	f107 010c 	add.w	r1, r7, #12
 80006c8:	2364      	movs	r3, #100	@ 0x64
 80006ca:	4887      	ldr	r0, [pc, #540]	@ (80008e8 <QSPI_ReadStatsAndPrint+0x294>)
 80006cc:	f006 fdb0 	bl	8007230 <HAL_UART_Transmit>

    sprintf(msg, "Temp mean=%d var=%d\r\n",
            (int)(readStats.mean_temp + 0.5f),
 80006d0:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 80006d4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006d8:	ee77 7a87 	vadd.f32	s15, s15, s14
    sprintf(msg, "Temp mean=%d var=%d\r\n",
 80006dc:	eebd 6ae7 	vcvt.s32.f32	s12, s15
            (int)((readStats.M2_temp / readStats.count) + 0.5f));
 80006e0:	edd7 6a25 	vldr	s13, [r7, #148]	@ 0x94
 80006e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80006e8:	ee07 3a90 	vmov	s15, r3
 80006ec:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80006f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80006f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006f8:	ee77 7a87 	vadd.f32	s15, s15, s14
    sprintf(msg, "Temp mean=%d var=%d\r\n",
 80006fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000700:	f107 000c 	add.w	r0, r7, #12
 8000704:	ee17 3a90 	vmov	r3, s15
 8000708:	ee16 2a10 	vmov	r2, s12
 800070c:	4977      	ldr	r1, [pc, #476]	@ (80008ec <QSPI_ReadStatsAndPrint+0x298>)
 800070e:	f008 fe99 	bl	8009444 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff fd72 	bl	8000200 <strlen>
 800071c:	4603      	mov	r3, r0
 800071e:	b29a      	uxth	r2, r3
 8000720:	f107 010c 	add.w	r1, r7, #12
 8000724:	2364      	movs	r3, #100	@ 0x64
 8000726:	4870      	ldr	r0, [pc, #448]	@ (80008e8 <QSPI_ReadStatsAndPrint+0x294>)
 8000728:	f006 fd82 	bl	8007230 <HAL_UART_Transmit>

    sprintf(msg, "Press mean=%d var=%d\r\n",
            (int)(readStats.mean_press + 0.5f),
 800072c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8000730:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000734:	ee77 7a87 	vadd.f32	s15, s15, s14
    sprintf(msg, "Press mean=%d var=%d\r\n",
 8000738:	eebd 6ae7 	vcvt.s32.f32	s12, s15
            (int)((readStats.M2_press / readStats.count) + 0.5f));
 800073c:	edd7 6a27 	vldr	s13, [r7, #156]	@ 0x9c
 8000740:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000744:	ee07 3a90 	vmov	s15, r3
 8000748:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800074c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000750:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000754:	ee77 7a87 	vadd.f32	s15, s15, s14
    sprintf(msg, "Press mean=%d var=%d\r\n",
 8000758:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800075c:	f107 000c 	add.w	r0, r7, #12
 8000760:	ee17 3a90 	vmov	r3, s15
 8000764:	ee16 2a10 	vmov	r2, s12
 8000768:	4961      	ldr	r1, [pc, #388]	@ (80008f0 <QSPI_ReadStatsAndPrint+0x29c>)
 800076a:	f008 fe6b 	bl	8009444 <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 800076e:	f107 030c 	add.w	r3, r7, #12
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff fd44 	bl	8000200 <strlen>
 8000778:	4603      	mov	r3, r0
 800077a:	b29a      	uxth	r2, r3
 800077c:	f107 010c 	add.w	r1, r7, #12
 8000780:	2364      	movs	r3, #100	@ 0x64
 8000782:	4859      	ldr	r0, [pc, #356]	@ (80008e8 <QSPI_ReadStatsAndPrint+0x294>)
 8000784:	f006 fd54 	bl	8007230 <HAL_UART_Transmit>

    const char* axis[3] = {"X", "Y", "Z"};
 8000788:	4a5a      	ldr	r2, [pc, #360]	@ (80008f4 <QSPI_ReadStatsAndPrint+0x2a0>)
 800078a:	463b      	mov	r3, r7
 800078c:	ca07      	ldmia	r2, {r0, r1, r2}
 800078e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    for (int i = 0; i < 3; i++) {
 8000792:	2300      	movs	r3, #0
 8000794:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8000798:	e048      	b.n	800082c <QSPI_ReadStatsAndPrint+0x1d8>
        sprintf(msg, "Mag[%s] mean=%d var=%d\r\n",
 800079a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	33e0      	adds	r3, #224	@ 0xe0
 80007a2:	443b      	add	r3, r7
 80007a4:	f853 2ce0 	ldr.w	r2, [r3, #-224]
                axis[i],
                (int)(readStats.mean_mag[i] + 0.5f),
 80007a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80007ac:	3304      	adds	r3, #4
 80007ae:	009b      	lsls	r3, r3, #2
 80007b0:	33e0      	adds	r3, #224	@ 0xe0
 80007b2:	443b      	add	r3, r7
 80007b4:	3b50      	subs	r3, #80	@ 0x50
 80007b6:	edd3 7a00 	vldr	s15, [r3]
 80007ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80007be:	ee77 7a87 	vadd.f32	s15, s15, s14
        sprintf(msg, "Mag[%s] mean=%d var=%d\r\n",
 80007c2:	eebd 6ae7 	vcvt.s32.f32	s12, s15
                (int)((readStats.M2_mag[i] / readStats.count) + 0.5f));
 80007c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80007ca:	3308      	adds	r3, #8
 80007cc:	009b      	lsls	r3, r3, #2
 80007ce:	33e0      	adds	r3, #224	@ 0xe0
 80007d0:	443b      	add	r3, r7
 80007d2:	3b54      	subs	r3, #84	@ 0x54
 80007d4:	edd3 6a00 	vldr	s13, [r3]
 80007d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80007dc:	ee07 3a90 	vmov	s15, r3
 80007e0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80007e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80007e8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80007ec:	ee77 7a87 	vadd.f32	s15, s15, s14
        sprintf(msg, "Mag[%s] mean=%d var=%d\r\n",
 80007f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80007f4:	ee17 3a90 	vmov	r3, s15
 80007f8:	f107 000c 	add.w	r0, r7, #12
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	ee16 3a10 	vmov	r3, s12
 8000802:	493d      	ldr	r1, [pc, #244]	@ (80008f8 <QSPI_ReadStatsAndPrint+0x2a4>)
 8000804:	f008 fe1e 	bl	8009444 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	4618      	mov	r0, r3
 800080e:	f7ff fcf7 	bl	8000200 <strlen>
 8000812:	4603      	mov	r3, r0
 8000814:	b29a      	uxth	r2, r3
 8000816:	f107 010c 	add.w	r1, r7, #12
 800081a:	2364      	movs	r3, #100	@ 0x64
 800081c:	4832      	ldr	r0, [pc, #200]	@ (80008e8 <QSPI_ReadStatsAndPrint+0x294>)
 800081e:	f006 fd07 	bl	8007230 <HAL_UART_Transmit>
    for (int i = 0; i < 3; i++) {
 8000822:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000826:	3301      	adds	r3, #1
 8000828:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800082c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8000830:	2b02      	cmp	r3, #2
 8000832:	ddb2      	ble.n	800079a <QSPI_ReadStatsAndPrint+0x146>
    }
    for (int i = 0; i < 3; i++) {
 8000834:	2300      	movs	r3, #0
 8000836:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800083a:	e048      	b.n	80008ce <QSPI_ReadStatsAndPrint+0x27a>
        sprintf(msg, "Acc[%s] mean=%d var=%d\r\n",
 800083c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8000840:	009b      	lsls	r3, r3, #2
 8000842:	33e0      	adds	r3, #224	@ 0xe0
 8000844:	443b      	add	r3, r7
 8000846:	f853 2ce0 	ldr.w	r2, [r3, #-224]
                axis[i],
                (int)(readStats.mean_acc[i] + 0.5f),
 800084a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800084e:	330a      	adds	r3, #10
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	33e0      	adds	r3, #224	@ 0xe0
 8000854:	443b      	add	r3, r7
 8000856:	3b50      	subs	r3, #80	@ 0x50
 8000858:	edd3 7a00 	vldr	s15, [r3]
 800085c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000860:	ee77 7a87 	vadd.f32	s15, s15, s14
        sprintf(msg, "Acc[%s] mean=%d var=%d\r\n",
 8000864:	eebd 6ae7 	vcvt.s32.f32	s12, s15
                (int)((readStats.M2_acc[i] / readStats.count) + 0.5f));
 8000868:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800086c:	330e      	adds	r3, #14
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	33e0      	adds	r3, #224	@ 0xe0
 8000872:	443b      	add	r3, r7
 8000874:	3b54      	subs	r3, #84	@ 0x54
 8000876:	edd3 6a00 	vldr	s13, [r3]
 800087a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800087e:	ee07 3a90 	vmov	s15, r3
 8000882:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000886:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800088a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800088e:	ee77 7a87 	vadd.f32	s15, s15, s14
        sprintf(msg, "Acc[%s] mean=%d var=%d\r\n",
 8000892:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000896:	ee17 3a90 	vmov	r3, s15
 800089a:	f107 000c 	add.w	r0, r7, #12
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	ee16 3a10 	vmov	r3, s12
 80008a4:	4915      	ldr	r1, [pc, #84]	@ (80008fc <QSPI_ReadStatsAndPrint+0x2a8>)
 80008a6:	f008 fdcd 	bl	8009444 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 80008aa:	f107 030c 	add.w	r3, r7, #12
 80008ae:	4618      	mov	r0, r3
 80008b0:	f7ff fca6 	bl	8000200 <strlen>
 80008b4:	4603      	mov	r3, r0
 80008b6:	b29a      	uxth	r2, r3
 80008b8:	f107 010c 	add.w	r1, r7, #12
 80008bc:	2364      	movs	r3, #100	@ 0x64
 80008be:	480a      	ldr	r0, [pc, #40]	@ (80008e8 <QSPI_ReadStatsAndPrint+0x294>)
 80008c0:	f006 fcb6 	bl	8007230 <HAL_UART_Transmit>
    for (int i = 0; i < 3; i++) {
 80008c4:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80008c8:	3301      	adds	r3, #1
 80008ca:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80008ce:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80008d2:	2b02      	cmp	r3, #2
 80008d4:	ddb2      	ble.n	800083c <QSPI_ReadStatsAndPrint+0x1e8>
    }
}
 80008d6:	bf00      	nop
 80008d8:	bf00      	nop
 80008da:	37e0      	adds	r7, #224	@ 0xe0
 80008dc:	46bd      	mov	sp, r7
 80008de:	bd80      	pop	{r7, pc}
 80008e0:	20000118 	.word	0x20000118
 80008e4:	08009d9c 	.word	0x08009d9c
 80008e8:	2000056c 	.word	0x2000056c
 80008ec:	08009dbc 	.word	0x08009dbc
 80008f0:	08009dd4 	.word	0x08009dd4
 80008f4:	08009e30 	.word	0x08009e30
 80008f8:	08009dec 	.word	0x08009dec
 80008fc:	08009e08 	.word	0x08009e08

08000900 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000900:	b5b0      	push	{r4, r5, r7, lr}
 8000902:	b096      	sub	sp, #88	@ 0x58
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTOS_QUEUES */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 256);
 8000906:	4b1d      	ldr	r3, [pc, #116]	@ (800097c <MX_FREERTOS_Init+0x7c>)
 8000908:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 800090c:	461d      	mov	r5, r3
 800090e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000910:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000912:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000916:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800091a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800091e:	2100      	movs	r1, #0
 8000920:	4618      	mov	r0, r3
 8000922:	f007 fb50 	bl	8007fc6 <osThreadCreate>
 8000926:	4603      	mov	r3, r0
 8000928:	4a15      	ldr	r2, [pc, #84]	@ (8000980 <MX_FREERTOS_Init+0x80>)
 800092a:	6013      	str	r3, [r2, #0]

  osThreadDef(sensorTask, StartSensorTask, osPriorityNormal, 0, 256);
 800092c:	4b15      	ldr	r3, [pc, #84]	@ (8000984 <MX_FREERTOS_Init+0x84>)
 800092e:	f107 0420 	add.w	r4, r7, #32
 8000932:	461d      	mov	r5, r3
 8000934:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000936:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000938:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800093c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  sensorTaskHandle = osThreadCreate(osThread(sensorTask), NULL);
 8000940:	f107 0320 	add.w	r3, r7, #32
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f007 fb3d 	bl	8007fc6 <osThreadCreate>
 800094c:	4603      	mov	r3, r0
 800094e:	4a0e      	ldr	r2, [pc, #56]	@ (8000988 <MX_FREERTOS_Init+0x88>)
 8000950:	6013      	str	r3, [r2, #0]

  osThreadDef(buttonTask, StartButtonTask, osPriorityLow, 0, 128);
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <MX_FREERTOS_Init+0x8c>)
 8000954:	1d3c      	adds	r4, r7, #4
 8000956:	461d      	mov	r5, r3
 8000958:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800095a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800095c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000960:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  buttonTaskHandle = osThreadCreate(osThread(buttonTask), NULL);
 8000964:	1d3b      	adds	r3, r7, #4
 8000966:	2100      	movs	r1, #0
 8000968:	4618      	mov	r0, r3
 800096a:	f007 fb2c 	bl	8007fc6 <osThreadCreate>
 800096e:	4603      	mov	r3, r0
 8000970:	4a07      	ldr	r2, [pc, #28]	@ (8000990 <MX_FREERTOS_Init+0x90>)
 8000972:	6013      	str	r3, [r2, #0]
}
 8000974:	bf00      	nop
 8000976:	3758      	adds	r7, #88	@ 0x58
 8000978:	46bd      	mov	sp, r7
 800097a:	bdb0      	pop	{r4, r5, r7, pc}
 800097c:	08009e48 	.word	0x08009e48
 8000980:	20000160 	.word	0x20000160
 8000984:	08009e70 	.word	0x08009e70
 8000988:	20000164 	.word	0x20000164
 800098c:	08009e98 	.word	0x08009e98
 8000990:	20000168 	.word	0x20000168

08000994 <StartDefaultTask>:

/* USER CODE BEGIN Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b096      	sub	sp, #88	@ 0x58
 8000998:	af02      	add	r7, sp, #8
 800099a:	6078      	str	r0, [r7, #4]
  char output[64];

  for(;;)
  {
    osDelay(100);
 800099c:	2064      	movs	r0, #100	@ 0x64
 800099e:	f007 fb5e 	bl	800805e <osDelay>
    int t = (int)(temp + 0.5f);
 80009a2:	4b59      	ldr	r3, [pc, #356]	@ (8000b08 <StartDefaultTask+0x174>)
 80009a4:	edd3 7a00 	vldr	s15, [r3]
 80009a8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80009ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009b4:	ee17 3a90 	vmov	r3, s15
 80009b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    int p = (int)(pressure + 0.5f);
 80009ba:	4b54      	ldr	r3, [pc, #336]	@ (8000b0c <StartDefaultTask+0x178>)
 80009bc:	edd3 7a00 	vldr	s15, [r3]
 80009c0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80009c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80009c8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80009cc:	ee17 3a90 	vmov	r3, s15
 80009d0:	64bb      	str	r3, [r7, #72]	@ 0x48

    switch(sensor_mode)
 80009d2:	4b4f      	ldr	r3, [pc, #316]	@ (8000b10 <StartDefaultTask+0x17c>)
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	b2db      	uxtb	r3, r3
 80009d8:	2b04      	cmp	r3, #4
 80009da:	d8df      	bhi.n	800099c <StartDefaultTask+0x8>
 80009dc:	a201      	add	r2, pc, #4	@ (adr r2, 80009e4 <StartDefaultTask+0x50>)
 80009de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009e2:	bf00      	nop
 80009e4:	080009f9 	.word	0x080009f9
 80009e8:	08000a45 	.word	0x08000a45
 80009ec:	08000a6f 	.word	0x08000a6f
 80009f0:	08000aaf 	.word	0x08000aaf
 80009f4:	08000aef 	.word	0x08000aef
    {
      case 0: {
          printed_summary = 0;
 80009f8:	4b46      	ldr	r3, [pc, #280]	@ (8000b14 <StartDefaultTask+0x180>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	701a      	strb	r2, [r3, #0]
          flash_addr = FLASH_ADDR_BASE;
 80009fe:	4b46      	ldr	r3, [pc, #280]	@ (8000b18 <StartDefaultTask+0x184>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	601a      	str	r2, [r3, #0]
          BSP_QSPI_Erase_Block(flash_addr);
 8000a04:	4b44      	ldr	r3, [pc, #272]	@ (8000b18 <StartDefaultTask+0x184>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4618      	mov	r0, r3
 8000a0a:	f001 f853 	bl	8001ab4 <BSP_QSPI_Erase_Block>
          while (BSP_QSPI_GetStatus() != QSPI_OK);
 8000a0e:	bf00      	nop
 8000a10:	f001 f89a 	bl	8001b48 <BSP_QSPI_GetStatus>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d1fa      	bne.n	8000a10 <StartDefaultTask+0x7c>
          sprintf(output, "Temp = %d C\r\n", t);
 8000a1a:	f107 0308 	add.w	r3, r7, #8
 8000a1e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000a20:	493e      	ldr	r1, [pc, #248]	@ (8000b1c <StartDefaultTask+0x188>)
 8000a22:	4618      	mov	r0, r3
 8000a24:	f008 fd0e 	bl	8009444 <siprintf>
          HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 100);
 8000a28:	f107 0308 	add.w	r3, r7, #8
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	f7ff fbe7 	bl	8000200 <strlen>
 8000a32:	4603      	mov	r3, r0
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	f107 0108 	add.w	r1, r7, #8
 8000a3a:	2364      	movs	r3, #100	@ 0x64
 8000a3c:	4838      	ldr	r0, [pc, #224]	@ (8000b20 <StartDefaultTask+0x18c>)
 8000a3e:	f006 fbf7 	bl	8007230 <HAL_UART_Transmit>
          break;
 8000a42:	e05f      	b.n	8000b04 <StartDefaultTask+0x170>
      }
      case 1: {
          sprintf(output, "Press = %d hPa\r\n", p);
 8000a44:	f107 0308 	add.w	r3, r7, #8
 8000a48:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a4a:	4936      	ldr	r1, [pc, #216]	@ (8000b24 <StartDefaultTask+0x190>)
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f008 fcf9 	bl	8009444 <siprintf>
          HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 100);
 8000a52:	f107 0308 	add.w	r3, r7, #8
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff fbd2 	bl	8000200 <strlen>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	b29a      	uxth	r2, r3
 8000a60:	f107 0108 	add.w	r1, r7, #8
 8000a64:	2364      	movs	r3, #100	@ 0x64
 8000a66:	482e      	ldr	r0, [pc, #184]	@ (8000b20 <StartDefaultTask+0x18c>)
 8000a68:	f006 fbe2 	bl	8007230 <HAL_UART_Transmit>
          break;
 8000a6c:	e04a      	b.n	8000b04 <StartDefaultTask+0x170>
      }
      case 2: {
          sprintf(output, "Mag [mG] X=%d Y=%d Z=%d\r\n",
                  mag_data[0], mag_data[1], mag_data[2]);
 8000a6e:	4b2e      	ldr	r3, [pc, #184]	@ (8000b28 <StartDefaultTask+0x194>)
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	b21b      	sxth	r3, r3
          sprintf(output, "Mag [mG] X=%d Y=%d Z=%d\r\n",
 8000a74:	461a      	mov	r2, r3
                  mag_data[0], mag_data[1], mag_data[2]);
 8000a76:	4b2c      	ldr	r3, [pc, #176]	@ (8000b28 <StartDefaultTask+0x194>)
 8000a78:	885b      	ldrh	r3, [r3, #2]
 8000a7a:	b21b      	sxth	r3, r3
          sprintf(output, "Mag [mG] X=%d Y=%d Z=%d\r\n",
 8000a7c:	4619      	mov	r1, r3
                  mag_data[0], mag_data[1], mag_data[2]);
 8000a7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000b28 <StartDefaultTask+0x194>)
 8000a80:	889b      	ldrh	r3, [r3, #4]
 8000a82:	b21b      	sxth	r3, r3
          sprintf(output, "Mag [mG] X=%d Y=%d Z=%d\r\n",
 8000a84:	f107 0008 	add.w	r0, r7, #8
 8000a88:	9300      	str	r3, [sp, #0]
 8000a8a:	460b      	mov	r3, r1
 8000a8c:	4927      	ldr	r1, [pc, #156]	@ (8000b2c <StartDefaultTask+0x198>)
 8000a8e:	f008 fcd9 	bl	8009444 <siprintf>
          HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 100);
 8000a92:	f107 0308 	add.w	r3, r7, #8
 8000a96:	4618      	mov	r0, r3
 8000a98:	f7ff fbb2 	bl	8000200 <strlen>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	b29a      	uxth	r2, r3
 8000aa0:	f107 0108 	add.w	r1, r7, #8
 8000aa4:	2364      	movs	r3, #100	@ 0x64
 8000aa6:	481e      	ldr	r0, [pc, #120]	@ (8000b20 <StartDefaultTask+0x18c>)
 8000aa8:	f006 fbc2 	bl	8007230 <HAL_UART_Transmit>
          break;
 8000aac:	e02a      	b.n	8000b04 <StartDefaultTask+0x170>
      }
      case 3: {
          sprintf(output, "Accel [mg] X=%d Y=%d Z=%d\r\n",
                  accel_data[0], accel_data[1], accel_data[2]);
 8000aae:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <StartDefaultTask+0x19c>)
 8000ab0:	881b      	ldrh	r3, [r3, #0]
 8000ab2:	b21b      	sxth	r3, r3
          sprintf(output, "Accel [mg] X=%d Y=%d Z=%d\r\n",
 8000ab4:	461a      	mov	r2, r3
                  accel_data[0], accel_data[1], accel_data[2]);
 8000ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b30 <StartDefaultTask+0x19c>)
 8000ab8:	885b      	ldrh	r3, [r3, #2]
 8000aba:	b21b      	sxth	r3, r3
          sprintf(output, "Accel [mg] X=%d Y=%d Z=%d\r\n",
 8000abc:	4619      	mov	r1, r3
                  accel_data[0], accel_data[1], accel_data[2]);
 8000abe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <StartDefaultTask+0x19c>)
 8000ac0:	889b      	ldrh	r3, [r3, #4]
 8000ac2:	b21b      	sxth	r3, r3
          sprintf(output, "Accel [mg] X=%d Y=%d Z=%d\r\n",
 8000ac4:	f107 0008 	add.w	r0, r7, #8
 8000ac8:	9300      	str	r3, [sp, #0]
 8000aca:	460b      	mov	r3, r1
 8000acc:	4919      	ldr	r1, [pc, #100]	@ (8000b34 <StartDefaultTask+0x1a0>)
 8000ace:	f008 fcb9 	bl	8009444 <siprintf>
          HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 100);
 8000ad2:	f107 0308 	add.w	r3, r7, #8
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff fb92 	bl	8000200 <strlen>
 8000adc:	4603      	mov	r3, r0
 8000ade:	b29a      	uxth	r2, r3
 8000ae0:	f107 0108 	add.w	r1, r7, #8
 8000ae4:	2364      	movs	r3, #100	@ 0x64
 8000ae6:	480e      	ldr	r0, [pc, #56]	@ (8000b20 <StartDefaultTask+0x18c>)
 8000ae8:	f006 fba2 	bl	8007230 <HAL_UART_Transmit>
          break;
 8000aec:	e00a      	b.n	8000b04 <StartDefaultTask+0x170>
      }
      case 4:
          if (!printed_summary) {
 8000aee:	4b09      	ldr	r3, [pc, #36]	@ (8000b14 <StartDefaultTask+0x180>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d104      	bne.n	8000b00 <StartDefaultTask+0x16c>
              printed_summary = 1;
 8000af6:	4b07      	ldr	r3, [pc, #28]	@ (8000b14 <StartDefaultTask+0x180>)
 8000af8:	2201      	movs	r2, #1
 8000afa:	701a      	strb	r2, [r3, #0]
              QSPI_ReadStatsAndPrint();
 8000afc:	f7ff fdaa 	bl	8000654 <QSPI_ReadStatsAndPrint>
          }
          break;
 8000b00:	bf00      	nop
 8000b02:	e74b      	b.n	800099c <StartDefaultTask+0x8>
  {
 8000b04:	e74a      	b.n	800099c <StartDefaultTask+0x8>
 8000b06:	bf00      	nop
 8000b08:	20000100 	.word	0x20000100
 8000b0c:	20000104 	.word	0x20000104
 8000b10:	20000414 	.word	0x20000414
 8000b14:	20000116 	.word	0x20000116
 8000b18:	20000118 	.word	0x20000118
 8000b1c:	08009eb4 	.word	0x08009eb4
 8000b20:	2000056c 	.word	0x2000056c
 8000b24:	08009ec4 	.word	0x08009ec4
 8000b28:	20000108 	.word	0x20000108
 8000b2c:	08009ed8 	.word	0x08009ed8
 8000b30:	20000110 	.word	0x20000110
 8000b34:	08009ef4 	.word	0x08009ef4

08000b38 <StartSensorTask>:
}
/* USER CODE END Header_StartDefaultTask */

/* USER CODE BEGIN Header_StartSensorTask */
void StartSensorTask(void const * argument)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08a      	sub	sp, #40	@ 0x28
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
    uint32_t sampleCounter = 0;
 8000b40:	2300      	movs	r3, #0
 8000b42:	627b      	str	r3, [r7, #36]	@ 0x24

    for(;;)
    {
        osDelay(100); // 10 Hz sampling
 8000b44:	2064      	movs	r0, #100	@ 0x64
 8000b46:	f007 fa8a 	bl	800805e <osDelay>

        temp = BSP_TSENSOR_ReadTemp();
 8000b4a:	f001 fb33 	bl	80021b4 <BSP_TSENSOR_ReadTemp>
 8000b4e:	eef0 7a40 	vmov.f32	s15, s0
 8000b52:	4b9a      	ldr	r3, [pc, #616]	@ (8000dbc <StartSensorTask+0x284>)
 8000b54:	edc3 7a00 	vstr	s15, [r3]
        pressure = BSP_PSENSOR_ReadPressure();
 8000b58:	f000 fe48 	bl	80017ec <BSP_PSENSOR_ReadPressure>
 8000b5c:	eef0 7a40 	vmov.f32	s15, s0
 8000b60:	4b97      	ldr	r3, [pc, #604]	@ (8000dc0 <StartSensorTask+0x288>)
 8000b62:	edc3 7a00 	vstr	s15, [r3]
        BSP_MAGNETO_GetXYZ((int16_t*)mag_data);
 8000b66:	4897      	ldr	r0, [pc, #604]	@ (8000dc4 <StartSensorTask+0x28c>)
 8000b68:	f000 fe08 	bl	800177c <BSP_MAGNETO_GetXYZ>
        BSP_ACCELERO_AccGetXYZ((int16_t*)accel_data);
 8000b6c:	4896      	ldr	r0, [pc, #600]	@ (8000dc8 <StartSensorTask+0x290>)
 8000b6e:	f000 fdc1 	bl	80016f4 <BSP_ACCELERO_AccGetXYZ>

        stats.count += 1;
 8000b72:	4b96      	ldr	r3, [pc, #600]	@ (8000dcc <StartSensorTask+0x294>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	3301      	adds	r3, #1
 8000b78:	4a94      	ldr	r2, [pc, #592]	@ (8000dcc <StartSensorTask+0x294>)
 8000b7a:	6013      	str	r3, [r2, #0]

        // Temperature
        float d = temp - stats.mean_temp;
 8000b7c:	4b8f      	ldr	r3, [pc, #572]	@ (8000dbc <StartSensorTask+0x284>)
 8000b7e:	ed93 7a00 	vldr	s14, [r3]
 8000b82:	4b92      	ldr	r3, [pc, #584]	@ (8000dcc <StartSensorTask+0x294>)
 8000b84:	edd3 7a01 	vldr	s15, [r3, #4]
 8000b88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000b8c:	edc7 7a07 	vstr	s15, [r7, #28]
        stats.mean_temp += d / stats.count;
 8000b90:	4b8e      	ldr	r3, [pc, #568]	@ (8000dcc <StartSensorTask+0x294>)
 8000b92:	ed93 7a01 	vldr	s14, [r3, #4]
 8000b96:	4b8d      	ldr	r3, [pc, #564]	@ (8000dcc <StartSensorTask+0x294>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	ee07 3a90 	vmov	s15, r3
 8000b9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ba2:	ed97 6a07 	vldr	s12, [r7, #28]
 8000ba6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bae:	4b87      	ldr	r3, [pc, #540]	@ (8000dcc <StartSensorTask+0x294>)
 8000bb0:	edc3 7a01 	vstr	s15, [r3, #4]
        stats.M2_temp += d * (temp - stats.mean_temp);
 8000bb4:	4b81      	ldr	r3, [pc, #516]	@ (8000dbc <StartSensorTask+0x284>)
 8000bb6:	ed93 7a00 	vldr	s14, [r3]
 8000bba:	4b84      	ldr	r3, [pc, #528]	@ (8000dcc <StartSensorTask+0x294>)
 8000bbc:	edd3 7a01 	vldr	s15, [r3, #4]
 8000bc0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000bc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8000bc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bcc:	4b7f      	ldr	r3, [pc, #508]	@ (8000dcc <StartSensorTask+0x294>)
 8000bce:	edd3 7a02 	vldr	s15, [r3, #8]
 8000bd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bd6:	4b7d      	ldr	r3, [pc, #500]	@ (8000dcc <StartSensorTask+0x294>)
 8000bd8:	edc3 7a02 	vstr	s15, [r3, #8]

        // Pressure
        d = pressure - stats.mean_press;
 8000bdc:	4b78      	ldr	r3, [pc, #480]	@ (8000dc0 <StartSensorTask+0x288>)
 8000bde:	ed93 7a00 	vldr	s14, [r3]
 8000be2:	4b7a      	ldr	r3, [pc, #488]	@ (8000dcc <StartSensorTask+0x294>)
 8000be4:	edd3 7a03 	vldr	s15, [r3, #12]
 8000be8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000bec:	edc7 7a07 	vstr	s15, [r7, #28]
        stats.mean_press += d / stats.count;
 8000bf0:	4b76      	ldr	r3, [pc, #472]	@ (8000dcc <StartSensorTask+0x294>)
 8000bf2:	ed93 7a03 	vldr	s14, [r3, #12]
 8000bf6:	4b75      	ldr	r3, [pc, #468]	@ (8000dcc <StartSensorTask+0x294>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	ee07 3a90 	vmov	s15, r3
 8000bfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000c02:	ed97 6a07 	vldr	s12, [r7, #28]
 8000c06:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000c0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c0e:	4b6f      	ldr	r3, [pc, #444]	@ (8000dcc <StartSensorTask+0x294>)
 8000c10:	edc3 7a03 	vstr	s15, [r3, #12]
        stats.M2_press += d * (pressure - stats.mean_press);
 8000c14:	4b6a      	ldr	r3, [pc, #424]	@ (8000dc0 <StartSensorTask+0x288>)
 8000c16:	ed93 7a00 	vldr	s14, [r3]
 8000c1a:	4b6c      	ldr	r3, [pc, #432]	@ (8000dcc <StartSensorTask+0x294>)
 8000c1c:	edd3 7a03 	vldr	s15, [r3, #12]
 8000c20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000c24:	edd7 7a07 	vldr	s15, [r7, #28]
 8000c28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000c2c:	4b67      	ldr	r3, [pc, #412]	@ (8000dcc <StartSensorTask+0x294>)
 8000c2e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000c32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c36:	4b65      	ldr	r3, [pc, #404]	@ (8000dcc <StartSensorTask+0x294>)
 8000c38:	edc3 7a04 	vstr	s15, [r3, #16]

        // Magnetometer and accelerometer (per axis)
        for (int i = 0; i < 3; i++) {
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	623b      	str	r3, [r7, #32]
 8000c40:	e0ac      	b.n	8000d9c <StartSensorTask+0x264>
            float xm = mag_data[i];
 8000c42:	4a60      	ldr	r2, [pc, #384]	@ (8000dc4 <StartSensorTask+0x28c>)
 8000c44:	6a3b      	ldr	r3, [r7, #32]
 8000c46:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c4a:	b21b      	sxth	r3, r3
 8000c4c:	ee07 3a90 	vmov	s15, r3
 8000c50:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c54:	edc7 7a06 	vstr	s15, [r7, #24]
            float xa = accel_data[i];
 8000c58:	4a5b      	ldr	r2, [pc, #364]	@ (8000dc8 <StartSensorTask+0x290>)
 8000c5a:	6a3b      	ldr	r3, [r7, #32]
 8000c5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c60:	b21b      	sxth	r3, r3
 8000c62:	ee07 3a90 	vmov	s15, r3
 8000c66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000c6a:	edc7 7a05 	vstr	s15, [r7, #20]

            float dm = xm - stats.mean_mag[i];
 8000c6e:	4a57      	ldr	r2, [pc, #348]	@ (8000dcc <StartSensorTask+0x294>)
 8000c70:	6a3b      	ldr	r3, [r7, #32]
 8000c72:	3304      	adds	r3, #4
 8000c74:	009b      	lsls	r3, r3, #2
 8000c76:	4413      	add	r3, r2
 8000c78:	3304      	adds	r3, #4
 8000c7a:	edd3 7a00 	vldr	s15, [r3]
 8000c7e:	ed97 7a06 	vldr	s14, [r7, #24]
 8000c82:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c86:	edc7 7a04 	vstr	s15, [r7, #16]
            stats.mean_mag[i] += dm / stats.count;
 8000c8a:	4a50      	ldr	r2, [pc, #320]	@ (8000dcc <StartSensorTask+0x294>)
 8000c8c:	6a3b      	ldr	r3, [r7, #32]
 8000c8e:	3304      	adds	r3, #4
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	4413      	add	r3, r2
 8000c94:	3304      	adds	r3, #4
 8000c96:	ed93 7a00 	vldr	s14, [r3]
 8000c9a:	4b4c      	ldr	r3, [pc, #304]	@ (8000dcc <StartSensorTask+0x294>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	ee07 3a90 	vmov	s15, r3
 8000ca2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000ca6:	ed97 6a04 	vldr	s12, [r7, #16]
 8000caa:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000cae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cb2:	4a46      	ldr	r2, [pc, #280]	@ (8000dcc <StartSensorTask+0x294>)
 8000cb4:	6a3b      	ldr	r3, [r7, #32]
 8000cb6:	3304      	adds	r3, #4
 8000cb8:	009b      	lsls	r3, r3, #2
 8000cba:	4413      	add	r3, r2
 8000cbc:	3304      	adds	r3, #4
 8000cbe:	edc3 7a00 	vstr	s15, [r3]
            stats.M2_mag[i] += dm * (xm - stats.mean_mag[i]);
 8000cc2:	4a42      	ldr	r2, [pc, #264]	@ (8000dcc <StartSensorTask+0x294>)
 8000cc4:	6a3b      	ldr	r3, [r7, #32]
 8000cc6:	3308      	adds	r3, #8
 8000cc8:	009b      	lsls	r3, r3, #2
 8000cca:	4413      	add	r3, r2
 8000ccc:	ed93 7a00 	vldr	s14, [r3]
 8000cd0:	4a3e      	ldr	r2, [pc, #248]	@ (8000dcc <StartSensorTask+0x294>)
 8000cd2:	6a3b      	ldr	r3, [r7, #32]
 8000cd4:	3304      	adds	r3, #4
 8000cd6:	009b      	lsls	r3, r3, #2
 8000cd8:	4413      	add	r3, r2
 8000cda:	3304      	adds	r3, #4
 8000cdc:	edd3 7a00 	vldr	s15, [r3]
 8000ce0:	edd7 6a06 	vldr	s13, [r7, #24]
 8000ce4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000ce8:	edd7 7a04 	vldr	s15, [r7, #16]
 8000cec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cf4:	4a35      	ldr	r2, [pc, #212]	@ (8000dcc <StartSensorTask+0x294>)
 8000cf6:	6a3b      	ldr	r3, [r7, #32]
 8000cf8:	3308      	adds	r3, #8
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	4413      	add	r3, r2
 8000cfe:	edc3 7a00 	vstr	s15, [r3]

            float da = xa - stats.mean_acc[i];
 8000d02:	4a32      	ldr	r2, [pc, #200]	@ (8000dcc <StartSensorTask+0x294>)
 8000d04:	6a3b      	ldr	r3, [r7, #32]
 8000d06:	330a      	adds	r3, #10
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	4413      	add	r3, r2
 8000d0c:	3304      	adds	r3, #4
 8000d0e:	edd3 7a00 	vldr	s15, [r3]
 8000d12:	ed97 7a05 	vldr	s14, [r7, #20]
 8000d16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000d1a:	edc7 7a03 	vstr	s15, [r7, #12]
            stats.mean_acc[i] += da / stats.count;
 8000d1e:	4a2b      	ldr	r2, [pc, #172]	@ (8000dcc <StartSensorTask+0x294>)
 8000d20:	6a3b      	ldr	r3, [r7, #32]
 8000d22:	330a      	adds	r3, #10
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	4413      	add	r3, r2
 8000d28:	3304      	adds	r3, #4
 8000d2a:	ed93 7a00 	vldr	s14, [r3]
 8000d2e:	4b27      	ldr	r3, [pc, #156]	@ (8000dcc <StartSensorTask+0x294>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	ee07 3a90 	vmov	s15, r3
 8000d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8000d3a:	ed97 6a03 	vldr	s12, [r7, #12]
 8000d3e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8000d42:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d46:	4a21      	ldr	r2, [pc, #132]	@ (8000dcc <StartSensorTask+0x294>)
 8000d48:	6a3b      	ldr	r3, [r7, #32]
 8000d4a:	330a      	adds	r3, #10
 8000d4c:	009b      	lsls	r3, r3, #2
 8000d4e:	4413      	add	r3, r2
 8000d50:	3304      	adds	r3, #4
 8000d52:	edc3 7a00 	vstr	s15, [r3]
            stats.M2_acc[i] += da * (xa - stats.mean_acc[i]);
 8000d56:	4a1d      	ldr	r2, [pc, #116]	@ (8000dcc <StartSensorTask+0x294>)
 8000d58:	6a3b      	ldr	r3, [r7, #32]
 8000d5a:	330e      	adds	r3, #14
 8000d5c:	009b      	lsls	r3, r3, #2
 8000d5e:	4413      	add	r3, r2
 8000d60:	ed93 7a00 	vldr	s14, [r3]
 8000d64:	4a19      	ldr	r2, [pc, #100]	@ (8000dcc <StartSensorTask+0x294>)
 8000d66:	6a3b      	ldr	r3, [r7, #32]
 8000d68:	330a      	adds	r3, #10
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	4413      	add	r3, r2
 8000d6e:	3304      	adds	r3, #4
 8000d70:	edd3 7a00 	vldr	s15, [r3]
 8000d74:	edd7 6a05 	vldr	s13, [r7, #20]
 8000d78:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8000d7c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000d80:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000d84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d88:	4a10      	ldr	r2, [pc, #64]	@ (8000dcc <StartSensorTask+0x294>)
 8000d8a:	6a3b      	ldr	r3, [r7, #32]
 8000d8c:	330e      	adds	r3, #14
 8000d8e:	009b      	lsls	r3, r3, #2
 8000d90:	4413      	add	r3, r2
 8000d92:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < 3; i++) {
 8000d96:	6a3b      	ldr	r3, [r7, #32]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	623b      	str	r3, [r7, #32]
 8000d9c:	6a3b      	ldr	r3, [r7, #32]
 8000d9e:	2b02      	cmp	r3, #2
 8000da0:	f77f af4f 	ble.w	8000c42 <StartSensorTask+0x10a>
        }

        sampleCounter++;
 8000da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000da6:	3301      	adds	r3, #1
 8000da8:	627b      	str	r3, [r7, #36]	@ 0x24
        if (sampleCounter >= STATS_BATCH_SIZE) {
 8000daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000dac:	2b07      	cmp	r3, #7
 8000dae:	f67f aec9 	bls.w	8000b44 <StartSensorTask+0xc>
            sampleCounter = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	627b      	str	r3, [r7, #36]	@ 0x24
            QSPI_StoreStats();
 8000db6:	f7ff fc2b 	bl	8000610 <QSPI_StoreStats>
    {
 8000dba:	e6c3      	b.n	8000b44 <StartSensorTask+0xc>
 8000dbc:	20000100 	.word	0x20000100
 8000dc0:	20000104 	.word	0x20000104
 8000dc4:	20000108 	.word	0x20000108
 8000dc8:	20000110 	.word	0x20000110
 8000dcc:	2000011c 	.word	0x2000011c

08000dd0 <StartButtonTask>:
}
/* USER CODE END Header_StartSensorTask */

/* USER CODE BEGIN Header_StartButtonTask */
void StartButtonTask(void const * argument)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b088      	sub	sp, #32
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
    uint8_t lastState = 1;     // default: not pressed (PC13 = high)
 8000dd8:	2301      	movs	r3, #1
 8000dda:	77fb      	strb	r3, [r7, #31]
    uint8_t currentState;
    uint32_t lastDebounce = 0;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61bb      	str	r3, [r7, #24]
    const uint32_t debounceDelay = 50; // ms
 8000de0:	2332      	movs	r3, #50	@ 0x32
 8000de2:	617b      	str	r3, [r7, #20]

    for (;;)
    {
        osDelay(10);  // poll every 10 ms
 8000de4:	200a      	movs	r0, #10
 8000de6:	f007 f93a 	bl	800805e <osDelay>
        currentState = HAL_GPIO_ReadPin(USER_BUTTON_PORT, USER_BUTTON_PIN);
 8000dea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dee:	4815      	ldr	r0, [pc, #84]	@ (8000e44 <StartButtonTask+0x74>)
 8000df0:	f002 fafc 	bl	80033ec <HAL_GPIO_ReadPin>
 8000df4:	4603      	mov	r3, r0
 8000df6:	74fb      	strb	r3, [r7, #19]

        // detect press (falling edge: 1  0)
        if (lastState == 1 && currentState == 0)
 8000df8:	7ffb      	ldrb	r3, [r7, #31]
 8000dfa:	2b01      	cmp	r3, #1
 8000dfc:	d11e      	bne.n	8000e3c <StartButtonTask+0x6c>
 8000dfe:	7cfb      	ldrb	r3, [r7, #19]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d11b      	bne.n	8000e3c <StartButtonTask+0x6c>
        {
            uint32_t now = HAL_GetTick();
 8000e04:	f001 ff80 	bl	8002d08 <HAL_GetTick>
 8000e08:	60f8      	str	r0, [r7, #12]
            if (now - lastDebounce > debounceDelay)
 8000e0a:	68fa      	ldr	r2, [r7, #12]
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	1ad3      	subs	r3, r2, r3
 8000e10:	697a      	ldr	r2, [r7, #20]
 8000e12:	429a      	cmp	r2, r3
 8000e14:	d212      	bcs.n	8000e3c <StartButtonTask+0x6c>
            {
                sensor_mode = (sensor_mode + 1) % 5;  // cycle 04
 8000e16:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <StartButtonTask+0x78>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	1c5a      	adds	r2, r3, #1
 8000e1e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e4c <StartButtonTask+0x7c>)
 8000e20:	fb83 1302 	smull	r1, r3, r3, r2
 8000e24:	1059      	asrs	r1, r3, #1
 8000e26:	17d3      	asrs	r3, r2, #31
 8000e28:	1ac9      	subs	r1, r1, r3
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	009b      	lsls	r3, r3, #2
 8000e2e:	440b      	add	r3, r1
 8000e30:	1ad1      	subs	r1, r2, r3
 8000e32:	b2ca      	uxtb	r2, r1
 8000e34:	4b04      	ldr	r3, [pc, #16]	@ (8000e48 <StartButtonTask+0x78>)
 8000e36:	701a      	strb	r2, [r3, #0]
                lastDebounce = now;
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	61bb      	str	r3, [r7, #24]
            }
        }

        lastState = currentState;
 8000e3c:	7cfb      	ldrb	r3, [r7, #19]
 8000e3e:	77fb      	strb	r3, [r7, #31]
        osDelay(10);  // poll every 10 ms
 8000e40:	e7d0      	b.n	8000de4 <StartButtonTask+0x14>
 8000e42:	bf00      	nop
 8000e44:	48000800 	.word	0x48000800
 8000e48:	20000414 	.word	0x20000414
 8000e4c:	66666667 	.word	0x66666667

08000e50 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b088      	sub	sp, #32
 8000e54:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e56:	f107 030c 	add.w	r3, r7, #12
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
 8000e64:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e66:	4b33      	ldr	r3, [pc, #204]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6a:	4a32      	ldr	r2, [pc, #200]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e6c:	f043 0310 	orr.w	r3, r3, #16
 8000e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e72:	4b30      	ldr	r3, [pc, #192]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	f003 0310 	and.w	r3, r3, #16
 8000e7a:	60bb      	str	r3, [r7, #8]
 8000e7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	4a2c      	ldr	r2, [pc, #176]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	f003 0304 	and.w	r3, r3, #4
 8000e92:	607b      	str	r3, [r7, #4]
 8000e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e96:	4b27      	ldr	r3, [pc, #156]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	4a26      	ldr	r2, [pc, #152]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ea2:	4b24      	ldr	r3, [pc, #144]	@ (8000f34 <MX_GPIO_Init+0xe4>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	603b      	str	r3, [r7, #0]
 8000eac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2108      	movs	r1, #8
 8000eb2:	4821      	ldr	r0, [pc, #132]	@ (8000f38 <MX_GPIO_Init+0xe8>)
 8000eb4:	f002 fab2 	bl	800341c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_OK_GPIO_Port, LED_OK_Pin, GPIO_PIN_RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ebe:	481f      	ldr	r0, [pc, #124]	@ (8000f3c <MX_GPIO_Init+0xec>)
 8000ec0:	f002 faac 	bl	800341c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_ERR_Pin */
  GPIO_InitStruct.Pin = LED_ERR_Pin;
 8000ec4:	2308      	movs	r3, #8
 8000ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_ERR_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 030c 	add.w	r3, r7, #12
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4817      	ldr	r0, [pc, #92]	@ (8000f38 <MX_GPIO_Init+0xe8>)
 8000edc:	f002 f802 	bl	8002ee4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 8000ee0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ee4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ee6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000eea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eec:	2300      	movs	r3, #0
 8000eee:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000ef0:	f107 030c 	add.w	r3, r7, #12
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4812      	ldr	r0, [pc, #72]	@ (8000f40 <MX_GPIO_Init+0xf0>)
 8000ef8:	f001 fff4 	bl	8002ee4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_OK_Pin */
  GPIO_InitStruct.Pin = LED_OK_Pin;
 8000efc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f00:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f02:	2301      	movs	r3, #1
 8000f04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	2300      	movs	r3, #0
 8000f08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_OK_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 030c 	add.w	r3, r7, #12
 8000f12:	4619      	mov	r1, r3
 8000f14:	4809      	ldr	r0, [pc, #36]	@ (8000f3c <MX_GPIO_Init+0xec>)
 8000f16:	f001 ffe5 	bl	8002ee4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2105      	movs	r1, #5
 8000f1e:	2028      	movs	r0, #40	@ 0x28
 8000f20:	f001 ffb6 	bl	8002e90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f24:	2028      	movs	r0, #40	@ 0x28
 8000f26:	f001 ffcf 	bl	8002ec8 <HAL_NVIC_EnableIRQ>

}
 8000f2a:	bf00      	nop
 8000f2c:	3720      	adds	r7, #32
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	40021000 	.word	0x40021000
 8000f38:	48001000 	.word	0x48001000
 8000f3c:	48000400 	.word	0x48000400
 8000f40:	48000800 	.word	0x48000800

08000f44 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000f48:	4b1b      	ldr	r3, [pc, #108]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f4a:	4a1c      	ldr	r2, [pc, #112]	@ (8000fbc <MX_I2C2_Init+0x78>)
 8000f4c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00100D14;
 8000f4e:	4b1a      	ldr	r3, [pc, #104]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f50:	4a1b      	ldr	r2, [pc, #108]	@ (8000fc0 <MX_I2C2_Init+0x7c>)
 8000f52:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000f54:	4b18      	ldr	r3, [pc, #96]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f5a:	4b17      	ldr	r3, [pc, #92]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f60:	4b15      	ldr	r3, [pc, #84]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000f66:	4b14      	ldr	r3, [pc, #80]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f68:	2200      	movs	r2, #0
 8000f6a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f6c:	4b12      	ldr	r3, [pc, #72]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f6e:	2200      	movs	r2, #0
 8000f70:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f72:	4b11      	ldr	r3, [pc, #68]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f78:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000f7e:	480e      	ldr	r0, [pc, #56]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f80:	f002 fa87 	bl	8003492 <HAL_I2C_Init>
 8000f84:	4603      	mov	r3, r0
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d001      	beq.n	8000f8e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000f8a:	f000 f929 	bl	80011e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f8e:	2100      	movs	r1, #0
 8000f90:	4809      	ldr	r0, [pc, #36]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000f92:	f003 f839 	bl	8004008 <HAL_I2CEx_ConfigAnalogFilter>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d001      	beq.n	8000fa0 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000f9c:	f000 f920 	bl	80011e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000fa0:	2100      	movs	r1, #0
 8000fa2:	4805      	ldr	r0, [pc, #20]	@ (8000fb8 <MX_I2C2_Init+0x74>)
 8000fa4:	f003 f87b 	bl	800409e <HAL_I2CEx_ConfigDigitalFilter>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d001      	beq.n	8000fb2 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000fae:	f000 f917 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	200003c0 	.word	0x200003c0
 8000fbc:	40005800 	.word	0x40005800
 8000fc0:	00100d14 	.word	0x00100d14

08000fc4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b0ae      	sub	sp, #184	@ 0xb8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fcc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	601a      	str	r2, [r3, #0]
 8000fd4:	605a      	str	r2, [r3, #4]
 8000fd6:	609a      	str	r2, [r3, #8]
 8000fd8:	60da      	str	r2, [r3, #12]
 8000fda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fdc:	f107 0310 	add.w	r3, r7, #16
 8000fe0:	2294      	movs	r2, #148	@ 0x94
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f008 fa4f 	bl	8009488 <memset>
  if(i2cHandle->Instance==I2C2)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	4a21      	ldr	r2, [pc, #132]	@ (8001074 <HAL_I2C_MspInit+0xb0>)
 8000ff0:	4293      	cmp	r3, r2
 8000ff2:	d13b      	bne.n	800106c <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8000ff4:	2380      	movs	r3, #128	@ 0x80
 8000ff6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ffc:	f107 0310 	add.w	r3, r7, #16
 8001000:	4618      	mov	r0, r3
 8001002:	f005 f8e7 	bl	80061d4 <HAL_RCCEx_PeriphCLKConfig>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 800100c:	f000 f8e8 	bl	80011e0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001010:	4b19      	ldr	r3, [pc, #100]	@ (8001078 <HAL_I2C_MspInit+0xb4>)
 8001012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001014:	4a18      	ldr	r2, [pc, #96]	@ (8001078 <HAL_I2C_MspInit+0xb4>)
 8001016:	f043 0302 	orr.w	r3, r3, #2
 800101a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800101c:	4b16      	ldr	r3, [pc, #88]	@ (8001078 <HAL_I2C_MspInit+0xb4>)
 800101e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	60fb      	str	r3, [r7, #12]
 8001026:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001028:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800102c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001030:	2312      	movs	r3, #18
 8001032:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001036:	2300      	movs	r3, #0
 8001038:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800103c:	2303      	movs	r3, #3
 800103e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001042:	2304      	movs	r3, #4
 8001044:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001048:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800104c:	4619      	mov	r1, r3
 800104e:	480b      	ldr	r0, [pc, #44]	@ (800107c <HAL_I2C_MspInit+0xb8>)
 8001050:	f001 ff48 	bl	8002ee4 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001054:	4b08      	ldr	r3, [pc, #32]	@ (8001078 <HAL_I2C_MspInit+0xb4>)
 8001056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001058:	4a07      	ldr	r2, [pc, #28]	@ (8001078 <HAL_I2C_MspInit+0xb4>)
 800105a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800105e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001060:	4b05      	ldr	r3, [pc, #20]	@ (8001078 <HAL_I2C_MspInit+0xb4>)
 8001062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001064:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800106c:	bf00      	nop
 800106e:	37b8      	adds	r7, #184	@ 0xb8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}
 8001074:	40005800 	.word	0x40005800
 8001078:	40021000 	.word	0x40021000
 800107c:	48000400 	.word	0x48000400

08001080 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	4a0b      	ldr	r2, [pc, #44]	@ (80010bc <HAL_I2C_MspDeInit+0x3c>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d10f      	bne.n	80010b2 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001092:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <HAL_I2C_MspDeInit+0x40>)
 8001094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001096:	4a0a      	ldr	r2, [pc, #40]	@ (80010c0 <HAL_I2C_MspDeInit+0x40>)
 8001098:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800109c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800109e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010a2:	4808      	ldr	r0, [pc, #32]	@ (80010c4 <HAL_I2C_MspDeInit+0x44>)
 80010a4:	f002 f8b0 	bl	8003208 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80010a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010ac:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <HAL_I2C_MspDeInit+0x44>)
 80010ae:	f002 f8ab 	bl	8003208 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40005800 	.word	0x40005800
 80010c0:	40021000 	.word	0x40021000
 80010c4:	48000400 	.word	0x48000400

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b590      	push	{r4, r7, lr}
 80010ca:	b08b      	sub	sp, #44	@ 0x2c
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ce:	f001 fdef 	bl	8002cb0 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d2:	f000 f82d 	bl	8001130 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d6:	f7ff febb 	bl	8000e50 <MX_GPIO_Init>
  MX_I2C2_Init();
 80010da:	f7ff ff33 	bl	8000f44 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80010de:	f001 f98f 	bl	8002400 <MX_USART1_UART_Init>
  MX_OCTOSPI1_Init();
 80010e2:	f000 f893 	bl	800120c <MX_OCTOSPI1_Init>
  /* USER CODE BEGIN 2 */
  BSP_TSENSOR_Init();
 80010e6:	f001 f849 	bl	800217c <BSP_TSENSOR_Init>
  BSP_PSENSOR_Init();
 80010ea:	f000 fb5f 	bl	80017ac <BSP_PSENSOR_Init>
  BSP_MAGNETO_Init();
 80010ee:	f000 fb19 	bl	8001724 <BSP_MAGNETO_Init>
  BSP_ACCELERO_Init();
 80010f2:	f000 fabf 	bl	8001674 <BSP_ACCELERO_Init>
  BSP_QSPI_Init();
 80010f6:	f000 fb87 	bl	8001808 <BSP_QSPI_Init>

  uint8_t tx_buffer[16]  = "QSPI Works!\0";
 80010fa:	4b0c      	ldr	r3, [pc, #48]	@ (800112c <main+0x64>)
 80010fc:	f107 0414 	add.w	r4, r7, #20
 8001100:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001102:	c407      	stmia	r4!, {r0, r1, r2}
 8001104:	7023      	strb	r3, [r4, #0]
 8001106:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 800110a:	2200      	movs	r2, #0
 800110c:	801a      	strh	r2, [r3, #0]
 800110e:	709a      	strb	r2, [r3, #2]
  uint8_t rx_buffer[16]  = {0};
 8001110:	1d3b      	adds	r3, r7, #4
 8001112:	2200      	movs	r2, #0
 8001114:	601a      	str	r2, [r3, #0]
 8001116:	605a      	str	r2, [r3, #4]
 8001118:	609a      	str	r2, [r3, #8]
 800111a:	60da      	str	r2, [r3, #12]
  uint32_t addr = 0x000000;  // start of flash
 800111c:	2300      	movs	r3, #0
 800111e:	627b      	str	r3, [r7, #36]	@ 0x24
//  }

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001120:	f7ff fbee 	bl	8000900 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001124:	f006 ff48 	bl	8007fb8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <main+0x60>
 800112c:	08009f10 	.word	0x08009f10

08001130 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b096      	sub	sp, #88	@ 0x58
 8001134:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	2244      	movs	r2, #68	@ 0x44
 800113c:	2100      	movs	r1, #0
 800113e:	4618      	mov	r0, r3
 8001140:	f008 f9a2 	bl	8009488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001144:	463b      	mov	r3, r7
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001152:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001156:	f004 f88f 	bl	8005278 <HAL_PWREx_ControlVoltageScaling>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001160:	f000 f83e 	bl	80011e0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001164:	2310      	movs	r3, #16
 8001166:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001168:	2301      	movs	r3, #1
 800116a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800116c:	2300      	movs	r3, #0
 800116e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001170:	2360      	movs	r3, #96	@ 0x60
 8001172:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001174:	2300      	movs	r3, #0
 8001176:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001178:	f107 0314 	add.w	r3, r7, #20
 800117c:	4618      	mov	r0, r3
 800117e:	f004 f91f 	bl	80053c0 <HAL_RCC_OscConfig>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d001      	beq.n	800118c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8001188:	f000 f82a 	bl	80011e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800118c:	230f      	movs	r3, #15
 800118e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001190:	2300      	movs	r3, #0
 8001192:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001194:	2300      	movs	r3, #0
 8001196:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001198:	2300      	movs	r3, #0
 800119a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800119c:	2300      	movs	r3, #0
 800119e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011a0:	463b      	mov	r3, r7
 80011a2:	2100      	movs	r1, #0
 80011a4:	4618      	mov	r0, r3
 80011a6:	f004 fd25 	bl	8005bf4 <HAL_RCC_ClockConfig>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011b0:	f000 f816 	bl	80011e0 <Error_Handler>
  }
}
 80011b4:	bf00      	nop
 80011b6:	3758      	adds	r7, #88	@ 0x58
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a04      	ldr	r2, [pc, #16]	@ (80011dc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d101      	bne.n	80011d2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80011ce:	f001 fd87 	bl	8002ce0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40001000 	.word	0x40001000

080011e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011e4:	b672      	cpsid	i
}
 80011e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  HAL_GPIO_WritePin(LED_ERR_GPIO_Port, LED_ERR_Pin, GPIO_PIN_RESET); // red ON
 80011e8:	2200      	movs	r2, #0
 80011ea:	2108      	movs	r1, #8
 80011ec:	4805      	ldr	r0, [pc, #20]	@ (8001204 <Error_Handler+0x24>)
 80011ee:	f002 f915 	bl	800341c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_OK_GPIO_Port, LED_OK_Pin, GPIO_PIN_RESET);   // green OFF
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80011f8:	4803      	ldr	r0, [pc, #12]	@ (8001208 <Error_Handler+0x28>)
 80011fa:	f002 f90f 	bl	800341c <HAL_GPIO_WritePin>
  __BKPT();
 80011fe:	be00      	bkpt	0x0000
  /* USER CODE END Error_Handler_Debug */
}
 8001200:	bf00      	nop
 8001202:	bd80      	pop	{r7, pc}
 8001204:	48001000 	.word	0x48001000
 8001208:	48000400 	.word	0x48000400

0800120c <MX_OCTOSPI1_Init>:

OSPI_HandleTypeDef hospi1;

/* OCTOSPI1 init function */
void MX_OCTOSPI1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 0 */

  /* USER CODE END OCTOSPI1_Init 0 */

  OSPIM_CfgTypeDef OSPIM_Cfg_Struct = {0};
 8001212:	1d3b      	adds	r3, r7, #4
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  hospi1.Instance = OCTOSPI1;
 8001220:	4b22      	ldr	r3, [pc, #136]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001222:	4a23      	ldr	r2, [pc, #140]	@ (80012b0 <MX_OCTOSPI1_Init+0xa4>)
 8001224:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8001226:	4b21      	ldr	r3, [pc, #132]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001228:	2201      	movs	r2, #1
 800122a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800122c:	4b1f      	ldr	r3, [pc, #124]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8001232:	4b1e      	ldr	r3, [pc, #120]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001234:	2200      	movs	r2, #0
 8001236:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8001238:	4b1c      	ldr	r3, [pc, #112]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 800123a:	2220      	movs	r2, #32
 800123c:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800123e:	4b1b      	ldr	r3, [pc, #108]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001240:	2201      	movs	r2, #1
 8001242:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8001244:	4b19      	ldr	r3, [pc, #100]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001246:	2200      	movs	r2, #0
 8001248:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800124a:	4b18      	ldr	r3, [pc, #96]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 800124c:	2200      	movs	r2, #0
 800124e:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8001250:	4b16      	ldr	r3, [pc, #88]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001252:	2201      	movs	r2, #1
 8001254:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001256:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001258:	2200      	movs	r2, #0
 800125a:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800125c:	4b13      	ldr	r3, [pc, #76]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 800125e:	2200      	movs	r2, #0
 8001260:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8001262:	4b12      	ldr	r3, [pc, #72]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001264:	2200      	movs	r2, #0
 8001266:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8001268:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 800126a:	2208      	movs	r2, #8
 800126c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800126e:	480f      	ldr	r0, [pc, #60]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001270:	f002 ff62 	bl	8004138 <HAL_OSPI_Init>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <MX_OCTOSPI1_Init+0x72>
  {
    Error_Handler();
 800127a:	f7ff ffb1 	bl	80011e0 <Error_Handler>
  }
  OSPIM_Cfg_Struct.ClkPort = 1;
 800127e:	2301      	movs	r3, #1
 8001280:	607b      	str	r3, [r7, #4]
  OSPIM_Cfg_Struct.NCSPort = 1;
 8001282:	2301      	movs	r3, #1
 8001284:	60fb      	str	r3, [r7, #12]
  OSPIM_Cfg_Struct.IOLowPort = HAL_OSPIM_IOPORT_1_LOW;
 8001286:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 800128a:	613b      	str	r3, [r7, #16]
  if (HAL_OSPIM_Config(&hospi1, &OSPIM_Cfg_Struct, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800128c:	1d3b      	adds	r3, r7, #4
 800128e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001292:	4619      	mov	r1, r3
 8001294:	4805      	ldr	r0, [pc, #20]	@ (80012ac <MX_OCTOSPI1_Init+0xa0>)
 8001296:	f003 fa4d 	bl	8004734 <HAL_OSPIM_Config>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_OCTOSPI1_Init+0x98>
  {
    Error_Handler();
 80012a0:	f7ff ff9e 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80012a4:	bf00      	nop
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20000418 	.word	0x20000418
 80012b0:	a0001000 	.word	0xa0001000

080012b4 <HAL_OSPI_MspInit>:

void HAL_OSPI_MspInit(OSPI_HandleTypeDef* ospiHandle)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b0b0      	sub	sp, #192	@ 0xc0
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012bc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]
 80012c4:	605a      	str	r2, [r3, #4]
 80012c6:	609a      	str	r2, [r3, #8]
 80012c8:	60da      	str	r2, [r3, #12]
 80012ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012cc:	f107 0318 	add.w	r3, r7, #24
 80012d0:	2294      	movs	r2, #148	@ 0x94
 80012d2:	2100      	movs	r1, #0
 80012d4:	4618      	mov	r0, r3
 80012d6:	f008 f8d7 	bl	8009488 <memset>
  if(ospiHandle->Instance==OCTOSPI1)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4a28      	ldr	r2, [pc, #160]	@ (8001380 <HAL_OSPI_MspInit+0xcc>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d149      	bne.n	8001378 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 80012e4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80012e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012f0:	f107 0318 	add.w	r3, r7, #24
 80012f4:	4618      	mov	r0, r3
 80012f6:	f004 ff6d 	bl	80061d4 <HAL_RCCEx_PeriphCLKConfig>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001300:	f7ff ff6e 	bl	80011e0 <Error_Handler>
    }

    /* OCTOSPI1 clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001304:	4b1f      	ldr	r3, [pc, #124]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 8001306:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001308:	4a1e      	ldr	r2, [pc, #120]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 800130a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800130e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001310:	4b1c      	ldr	r3, [pc, #112]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 8001312:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001314:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 800131c:	4b19      	ldr	r3, [pc, #100]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 800131e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001320:	4a18      	ldr	r2, [pc, #96]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 8001322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001326:	6513      	str	r3, [r2, #80]	@ 0x50
 8001328:	4b16      	ldr	r3, [pc, #88]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 800132a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800132c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001330:	613b      	str	r3, [r7, #16]
 8001332:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001334:	4b13      	ldr	r3, [pc, #76]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 8001336:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001338:	4a12      	ldr	r2, [pc, #72]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 800133a:	f043 0310 	orr.w	r3, r3, #16
 800133e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001340:	4b10      	ldr	r3, [pc, #64]	@ (8001384 <HAL_OSPI_MspInit+0xd0>)
 8001342:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001344:	f003 0310 	and.w	r3, r3, #16
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 800134c:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001350:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001354:	2302      	movs	r3, #2
 8001356:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001360:	2303      	movs	r3, #3
 8001362:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001366:	230a      	movs	r3, #10
 8001368:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800136c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001370:	4619      	mov	r1, r3
 8001372:	4805      	ldr	r0, [pc, #20]	@ (8001388 <HAL_OSPI_MspInit+0xd4>)
 8001374:	f001 fdb6 	bl	8002ee4 <HAL_GPIO_Init>

  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }
}
 8001378:	bf00      	nop
 800137a:	37c0      	adds	r7, #192	@ 0xc0
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}
 8001380:	a0001000 	.word	0xa0001000
 8001384:	40021000 	.word	0x40021000
 8001388:	48001000 	.word	0x48001000

0800138c <HAL_OSPI_MspDeInit>:

void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* ospiHandle)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b082      	sub	sp, #8
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]

  if(ospiHandle->Instance==OCTOSPI1)
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a0b      	ldr	r2, [pc, #44]	@ (80013c8 <HAL_OSPI_MspDeInit+0x3c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d110      	bne.n	80013c0 <HAL_OSPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <HAL_OSPI_MspDeInit+0x40>)
 80013a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013a2:	4a0a      	ldr	r2, [pc, #40]	@ (80013cc <HAL_OSPI_MspDeInit+0x40>)
 80013a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80013a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 80013aa:	4b08      	ldr	r3, [pc, #32]	@ (80013cc <HAL_OSPI_MspDeInit+0x40>)
 80013ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80013ae:	4a07      	ldr	r2, [pc, #28]	@ (80013cc <HAL_OSPI_MspDeInit+0x40>)
 80013b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80013b4:	6513      	str	r3, [r2, #80]	@ 0x50
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80013b6:	f44f 417c 	mov.w	r1, #64512	@ 0xfc00
 80013ba:	4805      	ldr	r0, [pc, #20]	@ (80013d0 <HAL_OSPI_MspDeInit+0x44>)
 80013bc:	f001 ff24 	bl	8003208 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }
}
 80013c0:	bf00      	nop
 80013c2:	3708      	adds	r7, #8
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	a0001000 	.word	0xa0001000
 80013cc:	40021000 	.word	0x40021000
 80013d0:	48001000 	.word	0x48001000

080013d4 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b08a      	sub	sp, #40	@ 0x28
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80013dc:	4b27      	ldr	r3, [pc, #156]	@ (800147c <I2Cx_MspInit+0xa8>)
 80013de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013e0:	4a26      	ldr	r2, [pc, #152]	@ (800147c <I2Cx_MspInit+0xa8>)
 80013e2:	f043 0302 	orr.w	r3, r3, #2
 80013e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80013e8:	4b24      	ldr	r3, [pc, #144]	@ (800147c <I2Cx_MspInit+0xa8>)
 80013ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80013ec:	f003 0302 	and.w	r3, r3, #2
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80013f4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80013f8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80013fa:	2312      	movs	r3, #18
 80013fc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80013fe:	2301      	movs	r3, #1
 8001400:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001406:	2304      	movs	r3, #4
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4619      	mov	r1, r3
 8001410:	481b      	ldr	r0, [pc, #108]	@ (8001480 <I2Cx_MspInit+0xac>)
 8001412:	f001 fd67 	bl	8002ee4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001416:	f107 0314 	add.w	r3, r7, #20
 800141a:	4619      	mov	r1, r3
 800141c:	4818      	ldr	r0, [pc, #96]	@ (8001480 <I2Cx_MspInit+0xac>)
 800141e:	f001 fd61 	bl	8002ee4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001422:	4b16      	ldr	r3, [pc, #88]	@ (800147c <I2Cx_MspInit+0xa8>)
 8001424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001426:	4a15      	ldr	r2, [pc, #84]	@ (800147c <I2Cx_MspInit+0xa8>)
 8001428:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800142c:	6593      	str	r3, [r2, #88]	@ 0x58
 800142e:	4b13      	ldr	r3, [pc, #76]	@ (800147c <I2Cx_MspInit+0xa8>)
 8001430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800143a:	4b10      	ldr	r3, [pc, #64]	@ (800147c <I2Cx_MspInit+0xa8>)
 800143c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800143e:	4a0f      	ldr	r2, [pc, #60]	@ (800147c <I2Cx_MspInit+0xa8>)
 8001440:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001444:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001446:	4b0d      	ldr	r3, [pc, #52]	@ (800147c <I2Cx_MspInit+0xa8>)
 8001448:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800144a:	4a0c      	ldr	r2, [pc, #48]	@ (800147c <I2Cx_MspInit+0xa8>)
 800144c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001450:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	210f      	movs	r1, #15
 8001456:	2021      	movs	r0, #33	@ 0x21
 8001458:	f001 fd1a 	bl	8002e90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800145c:	2021      	movs	r0, #33	@ 0x21
 800145e:	f001 fd33 	bl	8002ec8 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	210f      	movs	r1, #15
 8001466:	2022      	movs	r0, #34	@ 0x22
 8001468:	f001 fd12 	bl	8002e90 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800146c:	2022      	movs	r0, #34	@ 0x22
 800146e:	f001 fd2b 	bl	8002ec8 <HAL_NVIC_EnableIRQ>
}
 8001472:	bf00      	nop
 8001474:	3728      	adds	r7, #40	@ 0x28
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40021000 	.word	0x40021000
 8001480:	48000400 	.word	0x48000400

08001484 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4a12      	ldr	r2, [pc, #72]	@ (80014d8 <I2Cx_Init+0x54>)
 8001490:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a11      	ldr	r2, [pc, #68]	@ (80014dc <I2Cx_Init+0x58>)
 8001496:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	2200      	movs	r2, #0
 800149c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2201      	movs	r2, #1
 80014a2:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	2200      	movs	r2, #0
 80014a8:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	2200      	movs	r2, #0
 80014b4:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	2200      	movs	r2, #0
 80014ba:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff ff89 	bl	80013d4 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f001 ffe5 	bl	8003492 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80014c8:	2100      	movs	r1, #0
 80014ca:	6878      	ldr	r0, [r7, #4]
 80014cc:	f002 fd9c 	bl	8004008 <HAL_I2CEx_ConfigAnalogFilter>
}
 80014d0:	bf00      	nop
 80014d2:	3708      	adds	r7, #8
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	40005800 	.word	0x40005800
 80014dc:	00702681 	.word	0x00702681

080014e0 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08a      	sub	sp, #40	@ 0x28
 80014e4:	af04      	add	r7, sp, #16
 80014e6:	60f8      	str	r0, [r7, #12]
 80014e8:	4608      	mov	r0, r1
 80014ea:	4611      	mov	r1, r2
 80014ec:	461a      	mov	r2, r3
 80014ee:	4603      	mov	r3, r0
 80014f0:	72fb      	strb	r3, [r7, #11]
 80014f2:	460b      	mov	r3, r1
 80014f4:	813b      	strh	r3, [r7, #8]
 80014f6:	4613      	mov	r3, r2
 80014f8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80014fe:	7afb      	ldrb	r3, [r7, #11]
 8001500:	b299      	uxth	r1, r3
 8001502:	88f8      	ldrh	r0, [r7, #6]
 8001504:	893a      	ldrh	r2, [r7, #8]
 8001506:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800150a:	9302      	str	r3, [sp, #8]
 800150c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	6a3b      	ldr	r3, [r7, #32]
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	4603      	mov	r3, r0
 8001516:	68f8      	ldr	r0, [r7, #12]
 8001518:	f002 f99a 	bl	8003850 <HAL_I2C_Mem_Read>
 800151c:	4603      	mov	r3, r0
 800151e:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001520:	7dfb      	ldrb	r3, [r7, #23]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d004      	beq.n	8001530 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001526:	7afb      	ldrb	r3, [r7, #11]
 8001528:	4619      	mov	r1, r3
 800152a:	68f8      	ldr	r0, [r7, #12]
 800152c:	f000 f832 	bl	8001594 <I2Cx_Error>
  }
  return status;
 8001530:	7dfb      	ldrb	r3, [r7, #23]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b08a      	sub	sp, #40	@ 0x28
 800153e:	af04      	add	r7, sp, #16
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	4608      	mov	r0, r1
 8001544:	4611      	mov	r1, r2
 8001546:	461a      	mov	r2, r3
 8001548:	4603      	mov	r3, r0
 800154a:	72fb      	strb	r3, [r7, #11]
 800154c:	460b      	mov	r3, r1
 800154e:	813b      	strh	r3, [r7, #8]
 8001550:	4613      	mov	r3, r2
 8001552:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001554:	2300      	movs	r3, #0
 8001556:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001558:	7afb      	ldrb	r3, [r7, #11]
 800155a:	b299      	uxth	r1, r3
 800155c:	88f8      	ldrh	r0, [r7, #6]
 800155e:	893a      	ldrh	r2, [r7, #8]
 8001560:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001564:	9302      	str	r3, [sp, #8]
 8001566:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001568:	9301      	str	r3, [sp, #4]
 800156a:	6a3b      	ldr	r3, [r7, #32]
 800156c:	9300      	str	r3, [sp, #0]
 800156e:	4603      	mov	r3, r0
 8001570:	68f8      	ldr	r0, [r7, #12]
 8001572:	f002 f859 	bl	8003628 <HAL_I2C_Mem_Write>
 8001576:	4603      	mov	r3, r0
 8001578:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800157a:	7dfb      	ldrb	r3, [r7, #23]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d004      	beq.n	800158a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001580:	7afb      	ldrb	r3, [r7, #11]
 8001582:	4619      	mov	r1, r3
 8001584:	68f8      	ldr	r0, [r7, #12]
 8001586:	f000 f805 	bl	8001594 <I2Cx_Error>
  }
  return status;
 800158a:	7dfb      	ldrb	r3, [r7, #23]
}
 800158c:	4618      	mov	r0, r3
 800158e:	3718      	adds	r7, #24
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}

08001594 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	460b      	mov	r3, r1
 800159e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f002 f811 	bl	80035c8 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	f7ff ff6c 	bl	8001484 <I2Cx_Init>
}
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80015b8:	4802      	ldr	r0, [pc, #8]	@ (80015c4 <SENSOR_IO_Init+0x10>)
 80015ba:	f7ff ff63 	bl	8001484 <I2Cx_Init>
}
 80015be:	bf00      	nop
 80015c0:	bd80      	pop	{r7, pc}
 80015c2:	bf00      	nop
 80015c4:	20000468 	.word	0x20000468

080015c8 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af02      	add	r7, sp, #8
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
 80015d2:	460b      	mov	r3, r1
 80015d4:	71bb      	strb	r3, [r7, #6]
 80015d6:	4613      	mov	r3, r2
 80015d8:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80015da:	79bb      	ldrb	r3, [r7, #6]
 80015dc:	b29a      	uxth	r2, r3
 80015de:	79f9      	ldrb	r1, [r7, #7]
 80015e0:	2301      	movs	r3, #1
 80015e2:	9301      	str	r3, [sp, #4]
 80015e4:	1d7b      	adds	r3, r7, #5
 80015e6:	9300      	str	r3, [sp, #0]
 80015e8:	2301      	movs	r3, #1
 80015ea:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <SENSOR_IO_Write+0x30>)
 80015ec:	f7ff ffa5 	bl	800153a <I2Cx_WriteMultiple>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000468 	.word	0x20000468

080015fc <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af02      	add	r7, sp, #8
 8001602:	4603      	mov	r3, r0
 8001604:	460a      	mov	r2, r1
 8001606:	71fb      	strb	r3, [r7, #7]
 8001608:	4613      	mov	r3, r2
 800160a:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 800160c:	2300      	movs	r3, #0
 800160e:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001610:	79bb      	ldrb	r3, [r7, #6]
 8001612:	b29a      	uxth	r2, r3
 8001614:	79f9      	ldrb	r1, [r7, #7]
 8001616:	2301      	movs	r3, #1
 8001618:	9301      	str	r3, [sp, #4]
 800161a:	f107 030f 	add.w	r3, r7, #15
 800161e:	9300      	str	r3, [sp, #0]
 8001620:	2301      	movs	r3, #1
 8001622:	4804      	ldr	r0, [pc, #16]	@ (8001634 <SENSOR_IO_Read+0x38>)
 8001624:	f7ff ff5c 	bl	80014e0 <I2Cx_ReadMultiple>

  return read_value;
 8001628:	7bfb      	ldrb	r3, [r7, #15]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000468 	.word	0x20000468

08001638 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b084      	sub	sp, #16
 800163c:	af02      	add	r7, sp, #8
 800163e:	603a      	str	r2, [r7, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]
 8001646:	460b      	mov	r3, r1
 8001648:	71bb      	strb	r3, [r7, #6]
 800164a:	4613      	mov	r3, r2
 800164c:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 800164e:	79bb      	ldrb	r3, [r7, #6]
 8001650:	b29a      	uxth	r2, r3
 8001652:	79f9      	ldrb	r1, [r7, #7]
 8001654:	88bb      	ldrh	r3, [r7, #4]
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	2301      	movs	r3, #1
 800165e:	4804      	ldr	r0, [pc, #16]	@ (8001670 <SENSOR_IO_ReadMultiple+0x38>)
 8001660:	f7ff ff3e 	bl	80014e0 <I2Cx_ReadMultiple>
 8001664:	4603      	mov	r3, r0
}
 8001666:	4618      	mov	r0, r3
 8001668:	3708      	adds	r7, #8
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	20000468 	.word	0x20000468

08001674 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001674:	b580      	push	{r7, lr}
 8001676:	b084      	sub	sp, #16
 8001678:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800167a:	2300      	movs	r3, #0
 800167c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800167e:	2300      	movs	r3, #0
 8001680:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001682:	4b1a      	ldr	r3, [pc, #104]	@ (80016ec <BSP_ACCELERO_Init+0x78>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	4798      	blx	r3
 8001688:	4603      	mov	r3, r0
 800168a:	2b6a      	cmp	r3, #106	@ 0x6a
 800168c:	d002      	beq.n	8001694 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	73fb      	strb	r3, [r7, #15]
 8001692:	e025      	b.n	80016e0 <BSP_ACCELERO_Init+0x6c>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001694:	4b16      	ldr	r3, [pc, #88]	@ (80016f0 <BSP_ACCELERO_Init+0x7c>)
 8001696:	4a15      	ldr	r2, [pc, #84]	@ (80016ec <BSP_ACCELERO_Init+0x78>)
 8001698:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800169a:	2330      	movs	r3, #48	@ 0x30
 800169c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800169e:	2300      	movs	r3, #0
 80016a0:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 80016a2:	2300      	movs	r3, #0
 80016a4:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 80016a6:	2340      	movs	r3, #64	@ 0x40
 80016a8:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 80016aa:	2300      	movs	r3, #0
 80016ac:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 80016b2:	797a      	ldrb	r2, [r7, #5]
 80016b4:	7abb      	ldrb	r3, [r7, #10]
 80016b6:	4313      	orrs	r3, r2
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 80016bc:	7a3b      	ldrb	r3, [r7, #8]
 80016be:	f043 0304 	orr.w	r3, r3, #4
 80016c2:	b2db      	uxtb	r3, r3
 80016c4:	b21b      	sxth	r3, r3
 80016c6:	021b      	lsls	r3, r3, #8
 80016c8:	b21a      	sxth	r2, r3
 80016ca:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	b21b      	sxth	r3, r3
 80016d2:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 80016d4:	4b06      	ldr	r3, [pc, #24]	@ (80016f0 <BSP_ACCELERO_Init+0x7c>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	89ba      	ldrh	r2, [r7, #12]
 80016dc:	4610      	mov	r0, r2
 80016de:	4798      	blx	r3
  }  

  return ret;
 80016e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80016e2:	4618      	mov	r0, r3
 80016e4:	3710      	adds	r7, #16
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	20000054 	.word	0x20000054
 80016f0:	200004bc 	.word	0x200004bc

080016f4 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80016fc:	4b08      	ldr	r3, [pc, #32]	@ (8001720 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d009      	beq.n	8001718 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	2b00      	cmp	r3, #0
 800170c:	d004      	beq.n	8001718 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 800170e:	4b04      	ldr	r3, [pc, #16]	@ (8001720 <BSP_ACCELERO_AccGetXYZ+0x2c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001714:	6878      	ldr	r0, [r7, #4]
 8001716:	4798      	blx	r3
    }
  }
}
 8001718:	bf00      	nop
 800171a:	3708      	adds	r7, #8
 800171c:	46bd      	mov	sp, r7
 800171e:	bd80      	pop	{r7, pc}
 8001720:	200004bc 	.word	0x200004bc

08001724 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 800172a:	2300      	movs	r3, #0
 800172c:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 800172e:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <BSP_MAGNETO_Init+0x50>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	4798      	blx	r3
 8001734:	4603      	mov	r3, r0
 8001736:	2b3d      	cmp	r3, #61	@ 0x3d
 8001738:	d002      	beq.n	8001740 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	71fb      	strb	r3, [r7, #7]
 800173e:	e013      	b.n	8001768 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8001740:	4b0d      	ldr	r3, [pc, #52]	@ (8001778 <BSP_MAGNETO_Init+0x54>)
 8001742:	4a0c      	ldr	r2, [pc, #48]	@ (8001774 <BSP_MAGNETO_Init+0x50>)
 8001744:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8001746:	2358      	movs	r3, #88	@ 0x58
 8001748:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 800174a:	2300      	movs	r3, #0
 800174c:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800174e:	2300      	movs	r3, #0
 8001750:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8001752:	2308      	movs	r3, #8
 8001754:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8001756:	2340      	movs	r3, #64	@ 0x40
 8001758:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 800175a:	4b07      	ldr	r3, [pc, #28]	@ (8001778 <BSP_MAGNETO_Init+0x54>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	463a      	mov	r2, r7
 8001762:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001766:	4798      	blx	r3
  } 

  return ret;  
 8001768:	79fb      	ldrb	r3, [r7, #7]
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	20000014 	.word	0x20000014
 8001778:	200004c0 	.word	0x200004c0

0800177c <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b082      	sub	sp, #8
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <BSP_MAGNETO_GetXYZ+0x2c>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d009      	beq.n	80017a0 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 800178c:	4b06      	ldr	r3, [pc, #24]	@ (80017a8 <BSP_MAGNETO_GetXYZ+0x2c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001792:	2b00      	cmp	r3, #0
 8001794:	d004      	beq.n	80017a0 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 8001796:	4b04      	ldr	r3, [pc, #16]	@ (80017a8 <BSP_MAGNETO_GetXYZ+0x2c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179c:	6878      	ldr	r0, [r7, #4]
 800179e:	4798      	blx	r3
    }
  }
}
 80017a0:	bf00      	nop
 80017a2:	3708      	adds	r7, #8
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd80      	pop	{r7, pc}
 80017a8:	200004c0 	.word	0x200004c0

080017ac <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 80017b2:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <BSP_PSENSOR_Init+0x38>)
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	20ba      	movs	r0, #186	@ 0xba
 80017b8:	4798      	blx	r3
 80017ba:	4603      	mov	r3, r0
 80017bc:	2bb1      	cmp	r3, #177	@ 0xb1
 80017be:	d002      	beq.n	80017c6 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	607b      	str	r3, [r7, #4]
 80017c4:	e009      	b.n	80017da <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80017c6:	4b08      	ldr	r3, [pc, #32]	@ (80017e8 <BSP_PSENSOR_Init+0x3c>)
 80017c8:	4a06      	ldr	r2, [pc, #24]	@ (80017e4 <BSP_PSENSOR_Init+0x38>)
 80017ca:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80017cc:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <BSP_PSENSOR_Init+0x3c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	20ba      	movs	r0, #186	@ 0xba
 80017d4:	4798      	blx	r3
    ret = PSENSOR_OK;
 80017d6:	2300      	movs	r3, #0
 80017d8:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80017da:	687b      	ldr	r3, [r7, #4]
}
 80017dc:	4618      	mov	r0, r3
 80017de:	3708      	adds	r7, #8
 80017e0:	46bd      	mov	sp, r7
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	20000048 	.word	0x20000048
 80017e8:	200004c4 	.word	0x200004c4

080017ec <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80017f0:	4b04      	ldr	r3, [pc, #16]	@ (8001804 <BSP_PSENSOR_ReadPressure+0x18>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	689b      	ldr	r3, [r3, #8]
 80017f6:	20ba      	movs	r0, #186	@ 0xba
 80017f8:	4798      	blx	r3
 80017fa:	eef0 7a40 	vmov.f32	s15, s0
}
 80017fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001802:	bd80      	pop	{r7, pc}
 8001804:	200004c4 	.word	0x200004c4

08001808 <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8001808:	b580      	push	{r7, lr}
 800180a:	b084      	sub	sp, #16
 800180c:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 800180e:	4b3b      	ldr	r3, [pc, #236]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001810:	4a3b      	ldr	r2, [pc, #236]	@ (8001900 <BSP_QSPI_Init+0xf8>)
 8001812:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001814:	4839      	ldr	r0, [pc, #228]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001816:	f002 fd39 	bl	800428c <HAL_OSPI_DeInit>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d001      	beq.n	8001824 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001820:	2301      	movs	r3, #1
 8001822:	e067      	b.n	80018f4 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001824:	f000 fa00 	bl	8001c28 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8001828:	4b34      	ldr	r3, [pc, #208]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 800182a:	2204      	movs	r2, #4
 800182c:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 800182e:	4b33      	ldr	r3, [pc, #204]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001830:	2200      	movs	r2, #0
 8001832:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001834:	4b31      	ldr	r3, [pc, #196]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001836:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800183a:	60da      	str	r2, [r3, #12]
 800183c:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001840:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	fa93 f3a3 	rbit	r3, r3
 8001848:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001854:	2320      	movs	r3, #32
 8001856:	e003      	b.n	8001860 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	fab3 f383 	clz	r3, r3
 800185e:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001860:	461a      	mov	r2, r3
 8001862:	4b26      	ldr	r3, [pc, #152]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001864:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8001866:	4b25      	ldr	r3, [pc, #148]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001868:	2201      	movs	r2, #1
 800186a:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 800186c:	4b23      	ldr	r3, [pc, #140]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 800186e:	2200      	movs	r2, #0
 8001870:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001872:	4b22      	ldr	r3, [pc, #136]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001874:	2200      	movs	r2, #0
 8001876:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8001878:	4b20      	ldr	r3, [pc, #128]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 800187a:	2204      	movs	r2, #4
 800187c:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 800187e:	4b1f      	ldr	r3, [pc, #124]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001880:	2200      	movs	r2, #0
 8001882:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001884:	4b1d      	ldr	r3, [pc, #116]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001886:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800188a:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 800188c:	4b1b      	ldr	r3, [pc, #108]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 800188e:	2200      	movs	r2, #0
 8001890:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8001892:	4b1a      	ldr	r3, [pc, #104]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 8001894:	2200      	movs	r2, #0
 8001896:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8001898:	4818      	ldr	r0, [pc, #96]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 800189a:	f002 fc4d 	bl	8004138 <HAL_OSPI_Init>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e025      	b.n	80018f4 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 80018a8:	4814      	ldr	r0, [pc, #80]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 80018aa:	f000 f9fd 	bl	8001ca8 <QSPI_ResetMemory>
 80018ae:	4603      	mov	r3, r0
 80018b0:	2b00      	cmp	r3, #0
 80018b2:	d001      	beq.n	80018b8 <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 80018b4:	2304      	movs	r3, #4
 80018b6:	e01d      	b.n	80018f4 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80018b8:	2101      	movs	r1, #1
 80018ba:	4810      	ldr	r0, [pc, #64]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 80018bc:	f000 fae2 	bl	8001e84 <QSPI_QuadMode>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e014      	b.n	80018f4 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80018ca:	2101      	movs	r1, #1
 80018cc:	480b      	ldr	r0, [pc, #44]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 80018ce:	f000 fb85 	bl	8001fdc <QSPI_HighPerfMode>
 80018d2:	4603      	mov	r3, r0
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d001      	beq.n	80018dc <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 80018d8:	2301      	movs	r3, #1
 80018da:	e00b      	b.n	80018f4 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 80018dc:	4b07      	ldr	r3, [pc, #28]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 80018de:	2202      	movs	r2, #2
 80018e0:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80018e2:	4806      	ldr	r0, [pc, #24]	@ (80018fc <BSP_QSPI_Init+0xf4>)
 80018e4:	f002 fc28 	bl	8004138 <HAL_OSPI_Init>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d001      	beq.n	80018f2 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	e000      	b.n	80018f4 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 80018f2:	2300      	movs	r3, #0
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3710      	adds	r7, #16
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	200004c8 	.word	0x200004c8
 8001900:	a0001000 	.word	0xa0001000

08001904 <BSP_QSPI_Read>:
  * @param  ReadAddr : Read start address
  * @param  Size     : Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b098      	sub	sp, #96	@ 0x60
 8001908:	af00      	add	r7, sp, #0
 800190a:	60f8      	str	r0, [r7, #12]
 800190c:	60b9      	str	r1, [r7, #8]
 800190e:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the read command */
  sCommand.OperationType         = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001910:	2300      	movs	r3, #0
 8001912:	613b      	str	r3, [r7, #16]
  sCommand.FlashId               = HAL_OSPI_FLASH_ID_1;
 8001914:	2300      	movs	r3, #0
 8001916:	617b      	str	r3, [r7, #20]
  sCommand.Instruction           = QUAD_INOUT_READ_CMD;
 8001918:	23eb      	movs	r3, #235	@ 0xeb
 800191a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode       = HAL_OSPI_INSTRUCTION_1_LINE;
 800191c:	2301      	movs	r3, #1
 800191e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize       = HAL_OSPI_INSTRUCTION_8_BITS;
 8001920:	2300      	movs	r3, #0
 8001922:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode    = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001924:	2300      	movs	r3, #0
 8001926:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Address               = ReadAddr;
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode           = HAL_OSPI_ADDRESS_4_LINES;
 800192c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressSize           = HAL_OSPI_ADDRESS_24_BITS;
 8001932:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001936:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDtrMode        = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001938:	2300      	movs	r3, #0
 800193a:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AlternateBytes        = MX25R6435F_ALT_BYTES_NO_PE_MODE;
 800193c:	23aa      	movs	r3, #170	@ 0xaa
 800193e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode    = HAL_OSPI_ALTERNATE_BYTES_4_LINES;
 8001940:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001944:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesSize    = HAL_OSPI_ALTERNATE_BYTES_8_BITS;
 8001946:	2300      	movs	r3, #0
 8001948:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesDtrMode = HAL_OSPI_ALTERNATE_BYTES_DTR_DISABLE;
 800194a:	2300      	movs	r3, #0
 800194c:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataMode              = HAL_OSPI_DATA_4_LINES;
 800194e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001952:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.NbData                = Size;
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode           = HAL_OSPI_DATA_DTR_DISABLE;
 8001958:	2300      	movs	r3, #0
 800195a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles           = MX25R6435F_DUMMY_CYCLES_READ_QUAD;
 800195c:	2304      	movs	r3, #4
 800195e:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DQSMode               = HAL_OSPI_DQS_DISABLE;
 8001960:	2300      	movs	r3, #0
 8001962:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode              = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001964:	2300      	movs	r3, #0
 8001966:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001968:	f107 0310 	add.w	r3, r7, #16
 800196c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001970:	4619      	mov	r1, r3
 8001972:	480c      	ldr	r0, [pc, #48]	@ (80019a4 <BSP_QSPI_Read+0xa0>)
 8001974:	f002 fcb1 	bl	80042da <HAL_OSPI_Command>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <BSP_QSPI_Read+0x7e>
  {
    return QSPI_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e00b      	b.n	800199a <BSP_QSPI_Read+0x96>
  }
  
  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001986:	68f9      	ldr	r1, [r7, #12]
 8001988:	4806      	ldr	r0, [pc, #24]	@ (80019a4 <BSP_QSPI_Read+0xa0>)
 800198a:	f002 fd9a 	bl	80044c2 <HAL_OSPI_Receive>
 800198e:	4603      	mov	r3, r0
 8001990:	2b00      	cmp	r3, #0
 8001992:	d001      	beq.n	8001998 <BSP_QSPI_Read+0x94>
  {
    return QSPI_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e000      	b.n	800199a <BSP_QSPI_Read+0x96>
  }

  return QSPI_OK;
 8001998:	2300      	movs	r3, #0
}
 800199a:	4618      	mov	r0, r3
 800199c:	3760      	adds	r7, #96	@ 0x60
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	200004c8 	.word	0x200004c8

080019a8 <BSP_QSPI_Write>:
  * @param  WriteAddr : Write start address
  * @param  Size      : Size of data to write    
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b09c      	sub	sp, #112	@ 0x70
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  uint32_t end_addr, current_size, current_addr;

  /* Calculation of the size between the write address and the end of the page */
  current_size = MX25R6435F_PAGE_SIZE - (WriteAddr % MX25R6435F_PAGE_SIZE);
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	b2db      	uxtb	r3, r3
 80019b8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80019bc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 80019be:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	429a      	cmp	r2, r3
 80019c4:	d901      	bls.n	80019ca <BSP_QSPI_Write+0x22>
  {
    current_size = Size;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  }

  /* Initialize the address variables */
  current_addr = WriteAddr;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	66bb      	str	r3, [r7, #104]	@ 0x68
  end_addr = WriteAddr + Size;
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	4413      	add	r3, r2
 80019d4:	667b      	str	r3, [r7, #100]	@ 0x64

  /* Initialize the program command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80019d6:	2300      	movs	r3, #0
 80019d8:	617b      	str	r3, [r7, #20]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80019da:	2300      	movs	r3, #0
 80019dc:	61bb      	str	r3, [r7, #24]
  sCommand.Instruction        = QUAD_PAGE_PROG_CMD;
 80019de:	2338      	movs	r3, #56	@ 0x38
 80019e0:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80019e2:	2301      	movs	r3, #1
 80019e4:	623b      	str	r3, [r7, #32]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80019e6:	2300      	movs	r3, #0
 80019e8:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80019ea:	2300      	movs	r3, #0
 80019ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_4_LINES;
 80019ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80019f2:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 80019f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80019f8:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 80019fa:	2300      	movs	r3, #0
 80019fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80019fe:	2300      	movs	r3, #0
 8001a00:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode           = HAL_OSPI_DATA_4_LINES;
 8001a02:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001a06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DummyCycles        = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001a10:	2300      	movs	r3, #0
 8001a12:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001a14:	2300      	movs	r3, #0
 8001a16:	663b      	str	r3, [r7, #96]	@ 0x60
  
  /* Perform the write page by page */
  do
  {
    sCommand.Address = current_addr;
 8001a18:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.NbData  = current_size;
 8001a1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a1e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* Enable write operations */
    if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001a20:	4823      	ldr	r0, [pc, #140]	@ (8001ab0 <BSP_QSPI_Write+0x108>)
 8001a22:	f000 f988 	bl	8001d36 <QSPI_WriteEnable>
 8001a26:	4603      	mov	r3, r0
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d001      	beq.n	8001a30 <BSP_QSPI_Write+0x88>
    {
      return QSPI_ERROR;
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	e03b      	b.n	8001aa8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure the command */
    if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a38:	4619      	mov	r1, r3
 8001a3a:	481d      	ldr	r0, [pc, #116]	@ (8001ab0 <BSP_QSPI_Write+0x108>)
 8001a3c:	f002 fc4d 	bl	80042da <HAL_OSPI_Command>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <BSP_QSPI_Write+0xa2>
    {
      return QSPI_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e02e      	b.n	8001aa8 <BSP_QSPI_Write+0x100>
    }
    
    /* Transmission of the data */
    if (HAL_OSPI_Transmit(&OSPIHandle, pData, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001a4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a4e:	68f9      	ldr	r1, [r7, #12]
 8001a50:	4817      	ldr	r0, [pc, #92]	@ (8001ab0 <BSP_QSPI_Write+0x108>)
 8001a52:	f002 fcc3 	bl	80043dc <HAL_OSPI_Transmit>
 8001a56:	4603      	mov	r3, r0
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d001      	beq.n	8001a60 <BSP_QSPI_Write+0xb8>
    {
      return QSPI_ERROR;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e023      	b.n	8001aa8 <BSP_QSPI_Write+0x100>
    }
    
    /* Configure automatic polling mode to wait for end of program */  
    if (QSPI_AutoPollingMemReady(&OSPIHandle, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001a60:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001a64:	4812      	ldr	r0, [pc, #72]	@ (8001ab0 <BSP_QSPI_Write+0x108>)
 8001a66:	f000 f9c2 	bl	8001dee <QSPI_AutoPollingMemReady>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <BSP_QSPI_Write+0xcc>
    {
      return QSPI_ERROR;
 8001a70:	2301      	movs	r3, #1
 8001a72:	e019      	b.n	8001aa8 <BSP_QSPI_Write+0x100>
    }
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 8001a74:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001a76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a78:	4413      	add	r3, r2
 8001a7a:	66bb      	str	r3, [r7, #104]	@ 0x68
    pData += current_size;
 8001a7c:	68fa      	ldr	r2, [r7, #12]
 8001a7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001a80:	4413      	add	r3, r2
 8001a82:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + MX25R6435F_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : MX25R6435F_PAGE_SIZE;
 8001a84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a86:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8001a8a:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d203      	bcs.n	8001a98 <BSP_QSPI_Write+0xf0>
 8001a90:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001a92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	e001      	b.n	8001a9c <BSP_QSPI_Write+0xf4>
 8001a98:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a9c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  } while (current_addr < end_addr);
 8001a9e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d3b8      	bcc.n	8001a18 <BSP_QSPI_Write+0x70>
  
  return QSPI_OK;
 8001aa6:	2300      	movs	r3, #0
}
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	3770      	adds	r7, #112	@ 0x70
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	200004c8 	.word	0x200004c8

08001ab4 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b096      	sub	sp, #88	@ 0x58
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8001ac4:	23d8      	movs	r3, #216	@ 0xd8
 8001ac6:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8001ad8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001adc:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8001ade:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001aec:	2300      	movs	r3, #0
 8001aee:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001af0:	2300      	movs	r3, #0
 8001af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001af4:	2300      	movs	r3, #0
 8001af6:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001af8:	2300      	movs	r3, #0
 8001afa:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8001afc:	4811      	ldr	r0, [pc, #68]	@ (8001b44 <BSP_QSPI_Erase_Block+0x90>)
 8001afe:	f000 f91a 	bl	8001d36 <QSPI_WriteEnable>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e017      	b.n	8001b3c <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b0c:	f107 0308 	add.w	r3, r7, #8
 8001b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b14:	4619      	mov	r1, r3
 8001b16:	480b      	ldr	r0, [pc, #44]	@ (8001b44 <BSP_QSPI_Erase_Block+0x90>)
 8001b18:	f002 fbdf 	bl	80042da <HAL_OSPI_Command>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d001      	beq.n	8001b26 <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8001b22:	2301      	movs	r3, #1
 8001b24:	e00a      	b.n	8001b3c <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8001b26:	f640 51ac 	movw	r1, #3500	@ 0xdac
 8001b2a:	4806      	ldr	r0, [pc, #24]	@ (8001b44 <BSP_QSPI_Erase_Block+0x90>)
 8001b2c:	f000 f95f 	bl	8001dee <QSPI_AutoPollingMemReady>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d001      	beq.n	8001b3a <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e000      	b.n	8001b3c <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8001b3a:	2300      	movs	r3, #0
}
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	3758      	adds	r7, #88	@ 0x58
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	200004c8 	.word	0x200004c8

08001b48 <BSP_QSPI_GetStatus>:
/**
  * @brief  Reads current status of the QSPI memory.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_GetStatus(void)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b096      	sub	sp, #88	@ 0x58
 8001b4c:	af00      	add	r7, sp, #0
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Initialize the read security register command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001b52:	2300      	movs	r3, #0
 8001b54:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = READ_SEC_REG_CMD;
 8001b56:	232b      	movs	r3, #43	@ 0x2b
 8001b58:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001b62:	2300      	movs	r3, #0
 8001b64:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001b66:	2300      	movs	r3, #0
 8001b68:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001b6e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b72:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.NbData             = 1;
 8001b74:	2301      	movs	r3, #1
 8001b76:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles        = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001b84:	2300      	movs	r3, #0
 8001b86:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001b88:	f107 0308 	add.w	r3, r7, #8
 8001b8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b90:	4619      	mov	r1, r3
 8001b92:	4824      	ldr	r0, [pc, #144]	@ (8001c24 <BSP_QSPI_GetStatus+0xdc>)
 8001b94:	f002 fba1 	bl	80042da <HAL_OSPI_Command>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <BSP_QSPI_GetStatus+0x5a>
  {
    return QSPI_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e03c      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ba2:	1dfb      	adds	r3, r7, #7
 8001ba4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ba8:	4619      	mov	r1, r3
 8001baa:	481e      	ldr	r0, [pc, #120]	@ (8001c24 <BSP_QSPI_GetStatus+0xdc>)
 8001bac:	f002 fc89 	bl	80044c2 <HAL_OSPI_Receive>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <BSP_QSPI_GetStatus+0x72>
  {
    return QSPI_ERROR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	e030      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }
  
  /* Check the value of the register */
  if ((reg & (MX25R6435F_SECR_P_FAIL | MX25R6435F_SECR_E_FAIL)) != 0)
 8001bba:	79fb      	ldrb	r3, [r7, #7]
 8001bbc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <BSP_QSPI_GetStatus+0x80>
  {
    return QSPI_ERROR;
 8001bc4:	2301      	movs	r3, #1
 8001bc6:	e029      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }
  else if ((reg & (MX25R6435F_SECR_PSB | MX25R6435F_SECR_ESB)) != 0)
 8001bc8:	79fb      	ldrb	r3, [r7, #7]
 8001bca:	f003 030c 	and.w	r3, r3, #12
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <BSP_QSPI_GetStatus+0x8e>
  {
    return QSPI_SUSPENDED;
 8001bd2:	2308      	movs	r3, #8
 8001bd4:	e022      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Initialize the read status register command */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001bd6:	2305      	movs	r3, #5
 8001bd8:	613b      	str	r3, [r7, #16]

  /* Configure the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bda:	f107 0308 	add.w	r3, r7, #8
 8001bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001be2:	4619      	mov	r1, r3
 8001be4:	480f      	ldr	r0, [pc, #60]	@ (8001c24 <BSP_QSPI_GetStatus+0xdc>)
 8001be6:	f002 fb78 	bl	80042da <HAL_OSPI_Command>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <BSP_QSPI_GetStatus+0xac>
  {
    return QSPI_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e013      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Reception of the data */
  if (HAL_OSPI_Receive(&OSPIHandle, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001bf4:	1dfb      	adds	r3, r7, #7
 8001bf6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4809      	ldr	r0, [pc, #36]	@ (8001c24 <BSP_QSPI_GetStatus+0xdc>)
 8001bfe:	f002 fc60 	bl	80044c2 <HAL_OSPI_Receive>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <BSP_QSPI_GetStatus+0xc4>
  {
    return QSPI_ERROR;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e007      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }

  /* Check the value of the register */
  if ((reg & MX25R6435F_SR_WIP) != 0)
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <BSP_QSPI_GetStatus+0xd2>
  {
    return QSPI_BUSY;
 8001c16:	2302      	movs	r3, #2
 8001c18:	e000      	b.n	8001c1c <BSP_QSPI_GetStatus+0xd4>
  }
  else
  {
    return QSPI_OK;
 8001c1a:	2300      	movs	r3, #0
  }
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3758      	adds	r7, #88	@ 0x58
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	200004c8 	.word	0x200004c8

08001c28 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b088      	sub	sp, #32
 8001c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8001c2e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c32:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c34:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c38:	6513      	str	r3, [r2, #80]	@ 0x50
 8001c3a:	4b19      	ldr	r3, [pc, #100]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c42:	60bb      	str	r3, [r7, #8]
 8001c44:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001c46:	4b16      	ldr	r3, [pc, #88]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c4a:	4a15      	ldr	r2, [pc, #84]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c50:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001c52:	4b13      	ldr	r3, [pc, #76]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c56:	4a12      	ldr	r2, [pc, #72]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c58:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c5c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c62:	4a0f      	ldr	r2, [pc, #60]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c64:	f043 0310 	orr.w	r3, r3, #16
 8001c68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c6a:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca0 <BSP_QSPI_MspInit+0x78>)
 8001c6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c6e:	f003 0310 	and.w	r3, r3, #16
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001c76:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8001c7a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c84:	2303      	movs	r3, #3
 8001c86:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001c88:	230a      	movs	r3, #10
 8001c8a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c8c:	f107 030c 	add.w	r3, r7, #12
 8001c90:	4619      	mov	r1, r3
 8001c92:	4804      	ldr	r0, [pc, #16]	@ (8001ca4 <BSP_QSPI_MspInit+0x7c>)
 8001c94:	f001 f926 	bl	8002ee4 <HAL_GPIO_Init>
}
 8001c98:	bf00      	nop
 8001c9a:	3720      	adds	r7, #32
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40021000 	.word	0x40021000
 8001ca4:	48001000 	.word	0x48001000

08001ca8 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b096      	sub	sp, #88	@ 0x58
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8001cb8:	2366      	movs	r3, #102	@ 0x66
 8001cba:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001cbc:	2301      	movs	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001ccc:	2300      	movs	r3, #0
 8001cce:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ce0:	f107 0308 	add.w	r3, r7, #8
 8001ce4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ce8:	4619      	mov	r1, r3
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f002 faf5 	bl	80042da <HAL_OSPI_Command>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e019      	b.n	8001d2e <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8001cfa:	2399      	movs	r3, #153	@ 0x99
 8001cfc:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001cfe:	f107 0308 	add.w	r3, r7, #8
 8001d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d06:	4619      	mov	r1, r3
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f002 fae6 	bl	80042da <HAL_OSPI_Command>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001d14:	2301      	movs	r3, #1
 8001d16:	e00a      	b.n	8001d2e <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001d18:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001d1c:	6878      	ldr	r0, [r7, #4]
 8001d1e:	f000 f866 	bl	8001dee <QSPI_AutoPollingMemReady>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001d28:	2301      	movs	r3, #1
 8001d2a:	e000      	b.n	8001d2e <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8001d2c:	2300      	movs	r3, #0
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3758      	adds	r7, #88	@ 0x58
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b09c      	sub	sp, #112	@ 0x70
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001d42:	2300      	movs	r3, #0
 8001d44:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001d46:	2306      	movs	r3, #6
 8001d48:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001d4e:	2300      	movs	r3, #0
 8001d50:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001d52:	2300      	movs	r3, #0
 8001d54:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001d56:	2300      	movs	r3, #0
 8001d58:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001d62:	2300      	movs	r3, #0
 8001d64:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001d66:	2300      	movs	r3, #0
 8001d68:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001d6e:	f107 0320 	add.w	r3, r7, #32
 8001d72:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d76:	4619      	mov	r1, r3
 8001d78:	6878      	ldr	r0, [r7, #4]
 8001d7a:	f002 faae 	bl	80042da <HAL_OSPI_Command>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e02e      	b.n	8001de6 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001d88:	2302      	movs	r3, #2
 8001d8a:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8001d8c:	2302      	movs	r3, #2
 8001d8e:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001d94:	2310      	movs	r3, #16
 8001d96:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001d98:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001d9c:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8001d9e:	2305      	movs	r3, #5
 8001da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001da2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001da6:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001da8:	2301      	movs	r3, #1
 8001daa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8001dac:	2300      	movs	r3, #0
 8001dae:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001db0:	f107 0320 	add.w	r3, r7, #32
 8001db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db8:	4619      	mov	r1, r3
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f002 fa8d 	bl	80042da <HAL_OSPI_Command>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d001      	beq.n	8001dca <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	e00d      	b.n	8001de6 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001dca:	f107 030c 	add.w	r3, r7, #12
 8001dce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001dd2:	4619      	mov	r1, r3
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f002 fc17 	bl	8004608 <HAL_OSPI_AutoPolling>
 8001dda:	4603      	mov	r3, r0
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d001      	beq.n	8001de4 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	e000      	b.n	8001de6 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3770      	adds	r7, #112	@ 0x70
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}

08001dee <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b09c      	sub	sp, #112	@ 0x70
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001e00:	2305      	movs	r3, #5
 8001e02:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e04:	2301      	movs	r3, #1
 8001e06:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001e10:	2300      	movs	r3, #0
 8001e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001e14:	2300      	movs	r3, #0
 8001e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001e18:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001e1c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001e26:	2300      	movs	r3, #0
 8001e28:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001e36:	2301      	movs	r3, #1
 8001e38:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001e3e:	2310      	movs	r3, #16
 8001e40:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001e42:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e46:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001e48:	f107 0320 	add.w	r3, r7, #32
 8001e4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e50:	4619      	mov	r1, r3
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f002 fa41 	bl	80042da <HAL_OSPI_Command>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e00c      	b.n	8001e7c <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001e62:	f107 030c 	add.w	r3, r7, #12
 8001e66:	683a      	ldr	r2, [r7, #0]
 8001e68:	4619      	mov	r1, r3
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	f002 fbcc 	bl	8004608 <HAL_OSPI_AutoPolling>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	e000      	b.n	8001e7c <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3770      	adds	r7, #112	@ 0x70
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b098      	sub	sp, #96	@ 0x60
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001e90:	2300      	movs	r3, #0
 8001e92:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001e98:	2305      	movs	r3, #5
 8001e9a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001eac:	2300      	movs	r3, #0
 8001eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001eb0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001eb4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001ec2:	2300      	movs	r3, #0
 8001ec4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001eca:	f107 0310 	add.w	r3, r7, #16
 8001ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ed2:	4619      	mov	r1, r3
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f002 fa00 	bl	80042da <HAL_OSPI_Command>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	e077      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001ee4:	f107 030f 	add.w	r3, r7, #15
 8001ee8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eec:	4619      	mov	r1, r3
 8001eee:	6878      	ldr	r0, [r7, #4]
 8001ef0:	f002 fae7 	bl	80044c2 <HAL_OSPI_Receive>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e06a      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	f7ff ff19 	bl	8001d36 <QSPI_WriteEnable>
 8001f04:	4603      	mov	r3, r0
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d001      	beq.n	8001f0e <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e062      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001f0e:	78fb      	ldrb	r3, [r7, #3]
 8001f10:	2b01      	cmp	r3, #1
 8001f12:	d105      	bne.n	8001f20 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001f14:	7bfb      	ldrb	r3, [r7, #15]
 8001f16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	73fb      	strb	r3, [r7, #15]
 8001f1e:	e004      	b.n	8001f2a <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001f20:	7bfb      	ldrb	r3, [r7, #15]
 8001f22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f26:	b2db      	uxtb	r3, r3
 8001f28:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f2e:	f107 0310 	add.w	r3, r7, #16
 8001f32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f36:	4619      	mov	r1, r3
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f002 f9ce 	bl	80042da <HAL_OSPI_Command>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d001      	beq.n	8001f48 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e045      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f48:	f107 030f 	add.w	r3, r7, #15
 8001f4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f50:	4619      	mov	r1, r3
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f002 fa42 	bl	80043dc <HAL_OSPI_Transmit>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d001      	beq.n	8001f62 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e038      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001f62:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f7ff ff41 	bl	8001dee <QSPI_AutoPollingMemReady>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d001      	beq.n	8001f76 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e02e      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001f76:	2305      	movs	r3, #5
 8001f78:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f7a:	f107 0310 	add.w	r3, r7, #16
 8001f7e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f82:	4619      	mov	r1, r3
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f002 f9a8 	bl	80042da <HAL_OSPI_Command>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d001      	beq.n	8001f94 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001f90:	2301      	movs	r3, #1
 8001f92:	e01f      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001f94:	f107 030f 	add.w	r3, r7, #15
 8001f98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f002 fa8f 	bl	80044c2 <HAL_OSPI_Receive>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	e012      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001fae:	7bfb      	ldrb	r3, [r7, #15]
 8001fb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <QSPI_QuadMode+0x13a>
 8001fb8:	78fb      	ldrb	r3, [r7, #3]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d007      	beq.n	8001fce <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001fbe:	7bfb      	ldrb	r3, [r7, #15]
 8001fc0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d004      	beq.n	8001fd2 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 8001fc8:	78fb      	ldrb	r3, [r7, #3]
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d101      	bne.n	8001fd2 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e000      	b.n	8001fd4 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001fd2:	2300      	movs	r3, #0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3760      	adds	r7, #96	@ 0x60
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b098      	sub	sp, #96	@ 0x60
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001ff0:	2305      	movs	r3, #5
 8001ff2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8002000:	2300      	movs	r3, #0
 8002002:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8002004:	2300      	movs	r3, #0
 8002006:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8002008:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800200c:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8002012:	2300      	movs	r3, #0
 8002014:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8002016:	2301      	movs	r3, #1
 8002018:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800201a:	2300      	movs	r3, #0
 800201c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800201e:	2300      	movs	r3, #0
 8002020:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002022:	f107 0310 	add.w	r3, r7, #16
 8002026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800202a:	4619      	mov	r1, r3
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f002 f954 	bl	80042da <HAL_OSPI_Command>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d001      	beq.n	800203c <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e09a      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800203c:	f107 030c 	add.w	r3, r7, #12
 8002040:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002044:	4619      	mov	r1, r3
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f002 fa3b 	bl	80044c2 <HAL_OSPI_Receive>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8002052:	2301      	movs	r3, #1
 8002054:	e08d      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002056:	2315      	movs	r3, #21
 8002058:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800205a:	2302      	movs	r3, #2
 800205c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800205e:	f107 0310 	add.w	r3, r7, #16
 8002062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002066:	4619      	mov	r1, r3
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f002 f936 	bl	80042da <HAL_OSPI_Command>
 800206e:	4603      	mov	r3, r0
 8002070:	2b00      	cmp	r3, #0
 8002072:	d001      	beq.n	8002078 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e07c      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002078:	f107 030c 	add.w	r3, r7, #12
 800207c:	3301      	adds	r3, #1
 800207e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002082:	4619      	mov	r1, r3
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f002 fa1c 	bl	80044c2 <HAL_OSPI_Receive>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8002090:	2301      	movs	r3, #1
 8002092:	e06e      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff fe4e 	bl	8001d36 <QSPI_WriteEnable>
 800209a:	4603      	mov	r3, r0
 800209c:	2b00      	cmp	r3, #0
 800209e:	d001      	beq.n	80020a4 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	e066      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 80020a4:	78fb      	ldrb	r3, [r7, #3]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d105      	bne.n	80020b6 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80020aa:	7bbb      	ldrb	r3, [r7, #14]
 80020ac:	f043 0302 	orr.w	r3, r3, #2
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	73bb      	strb	r3, [r7, #14]
 80020b4:	e004      	b.n	80020c0 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80020b6:	7bbb      	ldrb	r3, [r7, #14]
 80020b8:	f023 0302 	bic.w	r3, r3, #2
 80020bc:	b2db      	uxtb	r3, r3
 80020be:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80020c0:	2301      	movs	r3, #1
 80020c2:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 80020c4:	2303      	movs	r3, #3
 80020c6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020c8:	f107 0310 	add.w	r3, r7, #16
 80020cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020d0:	4619      	mov	r1, r3
 80020d2:	6878      	ldr	r0, [r7, #4]
 80020d4:	f002 f901 	bl	80042da <HAL_OSPI_Command>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e047      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80020e2:	f107 030c 	add.w	r3, r7, #12
 80020e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ea:	4619      	mov	r1, r3
 80020ec:	6878      	ldr	r0, [r7, #4]
 80020ee:	f002 f975 	bl	80043dc <HAL_OSPI_Transmit>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e03a      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80020fc:	f241 3188 	movw	r1, #5000	@ 0x1388
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f7ff fe74 	bl	8001dee <QSPI_AutoPollingMemReady>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 800210c:	2301      	movs	r3, #1
 800210e:	e030      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8002110:	2315      	movs	r3, #21
 8002112:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8002114:	2302      	movs	r3, #2
 8002116:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002118:	f107 0310 	add.w	r3, r7, #16
 800211c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002120:	4619      	mov	r1, r3
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f002 f8d9 	bl	80042da <HAL_OSPI_Command>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e01f      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8002132:	f107 030c 	add.w	r3, r7, #12
 8002136:	f241 3288 	movw	r2, #5000	@ 0x1388
 800213a:	4619      	mov	r1, r3
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f002 f9c0 	bl	80044c2 <HAL_OSPI_Receive>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8002148:	2301      	movs	r3, #1
 800214a:	e012      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800214c:	7b7b      	ldrb	r3, [r7, #13]
 800214e:	f003 0302 	and.w	r3, r3, #2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d102      	bne.n	800215c <QSPI_HighPerfMode+0x180>
 8002156:	78fb      	ldrb	r3, [r7, #3]
 8002158:	2b01      	cmp	r3, #1
 800215a:	d007      	beq.n	800216c <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800215c:	7b7b      	ldrb	r3, [r7, #13]
 800215e:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8002162:	2b00      	cmp	r3, #0
 8002164:	d004      	beq.n	8002170 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8002166:	78fb      	ldrb	r3, [r7, #3]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d101      	bne.n	8002170 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 800216c:	2301      	movs	r3, #1
 800216e:	e000      	b.n	8002172 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8002170:	2300      	movs	r3, #0
}
 8002172:	4618      	mov	r0, r3
 8002174:	3760      	adds	r7, #96	@ 0x60
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
	...

0800217c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8002186:	4b09      	ldr	r3, [pc, #36]	@ (80021ac <BSP_TSENSOR_Init+0x30>)
 8002188:	4a09      	ldr	r2, [pc, #36]	@ (80021b0 <BSP_TSENSOR_Init+0x34>)
 800218a:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 800218c:	f7ff fa12 	bl	80015b4 <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8002190:	4b06      	ldr	r3, [pc, #24]	@ (80021ac <BSP_TSENSOR_Init+0x30>)
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	2100      	movs	r1, #0
 8002198:	20be      	movs	r0, #190	@ 0xbe
 800219a:	4798      	blx	r3

  ret = TSENSOR_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 80021a0:	79fb      	ldrb	r3, [r7, #7]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000518 	.word	0x20000518
 80021b0:	20000004 	.word	0x20000004

080021b4 <BSP_TSENSOR_ReadTemp>:
/**
  * @brief  Read Temperature register of TS751.
  * @retval STTS751 measured temperature value.
  */
float BSP_TSENSOR_ReadTemp(void)
{ 
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  return tsensor_drv->ReadTemp(TSENSOR_I2C_ADDRESS);
 80021b8:	4b04      	ldr	r3, [pc, #16]	@ (80021cc <BSP_TSENSOR_ReadTemp+0x18>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	20be      	movs	r0, #190	@ 0xbe
 80021c0:	4798      	blx	r3
 80021c2:	eef0 7a40 	vmov.f32	s15, s0
}
 80021c6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000518 	.word	0x20000518

080021d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021d6:	4b11      	ldr	r3, [pc, #68]	@ (800221c <HAL_MspInit+0x4c>)
 80021d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021da:	4a10      	ldr	r2, [pc, #64]	@ (800221c <HAL_MspInit+0x4c>)
 80021dc:	f043 0301 	orr.w	r3, r3, #1
 80021e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <HAL_MspInit+0x4c>)
 80021e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021e6:	f003 0301 	and.w	r3, r3, #1
 80021ea:	607b      	str	r3, [r7, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ee:	4b0b      	ldr	r3, [pc, #44]	@ (800221c <HAL_MspInit+0x4c>)
 80021f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f2:	4a0a      	ldr	r2, [pc, #40]	@ (800221c <HAL_MspInit+0x4c>)
 80021f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80021f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80021fa:	4b08      	ldr	r3, [pc, #32]	@ (800221c <HAL_MspInit+0x4c>)
 80021fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002202:	603b      	str	r3, [r7, #0]
 8002204:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002206:	2200      	movs	r2, #0
 8002208:	210f      	movs	r1, #15
 800220a:	f06f 0001 	mvn.w	r0, #1
 800220e:	f000 fe3f 	bl	8002e90 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40021000 	.word	0x40021000

08002220 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08e      	sub	sp, #56	@ 0x38
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8002228:	2300      	movs	r3, #0
 800222a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800222e:	4b34      	ldr	r3, [pc, #208]	@ (8002300 <HAL_InitTick+0xe0>)
 8002230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002232:	4a33      	ldr	r2, [pc, #204]	@ (8002300 <HAL_InitTick+0xe0>)
 8002234:	f043 0310 	orr.w	r3, r3, #16
 8002238:	6593      	str	r3, [r2, #88]	@ 0x58
 800223a:	4b31      	ldr	r3, [pc, #196]	@ (8002300 <HAL_InitTick+0xe0>)
 800223c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800223e:	f003 0310 	and.w	r3, r3, #16
 8002242:	60fb      	str	r3, [r7, #12]
 8002244:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002246:	f107 0210 	add.w	r2, r7, #16
 800224a:	f107 0314 	add.w	r3, r7, #20
 800224e:	4611      	mov	r1, r2
 8002250:	4618      	mov	r0, r3
 8002252:	f003 fecd 	bl	8005ff0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800225a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800225c:	2b00      	cmp	r3, #0
 800225e:	d103      	bne.n	8002268 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002260:	f003 fe9a 	bl	8005f98 <HAL_RCC_GetPCLK1Freq>
 8002264:	6378      	str	r0, [r7, #52]	@ 0x34
 8002266:	e004      	b.n	8002272 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002268:	f003 fe96 	bl	8005f98 <HAL_RCC_GetPCLK1Freq>
 800226c:	4603      	mov	r3, r0
 800226e:	005b      	lsls	r3, r3, #1
 8002270:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002272:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002274:	4a23      	ldr	r2, [pc, #140]	@ (8002304 <HAL_InitTick+0xe4>)
 8002276:	fba2 2303 	umull	r2, r3, r2, r3
 800227a:	0c9b      	lsrs	r3, r3, #18
 800227c:	3b01      	subs	r3, #1
 800227e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002280:	4b21      	ldr	r3, [pc, #132]	@ (8002308 <HAL_InitTick+0xe8>)
 8002282:	4a22      	ldr	r2, [pc, #136]	@ (800230c <HAL_InitTick+0xec>)
 8002284:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002286:	4b20      	ldr	r3, [pc, #128]	@ (8002308 <HAL_InitTick+0xe8>)
 8002288:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800228c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800228e:	4a1e      	ldr	r2, [pc, #120]	@ (8002308 <HAL_InitTick+0xe8>)
 8002290:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002292:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002294:	4b1c      	ldr	r3, [pc, #112]	@ (8002308 <HAL_InitTick+0xe8>)
 8002296:	2200      	movs	r2, #0
 8002298:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800229a:	4b1b      	ldr	r3, [pc, #108]	@ (8002308 <HAL_InitTick+0xe8>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022a0:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <HAL_InitTick+0xe8>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80022a6:	4818      	ldr	r0, [pc, #96]	@ (8002308 <HAL_InitTick+0xe8>)
 80022a8:	f004 fcac 	bl	8006c04 <HAL_TIM_Base_Init>
 80022ac:	4603      	mov	r3, r0
 80022ae:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80022b2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d11b      	bne.n	80022f2 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 80022ba:	4813      	ldr	r0, [pc, #76]	@ (8002308 <HAL_InitTick+0xe8>)
 80022bc:	f004 fd04 	bl	8006cc8 <HAL_TIM_Base_Start_IT>
 80022c0:	4603      	mov	r3, r0
 80022c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80022c6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d111      	bne.n	80022f2 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80022ce:	2036      	movs	r0, #54	@ 0x36
 80022d0:	f000 fdfa 	bl	8002ec8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2b0f      	cmp	r3, #15
 80022d8:	d808      	bhi.n	80022ec <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80022da:	2200      	movs	r2, #0
 80022dc:	6879      	ldr	r1, [r7, #4]
 80022de:	2036      	movs	r0, #54	@ 0x36
 80022e0:	f000 fdd6 	bl	8002e90 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80022e4:	4a0a      	ldr	r2, [pc, #40]	@ (8002310 <HAL_InitTick+0xf0>)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6013      	str	r3, [r2, #0]
 80022ea:	e002      	b.n	80022f2 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 80022ec:	2301      	movs	r3, #1
 80022ee:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80022f2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3738      	adds	r7, #56	@ 0x38
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000
 8002304:	431bde83 	.word	0x431bde83
 8002308:	2000051c 	.word	0x2000051c
 800230c:	40001000 	.word	0x40001000
 8002310:	20000088 	.word	0x20000088

08002314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002318:	bf00      	nop
 800231a:	e7fd      	b.n	8002318 <NMI_Handler+0x4>

0800231c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002320:	bf00      	nop
 8002322:	e7fd      	b.n	8002320 <HardFault_Handler+0x4>

08002324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002324:	b480      	push	{r7}
 8002326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002328:	bf00      	nop
 800232a:	e7fd      	b.n	8002328 <MemManage_Handler+0x4>

0800232c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002330:	bf00      	nop
 8002332:	e7fd      	b.n	8002330 <BusFault_Handler+0x4>

08002334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002338:	bf00      	nop
 800233a:	e7fd      	b.n	8002338 <UsageFault_Handler+0x4>

0800233c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002340:	bf00      	nop
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr

0800234a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800234a:	b580      	push	{r7, lr}
 800234c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 800234e:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8002352:	f001 f87b 	bl	800344c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002356:	bf00      	nop
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002360:	4802      	ldr	r0, [pc, #8]	@ (800236c <TIM6_DAC_IRQHandler+0x10>)
 8002362:	f004 fd21 	bl	8006da8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	2000051c 	.word	0x2000051c

08002370 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002378:	4a14      	ldr	r2, [pc, #80]	@ (80023cc <_sbrk+0x5c>)
 800237a:	4b15      	ldr	r3, [pc, #84]	@ (80023d0 <_sbrk+0x60>)
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002384:	4b13      	ldr	r3, [pc, #76]	@ (80023d4 <_sbrk+0x64>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	2b00      	cmp	r3, #0
 800238a:	d102      	bne.n	8002392 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800238c:	4b11      	ldr	r3, [pc, #68]	@ (80023d4 <_sbrk+0x64>)
 800238e:	4a12      	ldr	r2, [pc, #72]	@ (80023d8 <_sbrk+0x68>)
 8002390:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002392:	4b10      	ldr	r3, [pc, #64]	@ (80023d4 <_sbrk+0x64>)
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4413      	add	r3, r2
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	429a      	cmp	r2, r3
 800239e:	d207      	bcs.n	80023b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023a0:	f007 f87a 	bl	8009498 <__errno>
 80023a4:	4603      	mov	r3, r0
 80023a6:	220c      	movs	r2, #12
 80023a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80023aa:	f04f 33ff 	mov.w	r3, #4294967295
 80023ae:	e009      	b.n	80023c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023b0:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <_sbrk+0x64>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023b6:	4b07      	ldr	r3, [pc, #28]	@ (80023d4 <_sbrk+0x64>)
 80023b8:	681a      	ldr	r2, [r3, #0]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4413      	add	r3, r2
 80023be:	4a05      	ldr	r2, [pc, #20]	@ (80023d4 <_sbrk+0x64>)
 80023c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023c2:	68fb      	ldr	r3, [r7, #12]
}
 80023c4:	4618      	mov	r0, r3
 80023c6:	3718      	adds	r7, #24
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	200a0000 	.word	0x200a0000
 80023d0:	00000400 	.word	0x00000400
 80023d4:	20000568 	.word	0x20000568
 80023d8:	20001458 	.word	0x20001458

080023dc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80023e0:	4b06      	ldr	r3, [pc, #24]	@ (80023fc <SystemInit+0x20>)
 80023e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023e6:	4a05      	ldr	r2, [pc, #20]	@ (80023fc <SystemInit+0x20>)
 80023e8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023ec:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f8:	4770      	bx	lr
 80023fa:	bf00      	nop
 80023fc:	e000ed00 	.word	0xe000ed00

08002400 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002404:	4b22      	ldr	r3, [pc, #136]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002406:	4a23      	ldr	r2, [pc, #140]	@ (8002494 <MX_USART1_UART_Init+0x94>)
 8002408:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800240a:	4b21      	ldr	r3, [pc, #132]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800240c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002410:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002412:	4b1f      	ldr	r3, [pc, #124]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002414:	2200      	movs	r2, #0
 8002416:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002418:	4b1d      	ldr	r3, [pc, #116]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800241a:	2200      	movs	r2, #0
 800241c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800241e:	4b1c      	ldr	r3, [pc, #112]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002420:	2200      	movs	r2, #0
 8002422:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002424:	4b1a      	ldr	r3, [pc, #104]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002426:	220c      	movs	r2, #12
 8002428:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800242a:	4b19      	ldr	r3, [pc, #100]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800242c:	2200      	movs	r2, #0
 800242e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002430:	4b17      	ldr	r3, [pc, #92]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002432:	2200      	movs	r2, #0
 8002434:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002436:	4b16      	ldr	r3, [pc, #88]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002438:	2200      	movs	r2, #0
 800243a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800243c:	4b14      	ldr	r3, [pc, #80]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800243e:	2200      	movs	r2, #0
 8002440:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002442:	4b13      	ldr	r3, [pc, #76]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 8002444:	2200      	movs	r2, #0
 8002446:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002448:	4811      	ldr	r0, [pc, #68]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800244a:	f004 fea1 	bl	8007190 <HAL_UART_Init>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002454:	f7fe fec4 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002458:	2100      	movs	r1, #0
 800245a:	480d      	ldr	r0, [pc, #52]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800245c:	f005 fcca 	bl	8007df4 <HAL_UARTEx_SetTxFifoThreshold>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002466:	f7fe febb 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800246a:	2100      	movs	r1, #0
 800246c:	4808      	ldr	r0, [pc, #32]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800246e:	f005 fcff 	bl	8007e70 <HAL_UARTEx_SetRxFifoThreshold>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d001      	beq.n	800247c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002478:	f7fe feb2 	bl	80011e0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800247c:	4804      	ldr	r0, [pc, #16]	@ (8002490 <MX_USART1_UART_Init+0x90>)
 800247e:	f005 fc80 	bl	8007d82 <HAL_UARTEx_DisableFifoMode>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002488:	f7fe feaa 	bl	80011e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800248c:	bf00      	nop
 800248e:	bd80      	pop	{r7, pc}
 8002490:	2000056c 	.word	0x2000056c
 8002494:	40013800 	.word	0x40013800

08002498 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	b0ae      	sub	sp, #184	@ 0xb8
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024a0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80024a4:	2200      	movs	r2, #0
 80024a6:	601a      	str	r2, [r3, #0]
 80024a8:	605a      	str	r2, [r3, #4]
 80024aa:	609a      	str	r2, [r3, #8]
 80024ac:	60da      	str	r2, [r3, #12]
 80024ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024b0:	f107 0310 	add.w	r3, r7, #16
 80024b4:	2294      	movs	r2, #148	@ 0x94
 80024b6:	2100      	movs	r1, #0
 80024b8:	4618      	mov	r0, r3
 80024ba:	f006 ffe5 	bl	8009488 <memset>
  if(uartHandle->Instance==USART1)
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a21      	ldr	r2, [pc, #132]	@ (8002548 <HAL_UART_MspInit+0xb0>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d13a      	bne.n	800253e <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80024c8:	2301      	movs	r3, #1
 80024ca:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80024cc:	2300      	movs	r3, #0
 80024ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024d0:	f107 0310 	add.w	r3, r7, #16
 80024d4:	4618      	mov	r0, r3
 80024d6:	f003 fe7d 	bl	80061d4 <HAL_RCCEx_PeriphCLKConfig>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80024e0:	f7fe fe7e 	bl	80011e0 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80024e4:	4b19      	ldr	r3, [pc, #100]	@ (800254c <HAL_UART_MspInit+0xb4>)
 80024e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024e8:	4a18      	ldr	r2, [pc, #96]	@ (800254c <HAL_UART_MspInit+0xb4>)
 80024ea:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024ee:	6613      	str	r3, [r2, #96]	@ 0x60
 80024f0:	4b16      	ldr	r3, [pc, #88]	@ (800254c <HAL_UART_MspInit+0xb4>)
 80024f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024f8:	60fb      	str	r3, [r7, #12]
 80024fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024fc:	4b13      	ldr	r3, [pc, #76]	@ (800254c <HAL_UART_MspInit+0xb4>)
 80024fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002500:	4a12      	ldr	r2, [pc, #72]	@ (800254c <HAL_UART_MspInit+0xb4>)
 8002502:	f043 0302 	orr.w	r3, r3, #2
 8002506:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002508:	4b10      	ldr	r3, [pc, #64]	@ (800254c <HAL_UART_MspInit+0xb4>)
 800250a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800250c:	f003 0302 	and.w	r3, r3, #2
 8002510:	60bb      	str	r3, [r7, #8]
 8002512:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002514:	23c0      	movs	r3, #192	@ 0xc0
 8002516:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800251a:	2302      	movs	r3, #2
 800251c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002520:	2300      	movs	r3, #0
 8002522:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002526:	2303      	movs	r3, #3
 8002528:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800252c:	2307      	movs	r3, #7
 800252e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002532:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002536:	4619      	mov	r1, r3
 8002538:	4805      	ldr	r0, [pc, #20]	@ (8002550 <HAL_UART_MspInit+0xb8>)
 800253a:	f000 fcd3 	bl	8002ee4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800253e:	bf00      	nop
 8002540:	37b8      	adds	r7, #184	@ 0xb8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}
 8002546:	bf00      	nop
 8002548:	40013800 	.word	0x40013800
 800254c:	40021000 	.word	0x40021000
 8002550:	48000400 	.word	0x48000400

08002554 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002554:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800258c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002558:	f7ff ff40 	bl	80023dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800255c:	480c      	ldr	r0, [pc, #48]	@ (8002590 <LoopForever+0x6>)
  ldr r1, =_edata
 800255e:	490d      	ldr	r1, [pc, #52]	@ (8002594 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002560:	4a0d      	ldr	r2, [pc, #52]	@ (8002598 <LoopForever+0xe>)
  movs r3, #0
 8002562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002564:	e002      	b.n	800256c <LoopCopyDataInit>

08002566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800256a:	3304      	adds	r3, #4

0800256c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800256c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800256e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002570:	d3f9      	bcc.n	8002566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002572:	4a0a      	ldr	r2, [pc, #40]	@ (800259c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002574:	4c0a      	ldr	r4, [pc, #40]	@ (80025a0 <LoopForever+0x16>)
  movs r3, #0
 8002576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002578:	e001      	b.n	800257e <LoopFillZerobss>

0800257a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800257a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800257c:	3204      	adds	r2, #4

0800257e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800257e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002580:	d3fb      	bcc.n	800257a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002582:	f006 ff8f 	bl	80094a4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002586:	f7fe fd9f 	bl	80010c8 <main>

0800258a <LoopForever>:

LoopForever:
    b LoopForever
 800258a:	e7fe      	b.n	800258a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800258c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8002590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002594:	200000e4 	.word	0x200000e4
  ldr r2, =_sidata
 8002598:	08009fdc 	.word	0x08009fdc
  ldr r2, =_sbss
 800259c:	200000e4 	.word	0x200000e4
  ldr r4, =_ebss
 80025a0:	20001458 	.word	0x20001458

080025a4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80025a4:	e7fe      	b.n	80025a4 <ADC1_IRQHandler>

080025a6 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 80025a6:	b580      	push	{r7, lr}
 80025a8:	b084      	sub	sp, #16
 80025aa:	af00      	add	r7, sp, #0
 80025ac:	4603      	mov	r3, r0
 80025ae:	6039      	str	r1, [r7, #0]
 80025b0:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80025b2:	88fb      	ldrh	r3, [r7, #6]
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	2120      	movs	r1, #32
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7ff f81f 	bl	80015fc <SENSOR_IO_Read>
 80025be:	4603      	mov	r3, r0
 80025c0:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80025c2:	7bfb      	ldrb	r3, [r7, #15]
 80025c4:	f023 0304 	bic.w	r3, r3, #4
 80025c8:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80025ca:	7bfb      	ldrb	r3, [r7, #15]
 80025cc:	f043 0304 	orr.w	r3, r3, #4
 80025d0:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80025d2:	7bfb      	ldrb	r3, [r7, #15]
 80025d4:	f023 0303 	bic.w	r3, r3, #3
 80025d8:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80025da:	7bfb      	ldrb	r3, [r7, #15]
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80025e2:	7bfb      	ldrb	r3, [r7, #15]
 80025e4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80025e8:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80025ea:	88fb      	ldrh	r3, [r7, #6]
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	7bfa      	ldrb	r2, [r7, #15]
 80025f0:	2120      	movs	r1, #32
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fe ffe8 	bl	80015c8 <SENSOR_IO_Write>
}
 80025f8:	bf00      	nop
 80025fa:	3710      	adds	r7, #16
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}

08002600 <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 800260a:	88fb      	ldrh	r3, [r7, #6]
 800260c:	b2d8      	uxtb	r0, r3
 800260e:	f107 0208 	add.w	r2, r7, #8
 8002612:	2302      	movs	r3, #2
 8002614:	21b2      	movs	r1, #178	@ 0xb2
 8002616:	f7ff f80f 	bl	8001638 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 800261a:	88fb      	ldrh	r3, [r7, #6]
 800261c:	b2db      	uxtb	r3, r3
 800261e:	2135      	movs	r1, #53	@ 0x35
 8002620:	4618      	mov	r0, r3
 8002622:	f7fe ffeb 	bl	80015fc <SENSOR_IO_Read>
 8002626:	4603      	mov	r3, r0
 8002628:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 800262a:	7ffb      	ldrb	r3, [r7, #31]
 800262c:	b21b      	sxth	r3, r3
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	b21b      	sxth	r3, r3
 8002632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002636:	b21a      	sxth	r2, r3
 8002638:	7a3b      	ldrb	r3, [r7, #8]
 800263a:	b21b      	sxth	r3, r3
 800263c:	4313      	orrs	r3, r2
 800263e:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 8002640:	7ffb      	ldrb	r3, [r7, #31]
 8002642:	b21b      	sxth	r3, r3
 8002644:	019b      	lsls	r3, r3, #6
 8002646:	b21b      	sxth	r3, r3
 8002648:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800264c:	b21a      	sxth	r2, r3
 800264e:	7a7b      	ldrb	r3, [r7, #9]
 8002650:	b21b      	sxth	r3, r3
 8002652:	4313      	orrs	r3, r2
 8002654:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 8002656:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800265a:	10db      	asrs	r3, r3, #3
 800265c:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 800265e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8002662:	10db      	asrs	r3, r3, #3
 8002664:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	b2d8      	uxtb	r0, r3
 800266a:	f107 0208 	add.w	r2, r7, #8
 800266e:	2304      	movs	r3, #4
 8002670:	21bc      	movs	r1, #188	@ 0xbc
 8002672:	f7fe ffe1 	bl	8001638 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002676:	7a7b      	ldrb	r3, [r7, #9]
 8002678:	b21b      	sxth	r3, r3
 800267a:	021b      	lsls	r3, r3, #8
 800267c:	b21a      	sxth	r2, r3
 800267e:	7a3b      	ldrb	r3, [r7, #8]
 8002680:	b21b      	sxth	r3, r3
 8002682:	4313      	orrs	r3, r2
 8002684:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 8002686:	7afb      	ldrb	r3, [r7, #11]
 8002688:	b21b      	sxth	r3, r3
 800268a:	021b      	lsls	r3, r3, #8
 800268c:	b21a      	sxth	r2, r3
 800268e:	7abb      	ldrb	r3, [r7, #10]
 8002690:	b21b      	sxth	r3, r3
 8002692:	4313      	orrs	r3, r2
 8002694:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 8002696:	88fb      	ldrh	r3, [r7, #6]
 8002698:	b2d8      	uxtb	r0, r3
 800269a:	f107 0208 	add.w	r2, r7, #8
 800269e:	2302      	movs	r3, #2
 80026a0:	21aa      	movs	r1, #170	@ 0xaa
 80026a2:	f7fe ffc9 	bl	8001638 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80026a6:	7a7b      	ldrb	r3, [r7, #9]
 80026a8:	b21b      	sxth	r3, r3
 80026aa:	021b      	lsls	r3, r3, #8
 80026ac:	b21a      	sxth	r2, r3
 80026ae:	7a3b      	ldrb	r3, [r7, #8]
 80026b0:	b21b      	sxth	r3, r3
 80026b2:	4313      	orrs	r3, r2
 80026b4:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 80026b6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80026ba:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	ee07 3a90 	vmov	s15, r3
 80026c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026c8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80026cc:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80026d0:	1ad3      	subs	r3, r2, r3
 80026d2:	ee07 3a90 	vmov	s15, r3
 80026d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026da:	ee67 6a27 	vmul.f32	s13, s14, s15
 80026de:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80026e2:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	ee07 3a90 	vmov	s15, r3
 80026ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80026f4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80026f8:	ee07 3a90 	vmov	s15, r3
 80026fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002700:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002704:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	ee07 3a90 	vmov	s15, r3
}
 800270e:	eeb0 0a67 	vmov.f32	s0, s15
 8002712:	3720      	adds	r7, #32
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}

08002718 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	463b      	mov	r3, r7
 8002720:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8002724:	783b      	ldrb	r3, [r7, #0]
 8002726:	461a      	mov	r2, r3
 8002728:	2120      	movs	r1, #32
 800272a:	203c      	movs	r0, #60	@ 0x3c
 800272c:	f7fe ff4c 	bl	80015c8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8002730:	787b      	ldrb	r3, [r7, #1]
 8002732:	461a      	mov	r2, r3
 8002734:	2121      	movs	r1, #33	@ 0x21
 8002736:	203c      	movs	r0, #60	@ 0x3c
 8002738:	f7fe ff46 	bl	80015c8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 800273c:	78bb      	ldrb	r3, [r7, #2]
 800273e:	461a      	mov	r2, r3
 8002740:	2122      	movs	r1, #34	@ 0x22
 8002742:	203c      	movs	r0, #60	@ 0x3c
 8002744:	f7fe ff40 	bl	80015c8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	461a      	mov	r2, r3
 800274c:	2123      	movs	r1, #35	@ 0x23
 800274e:	203c      	movs	r0, #60	@ 0x3c
 8002750:	f7fe ff3a 	bl	80015c8 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8002754:	793b      	ldrb	r3, [r7, #4]
 8002756:	461a      	mov	r2, r3
 8002758:	2124      	movs	r1, #36	@ 0x24
 800275a:	203c      	movs	r0, #60	@ 0x3c
 800275c:	f7fe ff34 	bl	80015c8 <SENSOR_IO_Write>
}
 8002760:	bf00      	nop
 8002762:	3708      	adds	r7, #8
 8002764:	46bd      	mov	sp, r7
 8002766:	bd80      	pop	{r7, pc}

08002768 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800276e:	2300      	movs	r3, #0
 8002770:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8002772:	2122      	movs	r1, #34	@ 0x22
 8002774:	203c      	movs	r0, #60	@ 0x3c
 8002776:	f7fe ff41 	bl	80015fc <SENSOR_IO_Read>
 800277a:	4603      	mov	r3, r0
 800277c:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 800277e:	79fb      	ldrb	r3, [r7, #7]
 8002780:	f023 0303 	bic.w	r3, r3, #3
 8002784:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	f043 0303 	orr.w	r3, r3, #3
 800278c:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800278e:	79fb      	ldrb	r3, [r7, #7]
 8002790:	461a      	mov	r2, r3
 8002792:	2122      	movs	r1, #34	@ 0x22
 8002794:	203c      	movs	r0, #60	@ 0x3c
 8002796:	f7fe ff17 	bl	80015c8 <SENSOR_IO_Write>
}
 800279a:	bf00      	nop
 800279c:	3708      	adds	r7, #8
 800279e:	46bd      	mov	sp, r7
 80027a0:	bd80      	pop	{r7, pc}

080027a2 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 80027a2:	b580      	push	{r7, lr}
 80027a4:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80027a6:	f7fe ff05 	bl	80015b4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 80027aa:	210f      	movs	r1, #15
 80027ac:	203c      	movs	r0, #60	@ 0x3c
 80027ae:	f7fe ff25 	bl	80015fc <SENSOR_IO_Read>
 80027b2:	4603      	mov	r3, r0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	4603      	mov	r3, r0
 80027c0:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80027c6:	2122      	movs	r1, #34	@ 0x22
 80027c8:	203c      	movs	r0, #60	@ 0x3c
 80027ca:	f7fe ff17 	bl	80015fc <SENSOR_IO_Read>
 80027ce:	4603      	mov	r3, r0
 80027d0:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 80027d2:	7bfb      	ldrb	r3, [r7, #15]
 80027d4:	f023 0320 	bic.w	r3, r3, #32
 80027d8:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80027da:	88fb      	ldrh	r3, [r7, #6]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d003      	beq.n	80027e8 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 80027e0:	7bfb      	ldrb	r3, [r7, #15]
 80027e2:	f043 0320 	orr.w	r3, r3, #32
 80027e6:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80027e8:	7bfb      	ldrb	r3, [r7, #15]
 80027ea:	461a      	mov	r2, r3
 80027ec:	2122      	movs	r1, #34	@ 0x22
 80027ee:	203c      	movs	r0, #60	@ 0x3c
 80027f0:	f7fe feea 	bl	80015c8 <SENSOR_IO_Write>
}
 80027f4:	bf00      	nop
 80027f6:	3710      	adds	r7, #16
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}

080027fc <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8002804:	2300      	movs	r3, #0
 8002806:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8002812:	2121      	movs	r1, #33	@ 0x21
 8002814:	203c      	movs	r0, #60	@ 0x3c
 8002816:	f7fe fef1 	bl	80015fc <SENSOR_IO_Read>
 800281a:	4603      	mov	r3, r0
 800281c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800281e:	f107 0208 	add.w	r2, r7, #8
 8002822:	2306      	movs	r3, #6
 8002824:	21a8      	movs	r1, #168	@ 0xa8
 8002826:	203c      	movs	r0, #60	@ 0x3c
 8002828:	f7fe ff06 	bl	8001638 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 800282c:	2300      	movs	r3, #0
 800282e:	77fb      	strb	r3, [r7, #31]
 8002830:	e01a      	b.n	8002868 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002832:	7ffb      	ldrb	r3, [r7, #31]
 8002834:	005b      	lsls	r3, r3, #1
 8002836:	3301      	adds	r3, #1
 8002838:	3320      	adds	r3, #32
 800283a:	443b      	add	r3, r7
 800283c:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002840:	021b      	lsls	r3, r3, #8
 8002842:	b29b      	uxth	r3, r3
 8002844:	7ffa      	ldrb	r2, [r7, #31]
 8002846:	0052      	lsls	r2, r2, #1
 8002848:	3220      	adds	r2, #32
 800284a:	443a      	add	r2, r7
 800284c:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002850:	4413      	add	r3, r2
 8002852:	b29a      	uxth	r2, r3
 8002854:	7ffb      	ldrb	r3, [r7, #31]
 8002856:	b212      	sxth	r2, r2
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	3320      	adds	r3, #32
 800285c:	443b      	add	r3, r7
 800285e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002862:	7ffb      	ldrb	r3, [r7, #31]
 8002864:	3301      	adds	r3, #1
 8002866:	77fb      	strb	r3, [r7, #31]
 8002868:	7ffb      	ldrb	r3, [r7, #31]
 800286a:	2b02      	cmp	r3, #2
 800286c:	d9e1      	bls.n	8002832 <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 800286e:	7dfb      	ldrb	r3, [r7, #23]
 8002870:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002874:	2b60      	cmp	r3, #96	@ 0x60
 8002876:	d013      	beq.n	80028a0 <LIS3MDL_MagReadXYZ+0xa4>
 8002878:	2b60      	cmp	r3, #96	@ 0x60
 800287a:	dc14      	bgt.n	80028a6 <LIS3MDL_MagReadXYZ+0xaa>
 800287c:	2b40      	cmp	r3, #64	@ 0x40
 800287e:	d00c      	beq.n	800289a <LIS3MDL_MagReadXYZ+0x9e>
 8002880:	2b40      	cmp	r3, #64	@ 0x40
 8002882:	dc10      	bgt.n	80028a6 <LIS3MDL_MagReadXYZ+0xaa>
 8002884:	2b00      	cmp	r3, #0
 8002886:	d002      	beq.n	800288e <LIS3MDL_MagReadXYZ+0x92>
 8002888:	2b20      	cmp	r3, #32
 800288a:	d003      	beq.n	8002894 <LIS3MDL_MagReadXYZ+0x98>
 800288c:	e00b      	b.n	80028a6 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800288e:	4b19      	ldr	r3, [pc, #100]	@ (80028f4 <LIS3MDL_MagReadXYZ+0xf8>)
 8002890:	61bb      	str	r3, [r7, #24]
    break;
 8002892:	e008      	b.n	80028a6 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8002894:	4b18      	ldr	r3, [pc, #96]	@ (80028f8 <LIS3MDL_MagReadXYZ+0xfc>)
 8002896:	61bb      	str	r3, [r7, #24]
    break;
 8002898:	e005      	b.n	80028a6 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 800289a:	4b18      	ldr	r3, [pc, #96]	@ (80028fc <LIS3MDL_MagReadXYZ+0x100>)
 800289c:	61bb      	str	r3, [r7, #24]
    break;
 800289e:	e002      	b.n	80028a6 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 80028a0:	4b17      	ldr	r3, [pc, #92]	@ (8002900 <LIS3MDL_MagReadXYZ+0x104>)
 80028a2:	61bb      	str	r3, [r7, #24]
    break;    
 80028a4:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 80028a6:	2300      	movs	r3, #0
 80028a8:	77fb      	strb	r3, [r7, #31]
 80028aa:	e01a      	b.n	80028e2 <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80028ac:	7ffb      	ldrb	r3, [r7, #31]
 80028ae:	005b      	lsls	r3, r3, #1
 80028b0:	3320      	adds	r3, #32
 80028b2:	443b      	add	r3, r7
 80028b4:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80028b8:	ee07 3a90 	vmov	s15, r3
 80028bc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80028c0:	edd7 7a06 	vldr	s15, [r7, #24]
 80028c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c8:	7ffb      	ldrb	r3, [r7, #31]
 80028ca:	005b      	lsls	r3, r3, #1
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	4413      	add	r3, r2
 80028d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80028d4:	ee17 2a90 	vmov	r2, s15
 80028d8:	b212      	sxth	r2, r2
 80028da:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 80028dc:	7ffb      	ldrb	r3, [r7, #31]
 80028de:	3301      	adds	r3, #1
 80028e0:	77fb      	strb	r3, [r7, #31]
 80028e2:	7ffb      	ldrb	r3, [r7, #31]
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d9e1      	bls.n	80028ac <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 80028e8:	bf00      	nop
 80028ea:	bf00      	nop
 80028ec:	3720      	adds	r7, #32
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
 80028f2:	bf00      	nop
 80028f4:	3e0f5c29 	.word	0x3e0f5c29
 80028f8:	3e947ae1 	.word	0x3e947ae1
 80028fc:	3edc28f6 	.word	0x3edc28f6
 8002900:	3f147ae1 	.word	0x3f147ae1

08002904 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 800290e:	88fb      	ldrh	r3, [r7, #6]
 8002910:	4618      	mov	r0, r3
 8002912:	f000 f879 	bl	8002a08 <LPS22HB_Init>
}
 8002916:	bf00      	nop
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}

0800291e <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 800291e:	b580      	push	{r7, lr}
 8002920:	b084      	sub	sp, #16
 8002922:	af00      	add	r7, sp, #0
 8002924:	4603      	mov	r3, r0
 8002926:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002928:	2300      	movs	r3, #0
 800292a:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 800292c:	f7fe fe42 	bl	80015b4 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8002930:	88fb      	ldrh	r3, [r7, #6]
 8002932:	b2db      	uxtb	r3, r3
 8002934:	210f      	movs	r1, #15
 8002936:	4618      	mov	r0, r3
 8002938:	f7fe fe60 	bl	80015fc <SENSOR_IO_Read>
 800293c:	4603      	mov	r3, r0
 800293e:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8002940:	7bfb      	ldrb	r3, [r7, #15]
}
 8002942:	4618      	mov	r0, r3
 8002944:	3710      	adds	r7, #16
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
	...

0800294c <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 800294c:	b590      	push	{r4, r7, lr}
 800294e:	b087      	sub	sp, #28
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8002956:	2300      	movs	r3, #0
 8002958:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 800295a:	2300      	movs	r3, #0
 800295c:	74fb      	strb	r3, [r7, #19]
 800295e:	e013      	b.n	8002988 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8002960:	88fb      	ldrh	r3, [r7, #6]
 8002962:	b2da      	uxtb	r2, r3
 8002964:	7cfb      	ldrb	r3, [r7, #19]
 8002966:	3328      	adds	r3, #40	@ 0x28
 8002968:	b2db      	uxtb	r3, r3
 800296a:	7cfc      	ldrb	r4, [r7, #19]
 800296c:	4619      	mov	r1, r3
 800296e:	4610      	mov	r0, r2
 8002970:	f7fe fe44 	bl	80015fc <SENSOR_IO_Read>
 8002974:	4603      	mov	r3, r0
 8002976:	461a      	mov	r2, r3
 8002978:	f104 0318 	add.w	r3, r4, #24
 800297c:	443b      	add	r3, r7
 800297e:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8002982:	7cfb      	ldrb	r3, [r7, #19]
 8002984:	3301      	adds	r3, #1
 8002986:	74fb      	strb	r3, [r7, #19]
 8002988:	7cfb      	ldrb	r3, [r7, #19]
 800298a:	2b02      	cmp	r3, #2
 800298c:	d9e8      	bls.n	8002960 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 800298e:	2300      	movs	r3, #0
 8002990:	74fb      	strb	r3, [r7, #19]
 8002992:	e00f      	b.n	80029b4 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8002994:	7cfb      	ldrb	r3, [r7, #19]
 8002996:	3318      	adds	r3, #24
 8002998:	443b      	add	r3, r7
 800299a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800299e:	461a      	mov	r2, r3
 80029a0:	7cfb      	ldrb	r3, [r7, #19]
 80029a2:	00db      	lsls	r3, r3, #3
 80029a4:	fa02 f303 	lsl.w	r3, r2, r3
 80029a8:	697a      	ldr	r2, [r7, #20]
 80029aa:	4313      	orrs	r3, r2
 80029ac:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 80029ae:	7cfb      	ldrb	r3, [r7, #19]
 80029b0:	3301      	adds	r3, #1
 80029b2:	74fb      	strb	r3, [r7, #19]
 80029b4:	7cfb      	ldrb	r3, [r7, #19]
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d9ec      	bls.n	8002994 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d003      	beq.n	80029cc <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80029ca:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2264      	movs	r2, #100	@ 0x64
 80029d4:	fb02 f303 	mul.w	r3, r2, r3
 80029d8:	2b00      	cmp	r3, #0
 80029da:	da01      	bge.n	80029e0 <LPS22HB_P_ReadPressure+0x94>
 80029dc:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80029e0:	131b      	asrs	r3, r3, #12
 80029e2:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	ee07 3a90 	vmov	s15, r3
 80029ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80029ee:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002a04 <LPS22HB_P_ReadPressure+0xb8>
 80029f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80029f6:	eef0 7a66 	vmov.f32	s15, s13
}
 80029fa:	eeb0 0a67 	vmov.f32	s0, s15
 80029fe:	371c      	adds	r7, #28
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd90      	pop	{r4, r7, pc}
 8002a04:	42c80000 	.word	0x42c80000

08002a08 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8002a12:	88fb      	ldrh	r3, [r7, #6]
 8002a14:	b2db      	uxtb	r3, r3
 8002a16:	211a      	movs	r1, #26
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fe fdef 	bl	80015fc <SENSOR_IO_Read>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
 8002a24:	f023 0301 	bic.w	r3, r3, #1
 8002a28:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	f043 0301 	orr.w	r3, r3, #1
 8002a30:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8002a32:	88fb      	ldrh	r3, [r7, #6]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	7bfa      	ldrb	r2, [r7, #15]
 8002a38:	211a      	movs	r1, #26
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7fe fdc4 	bl	80015c8 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8002a40:	88fb      	ldrh	r3, [r7, #6]
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2110      	movs	r1, #16
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe fdd8 	bl	80015fc <SENSOR_IO_Read>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8002a50:	7bfb      	ldrb	r3, [r7, #15]
 8002a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a56:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8002a58:	7bfb      	ldrb	r3, [r7, #15]
 8002a5a:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 8002a5e:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	f023 0302 	bic.w	r3, r3, #2
 8002a66:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8002a68:	7bfb      	ldrb	r3, [r7, #15]
 8002a6a:	f043 0302 	orr.w	r3, r3, #2
 8002a6e:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8002a70:	88fb      	ldrh	r3, [r7, #6]
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	7bfa      	ldrb	r2, [r7, #15]
 8002a76:	2110      	movs	r1, #16
 8002a78:	4618      	mov	r0, r3
 8002a7a:	f7fe fda5 	bl	80015c8 <SENSOR_IO_Write>
}  
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002a86:	b580      	push	{r7, lr}
 8002a88:	b084      	sub	sp, #16
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002a90:	2300      	movs	r3, #0
 8002a92:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002a94:	2110      	movs	r1, #16
 8002a96:	20d4      	movs	r0, #212	@ 0xd4
 8002a98:	f7fe fdb0 	bl	80015fc <SENSOR_IO_Read>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8002aa0:	88fb      	ldrh	r3, [r7, #6]
 8002aa2:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002aa4:	7bbb      	ldrb	r3, [r7, #14]
 8002aa6:	f003 0303 	and.w	r3, r3, #3
 8002aaa:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002aac:	7bba      	ldrb	r2, [r7, #14]
 8002aae:	7bfb      	ldrb	r3, [r7, #15]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002ab4:	7bbb      	ldrb	r3, [r7, #14]
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	2110      	movs	r1, #16
 8002aba:	20d4      	movs	r0, #212	@ 0xd4
 8002abc:	f7fe fd84 	bl	80015c8 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8002ac0:	2112      	movs	r1, #18
 8002ac2:	20d4      	movs	r0, #212	@ 0xd4
 8002ac4:	f7fe fd9a 	bl	80015fc <SENSOR_IO_Read>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002acc:	88fb      	ldrh	r3, [r7, #6]
 8002ace:	0a1b      	lsrs	r3, r3, #8
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002ad4:	7bbb      	ldrb	r3, [r7, #14]
 8002ad6:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8002ada:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8002adc:	7bba      	ldrb	r2, [r7, #14]
 8002ade:	7bfb      	ldrb	r3, [r7, #15]
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002ae4:	7bbb      	ldrb	r3, [r7, #14]
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2112      	movs	r1, #18
 8002aea:	20d4      	movs	r0, #212	@ 0xd4
 8002aec:	f7fe fd6c 	bl	80015c8 <SENSOR_IO_Write>
}
 8002af0:	bf00      	nop
 8002af2:	3710      	adds	r7, #16
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd80      	pop	{r7, pc}

08002af8 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002afe:	2300      	movs	r3, #0
 8002b00:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002b02:	2110      	movs	r1, #16
 8002b04:	20d4      	movs	r0, #212	@ 0xd4
 8002b06:	f7fe fd79 	bl	80015fc <SENSOR_IO_Read>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8002b0e:	79fb      	ldrb	r3, [r7, #7]
 8002b10:	f003 030f 	and.w	r3, r3, #15
 8002b14:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	461a      	mov	r2, r3
 8002b1a:	2110      	movs	r1, #16
 8002b1c:	20d4      	movs	r0, #212	@ 0xd4
 8002b1e:	f7fe fd53 	bl	80015c8 <SENSOR_IO_Write>
}
 8002b22:	bf00      	nop
 8002b24:	3708      	adds	r7, #8
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8002b2e:	f7fe fd41 	bl	80015b4 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8002b32:	210f      	movs	r1, #15
 8002b34:	20d4      	movs	r0, #212	@ 0xd4
 8002b36:	f7fe fd61 	bl	80015fc <SENSOR_IO_Read>
 8002b3a:	4603      	mov	r3, r0
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	bd80      	pop	{r7, pc}

08002b40 <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b084      	sub	sp, #16
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8002b4e:	2115      	movs	r1, #21
 8002b50:	20d4      	movs	r0, #212	@ 0xd4
 8002b52:	f7fe fd53 	bl	80015fc <SENSOR_IO_Read>
 8002b56:	4603      	mov	r3, r0
 8002b58:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	f023 0310 	bic.w	r3, r3, #16
 8002b60:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8002b62:	88fb      	ldrh	r3, [r7, #6]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d003      	beq.n	8002b70 <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
 8002b6a:	f043 0310 	orr.w	r3, r3, #16
 8002b6e:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8002b70:	7bfb      	ldrb	r3, [r7, #15]
 8002b72:	461a      	mov	r2, r3
 8002b74:	2115      	movs	r1, #21
 8002b76:	20d4      	movs	r0, #212	@ 0xd4
 8002b78:	f7fe fd26 	bl	80015c8 <SENSOR_IO_Write>
}
 8002b7c:	bf00      	nop
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b088      	sub	sp, #32
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8002b90:	2300      	movs	r3, #0
 8002b92:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002b94:	f04f 0300 	mov.w	r3, #0
 8002b98:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002b9a:	2110      	movs	r1, #16
 8002b9c:	20d4      	movs	r0, #212	@ 0xd4
 8002b9e:	f7fe fd2d 	bl	80015fc <SENSOR_IO_Read>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002ba6:	f107 0208 	add.w	r2, r7, #8
 8002baa:	2306      	movs	r3, #6
 8002bac:	2128      	movs	r1, #40	@ 0x28
 8002bae:	20d4      	movs	r0, #212	@ 0xd4
 8002bb0:	f7fe fd42 	bl	8001638 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	77fb      	strb	r3, [r7, #31]
 8002bb8:	e01a      	b.n	8002bf0 <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002bba:	7ffb      	ldrb	r3, [r7, #31]
 8002bbc:	005b      	lsls	r3, r3, #1
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	3320      	adds	r3, #32
 8002bc2:	443b      	add	r3, r7
 8002bc4:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002bc8:	021b      	lsls	r3, r3, #8
 8002bca:	b29b      	uxth	r3, r3
 8002bcc:	7ffa      	ldrb	r2, [r7, #31]
 8002bce:	0052      	lsls	r2, r2, #1
 8002bd0:	3220      	adds	r2, #32
 8002bd2:	443a      	add	r2, r7
 8002bd4:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002bd8:	4413      	add	r3, r2
 8002bda:	b29a      	uxth	r2, r3
 8002bdc:	7ffb      	ldrb	r3, [r7, #31]
 8002bde:	b212      	sxth	r2, r2
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	3320      	adds	r3, #32
 8002be4:	443b      	add	r3, r7
 8002be6:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002bea:	7ffb      	ldrb	r3, [r7, #31]
 8002bec:	3301      	adds	r3, #1
 8002bee:	77fb      	strb	r3, [r7, #31]
 8002bf0:	7ffb      	ldrb	r3, [r7, #31]
 8002bf2:	2b02      	cmp	r3, #2
 8002bf4:	d9e1      	bls.n	8002bba <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002bf6:	7dfb      	ldrb	r3, [r7, #23]
 8002bf8:	f003 030c 	and.w	r3, r3, #12
 8002bfc:	2b0c      	cmp	r3, #12
 8002bfe:	d829      	bhi.n	8002c54 <LSM6DSL_AccReadXYZ+0xd0>
 8002c00:	a201      	add	r2, pc, #4	@ (adr r2, 8002c08 <LSM6DSL_AccReadXYZ+0x84>)
 8002c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c06:	bf00      	nop
 8002c08:	08002c3d 	.word	0x08002c3d
 8002c0c:	08002c55 	.word	0x08002c55
 8002c10:	08002c55 	.word	0x08002c55
 8002c14:	08002c55 	.word	0x08002c55
 8002c18:	08002c4f 	.word	0x08002c4f
 8002c1c:	08002c55 	.word	0x08002c55
 8002c20:	08002c55 	.word	0x08002c55
 8002c24:	08002c55 	.word	0x08002c55
 8002c28:	08002c43 	.word	0x08002c43
 8002c2c:	08002c55 	.word	0x08002c55
 8002c30:	08002c55 	.word	0x08002c55
 8002c34:	08002c55 	.word	0x08002c55
 8002c38:	08002c49 	.word	0x08002c49
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8002c3c:	4b18      	ldr	r3, [pc, #96]	@ (8002ca0 <LSM6DSL_AccReadXYZ+0x11c>)
 8002c3e:	61bb      	str	r3, [r7, #24]
    break;
 8002c40:	e008      	b.n	8002c54 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8002c42:	4b18      	ldr	r3, [pc, #96]	@ (8002ca4 <LSM6DSL_AccReadXYZ+0x120>)
 8002c44:	61bb      	str	r3, [r7, #24]
    break;
 8002c46:	e005      	b.n	8002c54 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8002c48:	4b17      	ldr	r3, [pc, #92]	@ (8002ca8 <LSM6DSL_AccReadXYZ+0x124>)
 8002c4a:	61bb      	str	r3, [r7, #24]
    break;
 8002c4c:	e002      	b.n	8002c54 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8002c4e:	4b17      	ldr	r3, [pc, #92]	@ (8002cac <LSM6DSL_AccReadXYZ+0x128>)
 8002c50:	61bb      	str	r3, [r7, #24]
    break;    
 8002c52:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002c54:	2300      	movs	r3, #0
 8002c56:	77fb      	strb	r3, [r7, #31]
 8002c58:	e01a      	b.n	8002c90 <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002c5a:	7ffb      	ldrb	r3, [r7, #31]
 8002c5c:	005b      	lsls	r3, r3, #1
 8002c5e:	3320      	adds	r3, #32
 8002c60:	443b      	add	r3, r7
 8002c62:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002c66:	ee07 3a90 	vmov	s15, r3
 8002c6a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c6e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c76:	7ffb      	ldrb	r3, [r7, #31]
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c82:	ee17 2a90 	vmov	r2, s15
 8002c86:	b212      	sxth	r2, r2
 8002c88:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002c8a:	7ffb      	ldrb	r3, [r7, #31]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	77fb      	strb	r3, [r7, #31]
 8002c90:	7ffb      	ldrb	r3, [r7, #31]
 8002c92:	2b02      	cmp	r3, #2
 8002c94:	d9e1      	bls.n	8002c5a <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8002c96:	bf00      	nop
 8002c98:	bf00      	nop
 8002c9a:	3720      	adds	r7, #32
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	3d79db23 	.word	0x3d79db23
 8002ca4:	3df9db23 	.word	0x3df9db23
 8002ca8:	3e79db23 	.word	0x3e79db23
 8002cac:	3ef9db23 	.word	0x3ef9db23

08002cb0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002cba:	2003      	movs	r0, #3
 8002cbc:	f000 f8dd 	bl	8002e7a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002cc0:	200f      	movs	r0, #15
 8002cc2:	f7ff faad 	bl	8002220 <HAL_InitTick>
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d002      	beq.n	8002cd2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	71fb      	strb	r3, [r7, #7]
 8002cd0:	e001      	b.n	8002cd6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002cd2:	f7ff fa7d 	bl	80021d0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002cd6:	79fb      	ldrb	r3, [r7, #7]
}
 8002cd8:	4618      	mov	r0, r3
 8002cda:	3708      	adds	r7, #8
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bd80      	pop	{r7, pc}

08002ce0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ce4:	4b06      	ldr	r3, [pc, #24]	@ (8002d00 <HAL_IncTick+0x20>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	4b06      	ldr	r3, [pc, #24]	@ (8002d04 <HAL_IncTick+0x24>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	4413      	add	r3, r2
 8002cf0:	4a04      	ldr	r2, [pc, #16]	@ (8002d04 <HAL_IncTick+0x24>)
 8002cf2:	6013      	str	r3, [r2, #0]
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	2000008c 	.word	0x2000008c
 8002d04:	20000600 	.word	0x20000600

08002d08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  return uwTick;
 8002d0c:	4b03      	ldr	r3, [pc, #12]	@ (8002d1c <HAL_GetTick+0x14>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	46bd      	mov	sp, r7
 8002d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d18:	4770      	bx	lr
 8002d1a:	bf00      	nop
 8002d1c:	20000600 	.word	0x20000600

08002d20 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d20:	b480      	push	{r7}
 8002d22:	b085      	sub	sp, #20
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	f003 0307 	and.w	r3, r3, #7
 8002d2e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d30:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d36:	68ba      	ldr	r2, [r7, #8]
 8002d38:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d48:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d50:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d52:	4a04      	ldr	r2, [pc, #16]	@ (8002d64 <__NVIC_SetPriorityGrouping+0x44>)
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	60d3      	str	r3, [r2, #12]
}
 8002d58:	bf00      	nop
 8002d5a:	3714      	adds	r7, #20
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr
 8002d64:	e000ed00 	.word	0xe000ed00

08002d68 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d6c:	4b04      	ldr	r3, [pc, #16]	@ (8002d80 <__NVIC_GetPriorityGrouping+0x18>)
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	0a1b      	lsrs	r3, r3, #8
 8002d72:	f003 0307 	and.w	r3, r3, #7
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b083      	sub	sp, #12
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	db0b      	blt.n	8002dae <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d96:	79fb      	ldrb	r3, [r7, #7]
 8002d98:	f003 021f 	and.w	r2, r3, #31
 8002d9c:	4907      	ldr	r1, [pc, #28]	@ (8002dbc <__NVIC_EnableIRQ+0x38>)
 8002d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	2001      	movs	r0, #1
 8002da6:	fa00 f202 	lsl.w	r2, r0, r2
 8002daa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dae:	bf00      	nop
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr
 8002dba:	bf00      	nop
 8002dbc:	e000e100 	.word	0xe000e100

08002dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b083      	sub	sp, #12
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	6039      	str	r1, [r7, #0]
 8002dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	db0a      	blt.n	8002dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	b2da      	uxtb	r2, r3
 8002dd8:	490c      	ldr	r1, [pc, #48]	@ (8002e0c <__NVIC_SetPriority+0x4c>)
 8002dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dde:	0112      	lsls	r2, r2, #4
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	440b      	add	r3, r1
 8002de4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002de8:	e00a      	b.n	8002e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	b2da      	uxtb	r2, r3
 8002dee:	4908      	ldr	r1, [pc, #32]	@ (8002e10 <__NVIC_SetPriority+0x50>)
 8002df0:	79fb      	ldrb	r3, [r7, #7]
 8002df2:	f003 030f 	and.w	r3, r3, #15
 8002df6:	3b04      	subs	r3, #4
 8002df8:	0112      	lsls	r2, r2, #4
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	440b      	add	r3, r1
 8002dfe:	761a      	strb	r2, [r3, #24]
}
 8002e00:	bf00      	nop
 8002e02:	370c      	adds	r7, #12
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr
 8002e0c:	e000e100 	.word	0xe000e100
 8002e10:	e000ed00 	.word	0xe000ed00

08002e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e14:	b480      	push	{r7}
 8002e16:	b089      	sub	sp, #36	@ 0x24
 8002e18:	af00      	add	r7, sp, #0
 8002e1a:	60f8      	str	r0, [r7, #12]
 8002e1c:	60b9      	str	r1, [r7, #8]
 8002e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	f003 0307 	and.w	r3, r3, #7
 8002e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e28:	69fb      	ldr	r3, [r7, #28]
 8002e2a:	f1c3 0307 	rsb	r3, r3, #7
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	bf28      	it	cs
 8002e32:	2304      	movcs	r3, #4
 8002e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	3304      	adds	r3, #4
 8002e3a:	2b06      	cmp	r3, #6
 8002e3c:	d902      	bls.n	8002e44 <NVIC_EncodePriority+0x30>
 8002e3e:	69fb      	ldr	r3, [r7, #28]
 8002e40:	3b03      	subs	r3, #3
 8002e42:	e000      	b.n	8002e46 <NVIC_EncodePriority+0x32>
 8002e44:	2300      	movs	r3, #0
 8002e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e48:	f04f 32ff 	mov.w	r2, #4294967295
 8002e4c:	69bb      	ldr	r3, [r7, #24]
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	43da      	mvns	r2, r3
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	401a      	ands	r2, r3
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8002e60:	697b      	ldr	r3, [r7, #20]
 8002e62:	fa01 f303 	lsl.w	r3, r1, r3
 8002e66:	43d9      	mvns	r1, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e6c:	4313      	orrs	r3, r2
         );
}
 8002e6e:	4618      	mov	r0, r3
 8002e70:	3724      	adds	r7, #36	@ 0x24
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b082      	sub	sp, #8
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f7ff ff4c 	bl	8002d20 <__NVIC_SetPriorityGrouping>
}
 8002e88:	bf00      	nop
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}

08002e90 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	60b9      	str	r1, [r7, #8]
 8002e9a:	607a      	str	r2, [r7, #4]
 8002e9c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002ea2:	f7ff ff61 	bl	8002d68 <__NVIC_GetPriorityGrouping>
 8002ea6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	68b9      	ldr	r1, [r7, #8]
 8002eac:	6978      	ldr	r0, [r7, #20]
 8002eae:	f7ff ffb1 	bl	8002e14 <NVIC_EncodePriority>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002eb8:	4611      	mov	r1, r2
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff ff80 	bl	8002dc0 <__NVIC_SetPriority>
}
 8002ec0:	bf00      	nop
 8002ec2:	3718      	adds	r7, #24
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b082      	sub	sp, #8
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ed2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff ff54 	bl	8002d84 <__NVIC_EnableIRQ>
}
 8002edc:	bf00      	nop
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}

08002ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b087      	sub	sp, #28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
 8002eec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ef2:	e166      	b.n	80031c2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ef4:	683b      	ldr	r3, [r7, #0]
 8002ef6:	681a      	ldr	r2, [r3, #0]
 8002ef8:	2101      	movs	r1, #1
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	fa01 f303 	lsl.w	r3, r1, r3
 8002f00:	4013      	ands	r3, r2
 8002f02:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	f000 8158 	beq.w	80031bc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f003 0303 	and.w	r3, r3, #3
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d005      	beq.n	8002f24 <HAL_GPIO_Init+0x40>
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	685b      	ldr	r3, [r3, #4]
 8002f1c:	f003 0303 	and.w	r3, r3, #3
 8002f20:	2b02      	cmp	r3, #2
 8002f22:	d130      	bne.n	8002f86 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	689b      	ldr	r3, [r3, #8]
 8002f28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	2203      	movs	r2, #3
 8002f30:	fa02 f303 	lsl.w	r3, r2, r3
 8002f34:	43db      	mvns	r3, r3
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	68da      	ldr	r2, [r3, #12]
 8002f40:	697b      	ldr	r3, [r7, #20]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	693a      	ldr	r2, [r7, #16]
 8002f52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f5a:	2201      	movs	r2, #1
 8002f5c:	697b      	ldr	r3, [r7, #20]
 8002f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f62:	43db      	mvns	r3, r3
 8002f64:	693a      	ldr	r2, [r7, #16]
 8002f66:	4013      	ands	r3, r2
 8002f68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	091b      	lsrs	r3, r3, #4
 8002f70:	f003 0201 	and.w	r2, r3, #1
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	fa02 f303 	lsl.w	r3, r2, r3
 8002f7a:	693a      	ldr	r2, [r7, #16]
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	685b      	ldr	r3, [r3, #4]
 8002f8a:	f003 0303 	and.w	r3, r3, #3
 8002f8e:	2b03      	cmp	r3, #3
 8002f90:	d017      	beq.n	8002fc2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f98:	697b      	ldr	r3, [r7, #20]
 8002f9a:	005b      	lsls	r3, r3, #1
 8002f9c:	2203      	movs	r2, #3
 8002f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa2:	43db      	mvns	r3, r3
 8002fa4:	693a      	ldr	r2, [r7, #16]
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002faa:	683b      	ldr	r3, [r7, #0]
 8002fac:	689a      	ldr	r2, [r3, #8]
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	005b      	lsls	r3, r3, #1
 8002fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb6:	693a      	ldr	r2, [r7, #16]
 8002fb8:	4313      	orrs	r3, r2
 8002fba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	693a      	ldr	r2, [r7, #16]
 8002fc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	685b      	ldr	r3, [r3, #4]
 8002fc6:	f003 0303 	and.w	r3, r3, #3
 8002fca:	2b02      	cmp	r3, #2
 8002fcc:	d123      	bne.n	8003016 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	08da      	lsrs	r2, r3, #3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	3208      	adds	r2, #8
 8002fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fda:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	f003 0307 	and.w	r3, r3, #7
 8002fe2:	009b      	lsls	r3, r3, #2
 8002fe4:	220f      	movs	r2, #15
 8002fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fea:	43db      	mvns	r3, r3
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	4013      	ands	r3, r2
 8002ff0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	691a      	ldr	r2, [r3, #16]
 8002ff6:	697b      	ldr	r3, [r7, #20]
 8002ff8:	f003 0307 	and.w	r3, r3, #7
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	4313      	orrs	r3, r2
 8003006:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	08da      	lsrs	r2, r3, #3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3208      	adds	r2, #8
 8003010:	6939      	ldr	r1, [r7, #16]
 8003012:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	2203      	movs	r2, #3
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43db      	mvns	r3, r3
 8003028:	693a      	ldr	r2, [r7, #16]
 800302a:	4013      	ands	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 0203 	and.w	r2, r3, #3
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	4313      	orrs	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003052:	2b00      	cmp	r3, #0
 8003054:	f000 80b2 	beq.w	80031bc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003058:	4b61      	ldr	r3, [pc, #388]	@ (80031e0 <HAL_GPIO_Init+0x2fc>)
 800305a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800305c:	4a60      	ldr	r2, [pc, #384]	@ (80031e0 <HAL_GPIO_Init+0x2fc>)
 800305e:	f043 0301 	orr.w	r3, r3, #1
 8003062:	6613      	str	r3, [r2, #96]	@ 0x60
 8003064:	4b5e      	ldr	r3, [pc, #376]	@ (80031e0 <HAL_GPIO_Init+0x2fc>)
 8003066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003068:	f003 0301 	and.w	r3, r3, #1
 800306c:	60bb      	str	r3, [r7, #8]
 800306e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003070:	4a5c      	ldr	r2, [pc, #368]	@ (80031e4 <HAL_GPIO_Init+0x300>)
 8003072:	697b      	ldr	r3, [r7, #20]
 8003074:	089b      	lsrs	r3, r3, #2
 8003076:	3302      	adds	r3, #2
 8003078:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800307c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800307e:	697b      	ldr	r3, [r7, #20]
 8003080:	f003 0303 	and.w	r3, r3, #3
 8003084:	009b      	lsls	r3, r3, #2
 8003086:	220f      	movs	r2, #15
 8003088:	fa02 f303 	lsl.w	r3, r2, r3
 800308c:	43db      	mvns	r3, r3
 800308e:	693a      	ldr	r2, [r7, #16]
 8003090:	4013      	ands	r3, r2
 8003092:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800309a:	d02b      	beq.n	80030f4 <HAL_GPIO_Init+0x210>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	4a52      	ldr	r2, [pc, #328]	@ (80031e8 <HAL_GPIO_Init+0x304>)
 80030a0:	4293      	cmp	r3, r2
 80030a2:	d025      	beq.n	80030f0 <HAL_GPIO_Init+0x20c>
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	4a51      	ldr	r2, [pc, #324]	@ (80031ec <HAL_GPIO_Init+0x308>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d01f      	beq.n	80030ec <HAL_GPIO_Init+0x208>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a50      	ldr	r2, [pc, #320]	@ (80031f0 <HAL_GPIO_Init+0x30c>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d019      	beq.n	80030e8 <HAL_GPIO_Init+0x204>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	4a4f      	ldr	r2, [pc, #316]	@ (80031f4 <HAL_GPIO_Init+0x310>)
 80030b8:	4293      	cmp	r3, r2
 80030ba:	d013      	beq.n	80030e4 <HAL_GPIO_Init+0x200>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	4a4e      	ldr	r2, [pc, #312]	@ (80031f8 <HAL_GPIO_Init+0x314>)
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d00d      	beq.n	80030e0 <HAL_GPIO_Init+0x1fc>
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	4a4d      	ldr	r2, [pc, #308]	@ (80031fc <HAL_GPIO_Init+0x318>)
 80030c8:	4293      	cmp	r3, r2
 80030ca:	d007      	beq.n	80030dc <HAL_GPIO_Init+0x1f8>
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a4c      	ldr	r2, [pc, #304]	@ (8003200 <HAL_GPIO_Init+0x31c>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d101      	bne.n	80030d8 <HAL_GPIO_Init+0x1f4>
 80030d4:	2307      	movs	r3, #7
 80030d6:	e00e      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030d8:	2308      	movs	r3, #8
 80030da:	e00c      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030dc:	2306      	movs	r3, #6
 80030de:	e00a      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030e0:	2305      	movs	r3, #5
 80030e2:	e008      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030e4:	2304      	movs	r3, #4
 80030e6:	e006      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030e8:	2303      	movs	r3, #3
 80030ea:	e004      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030ec:	2302      	movs	r3, #2
 80030ee:	e002      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030f0:	2301      	movs	r3, #1
 80030f2:	e000      	b.n	80030f6 <HAL_GPIO_Init+0x212>
 80030f4:	2300      	movs	r3, #0
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	f002 0203 	and.w	r2, r2, #3
 80030fc:	0092      	lsls	r2, r2, #2
 80030fe:	4093      	lsls	r3, r2
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003106:	4937      	ldr	r1, [pc, #220]	@ (80031e4 <HAL_GPIO_Init+0x300>)
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	089b      	lsrs	r3, r3, #2
 800310c:	3302      	adds	r3, #2
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003114:	4b3b      	ldr	r3, [pc, #236]	@ (8003204 <HAL_GPIO_Init+0x320>)
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	43db      	mvns	r3, r3
 800311e:	693a      	ldr	r2, [r7, #16]
 8003120:	4013      	ands	r3, r2
 8003122:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800312c:	2b00      	cmp	r3, #0
 800312e:	d003      	beq.n	8003138 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	4313      	orrs	r3, r2
 8003136:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003138:	4a32      	ldr	r2, [pc, #200]	@ (8003204 <HAL_GPIO_Init+0x320>)
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800313e:	4b31      	ldr	r3, [pc, #196]	@ (8003204 <HAL_GPIO_Init+0x320>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	43db      	mvns	r3, r3
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	4013      	ands	r3, r2
 800314c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d003      	beq.n	8003162 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800315a:	693a      	ldr	r2, [r7, #16]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4313      	orrs	r3, r2
 8003160:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003162:	4a28      	ldr	r2, [pc, #160]	@ (8003204 <HAL_GPIO_Init+0x320>)
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003168:	4b26      	ldr	r3, [pc, #152]	@ (8003204 <HAL_GPIO_Init+0x320>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	43db      	mvns	r3, r3
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	4013      	ands	r3, r2
 8003176:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d003      	beq.n	800318c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	4313      	orrs	r3, r2
 800318a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800318c:	4a1d      	ldr	r2, [pc, #116]	@ (8003204 <HAL_GPIO_Init+0x320>)
 800318e:	693b      	ldr	r3, [r7, #16]
 8003190:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003192:	4b1c      	ldr	r3, [pc, #112]	@ (8003204 <HAL_GPIO_Init+0x320>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	43db      	mvns	r3, r3
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	4013      	ands	r3, r2
 80031a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d003      	beq.n	80031b6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80031ae:	693a      	ldr	r2, [r7, #16]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4313      	orrs	r3, r2
 80031b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80031b6:	4a13      	ldr	r2, [pc, #76]	@ (8003204 <HAL_GPIO_Init+0x320>)
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	3301      	adds	r3, #1
 80031c0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031c2:	683b      	ldr	r3, [r7, #0]
 80031c4:	681a      	ldr	r2, [r3, #0]
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	fa22 f303 	lsr.w	r3, r2, r3
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	f47f ae91 	bne.w	8002ef4 <HAL_GPIO_Init+0x10>
  }
}
 80031d2:	bf00      	nop
 80031d4:	bf00      	nop
 80031d6:	371c      	adds	r7, #28
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	40021000 	.word	0x40021000
 80031e4:	40010000 	.word	0x40010000
 80031e8:	48000400 	.word	0x48000400
 80031ec:	48000800 	.word	0x48000800
 80031f0:	48000c00 	.word	0x48000c00
 80031f4:	48001000 	.word	0x48001000
 80031f8:	48001400 	.word	0x48001400
 80031fc:	48001800 	.word	0x48001800
 8003200:	48001c00 	.word	0x48001c00
 8003204:	40010400 	.word	0x40010400

08003208 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003212:	2300      	movs	r3, #0
 8003214:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8003216:	e0c9      	b.n	80033ac <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8003218:	2201      	movs	r2, #1
 800321a:	697b      	ldr	r3, [r7, #20]
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	683a      	ldr	r2, [r7, #0]
 8003222:	4013      	ands	r3, r2
 8003224:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	2b00      	cmp	r3, #0
 800322a:	f000 80bc 	beq.w	80033a6 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800322e:	4a66      	ldr	r2, [pc, #408]	@ (80033c8 <HAL_GPIO_DeInit+0x1c0>)
 8003230:	697b      	ldr	r3, [r7, #20]
 8003232:	089b      	lsrs	r3, r3, #2
 8003234:	3302      	adds	r3, #2
 8003236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800323a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f003 0303 	and.w	r3, r3, #3
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	220f      	movs	r2, #15
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	4013      	ands	r3, r2
 800324e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003256:	d02b      	beq.n	80032b0 <HAL_GPIO_DeInit+0xa8>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a5c      	ldr	r2, [pc, #368]	@ (80033cc <HAL_GPIO_DeInit+0x1c4>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d025      	beq.n	80032ac <HAL_GPIO_DeInit+0xa4>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a5b      	ldr	r2, [pc, #364]	@ (80033d0 <HAL_GPIO_DeInit+0x1c8>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d01f      	beq.n	80032a8 <HAL_GPIO_DeInit+0xa0>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	4a5a      	ldr	r2, [pc, #360]	@ (80033d4 <HAL_GPIO_DeInit+0x1cc>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d019      	beq.n	80032a4 <HAL_GPIO_DeInit+0x9c>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	4a59      	ldr	r2, [pc, #356]	@ (80033d8 <HAL_GPIO_DeInit+0x1d0>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d013      	beq.n	80032a0 <HAL_GPIO_DeInit+0x98>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	4a58      	ldr	r2, [pc, #352]	@ (80033dc <HAL_GPIO_DeInit+0x1d4>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d00d      	beq.n	800329c <HAL_GPIO_DeInit+0x94>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4a57      	ldr	r2, [pc, #348]	@ (80033e0 <HAL_GPIO_DeInit+0x1d8>)
 8003284:	4293      	cmp	r3, r2
 8003286:	d007      	beq.n	8003298 <HAL_GPIO_DeInit+0x90>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	4a56      	ldr	r2, [pc, #344]	@ (80033e4 <HAL_GPIO_DeInit+0x1dc>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d101      	bne.n	8003294 <HAL_GPIO_DeInit+0x8c>
 8003290:	2307      	movs	r3, #7
 8003292:	e00e      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 8003294:	2308      	movs	r3, #8
 8003296:	e00c      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 8003298:	2306      	movs	r3, #6
 800329a:	e00a      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 800329c:	2305      	movs	r3, #5
 800329e:	e008      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 80032a0:	2304      	movs	r3, #4
 80032a2:	e006      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 80032a4:	2303      	movs	r3, #3
 80032a6:	e004      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 80032a8:	2302      	movs	r3, #2
 80032aa:	e002      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 80032ac:	2301      	movs	r3, #1
 80032ae:	e000      	b.n	80032b2 <HAL_GPIO_DeInit+0xaa>
 80032b0:	2300      	movs	r3, #0
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	f002 0203 	and.w	r2, r2, #3
 80032b8:	0092      	lsls	r2, r2, #2
 80032ba:	4093      	lsls	r3, r2
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	429a      	cmp	r2, r3
 80032c0:	d132      	bne.n	8003328 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80032c2:	4b49      	ldr	r3, [pc, #292]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	693b      	ldr	r3, [r7, #16]
 80032c8:	43db      	mvns	r3, r3
 80032ca:	4947      	ldr	r1, [pc, #284]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032cc:	4013      	ands	r3, r2
 80032ce:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80032d0:	4b45      	ldr	r3, [pc, #276]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032d2:	685a      	ldr	r2, [r3, #4]
 80032d4:	693b      	ldr	r3, [r7, #16]
 80032d6:	43db      	mvns	r3, r3
 80032d8:	4943      	ldr	r1, [pc, #268]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032da:	4013      	ands	r3, r2
 80032dc:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80032de:	4b42      	ldr	r3, [pc, #264]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032e0:	68da      	ldr	r2, [r3, #12]
 80032e2:	693b      	ldr	r3, [r7, #16]
 80032e4:	43db      	mvns	r3, r3
 80032e6:	4940      	ldr	r1, [pc, #256]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032e8:	4013      	ands	r3, r2
 80032ea:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80032ec:	4b3e      	ldr	r3, [pc, #248]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	693b      	ldr	r3, [r7, #16]
 80032f2:	43db      	mvns	r3, r3
 80032f4:	493c      	ldr	r1, [pc, #240]	@ (80033e8 <HAL_GPIO_DeInit+0x1e0>)
 80032f6:	4013      	ands	r3, r2
 80032f8:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80032fa:	697b      	ldr	r3, [r7, #20]
 80032fc:	f003 0303 	and.w	r3, r3, #3
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	220f      	movs	r2, #15
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800330a:	4a2f      	ldr	r2, [pc, #188]	@ (80033c8 <HAL_GPIO_DeInit+0x1c0>)
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	089b      	lsrs	r3, r3, #2
 8003310:	3302      	adds	r3, #2
 8003312:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	43da      	mvns	r2, r3
 800331a:	482b      	ldr	r0, [pc, #172]	@ (80033c8 <HAL_GPIO_DeInit+0x1c0>)
 800331c:	697b      	ldr	r3, [r7, #20]
 800331e:	089b      	lsrs	r3, r3, #2
 8003320:	400a      	ands	r2, r1
 8003322:	3302      	adds	r3, #2
 8003324:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	2103      	movs	r1, #3
 8003332:	fa01 f303 	lsl.w	r3, r1, r3
 8003336:	431a      	orrs	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	08da      	lsrs	r2, r3, #3
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	3208      	adds	r2, #8
 8003344:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	f003 0307 	and.w	r3, r3, #7
 800334e:	009b      	lsls	r3, r3, #2
 8003350:	220f      	movs	r2, #15
 8003352:	fa02 f303 	lsl.w	r3, r2, r3
 8003356:	43db      	mvns	r3, r3
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	08d2      	lsrs	r2, r2, #3
 800335c:	4019      	ands	r1, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	3208      	adds	r2, #8
 8003362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	689a      	ldr	r2, [r3, #8]
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	005b      	lsls	r3, r3, #1
 800336e:	2103      	movs	r1, #3
 8003370:	fa01 f303 	lsl.w	r3, r1, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	401a      	ands	r2, r3
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685a      	ldr	r2, [r3, #4]
 8003380:	2101      	movs	r1, #1
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	fa01 f303 	lsl.w	r3, r1, r3
 8003388:	43db      	mvns	r3, r3
 800338a:	401a      	ands	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68da      	ldr	r2, [r3, #12]
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	005b      	lsls	r3, r3, #1
 8003398:	2103      	movs	r1, #3
 800339a:	fa01 f303 	lsl.w	r3, r1, r3
 800339e:	43db      	mvns	r3, r3
 80033a0:	401a      	ands	r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80033a6:	697b      	ldr	r3, [r7, #20]
 80033a8:	3301      	adds	r3, #1
 80033aa:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	fa22 f303 	lsr.w	r3, r2, r3
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	f47f af2f 	bne.w	8003218 <HAL_GPIO_DeInit+0x10>
  }
}
 80033ba:	bf00      	nop
 80033bc:	bf00      	nop
 80033be:	371c      	adds	r7, #28
 80033c0:	46bd      	mov	sp, r7
 80033c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c6:	4770      	bx	lr
 80033c8:	40010000 	.word	0x40010000
 80033cc:	48000400 	.word	0x48000400
 80033d0:	48000800 	.word	0x48000800
 80033d4:	48000c00 	.word	0x48000c00
 80033d8:	48001000 	.word	0x48001000
 80033dc:	48001400 	.word	0x48001400
 80033e0:	48001800 	.word	0x48001800
 80033e4:	48001c00 	.word	0x48001c00
 80033e8:	40010400 	.word	0x40010400

080033ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b085      	sub	sp, #20
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	460b      	mov	r3, r1
 80033f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	887b      	ldrh	r3, [r7, #2]
 80033fe:	4013      	ands	r3, r2
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003404:	2301      	movs	r3, #1
 8003406:	73fb      	strb	r3, [r7, #15]
 8003408:	e001      	b.n	800340e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800340a:	2300      	movs	r3, #0
 800340c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800340e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003410:	4618      	mov	r0, r3
 8003412:	3714      	adds	r7, #20
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	460b      	mov	r3, r1
 8003426:	807b      	strh	r3, [r7, #2]
 8003428:	4613      	mov	r3, r2
 800342a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800342c:	787b      	ldrb	r3, [r7, #1]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d003      	beq.n	800343a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003432:	887a      	ldrh	r2, [r7, #2]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003438:	e002      	b.n	8003440 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800343a:	887a      	ldrh	r2, [r7, #2]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	4603      	mov	r3, r0
 8003454:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003456:	4b08      	ldr	r3, [pc, #32]	@ (8003478 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003458:	695a      	ldr	r2, [r3, #20]
 800345a:	88fb      	ldrh	r3, [r7, #6]
 800345c:	4013      	ands	r3, r2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d006      	beq.n	8003470 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003462:	4a05      	ldr	r2, [pc, #20]	@ (8003478 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003464:	88fb      	ldrh	r3, [r7, #6]
 8003466:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003468:	88fb      	ldrh	r3, [r7, #6]
 800346a:	4618      	mov	r0, r3
 800346c:	f000 f806 	bl	800347c <HAL_GPIO_EXTI_Callback>
  }
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40010400 	.word	0x40010400

0800347c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800347c:	b480      	push	{r7}
 800347e:	b083      	sub	sp, #12
 8003480:	af00      	add	r7, sp, #0
 8003482:	4603      	mov	r3, r0
 8003484:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003486:	bf00      	nop
 8003488:	370c      	adds	r7, #12
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr

08003492 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003492:	b580      	push	{r7, lr}
 8003494:	b082      	sub	sp, #8
 8003496:	af00      	add	r7, sp, #0
 8003498:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d101      	bne.n	80034a4 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e08d      	b.n	80035c0 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d106      	bne.n	80034be <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80034b8:	6878      	ldr	r0, [r7, #4]
 80034ba:	f7fd fd83 	bl	8000fc4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2224      	movs	r2, #36	@ 0x24
 80034c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	681a      	ldr	r2, [r3, #0]
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f022 0201 	bic.w	r2, r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80034e2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	689a      	ldr	r2, [r3, #8]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80034f2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	2b01      	cmp	r3, #1
 80034fa:	d107      	bne.n	800350c <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	689a      	ldr	r2, [r3, #8]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003508:	609a      	str	r2, [r3, #8]
 800350a:	e006      	b.n	800351a <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	689a      	ldr	r2, [r3, #8]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003518:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	68db      	ldr	r3, [r3, #12]
 800351e:	2b02      	cmp	r3, #2
 8003520:	d108      	bne.n	8003534 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003530:	605a      	str	r2, [r3, #4]
 8003532:	e007      	b.n	8003544 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	685a      	ldr	r2, [r3, #4]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003542:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	6812      	ldr	r2, [r2, #0]
 800354e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003552:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003556:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	68da      	ldr	r2, [r3, #12]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003566:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691a      	ldr	r2, [r3, #16]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	695b      	ldr	r3, [r3, #20]
 8003570:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	699b      	ldr	r3, [r3, #24]
 8003578:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	430a      	orrs	r2, r1
 8003580:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	69d9      	ldr	r1, [r3, #28]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a1a      	ldr	r2, [r3, #32]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f042 0201 	orr.w	r2, r2, #1
 80035a0:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	2200      	movs	r2, #0
 80035a6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2220      	movs	r2, #32
 80035ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d101      	bne.n	80035da <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80035d6:	2301      	movs	r3, #1
 80035d8:	e021      	b.n	800361e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2224      	movs	r2, #36	@ 0x24
 80035de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f022 0201 	bic.w	r2, r2, #1
 80035f0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7fd fd44 	bl	8001080 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2200      	movs	r2, #0
 800360a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2200      	movs	r2, #0
 8003618:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3708      	adds	r7, #8
 8003622:	46bd      	mov	sp, r7
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b088      	sub	sp, #32
 800362c:	af02      	add	r7, sp, #8
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	4608      	mov	r0, r1
 8003632:	4611      	mov	r1, r2
 8003634:	461a      	mov	r2, r3
 8003636:	4603      	mov	r3, r0
 8003638:	817b      	strh	r3, [r7, #10]
 800363a:	460b      	mov	r3, r1
 800363c:	813b      	strh	r3, [r7, #8]
 800363e:	4613      	mov	r3, r2
 8003640:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b20      	cmp	r3, #32
 800364c:	f040 80f9 	bne.w	8003842 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003650:	6a3b      	ldr	r3, [r7, #32]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d002      	beq.n	800365c <HAL_I2C_Mem_Write+0x34>
 8003656:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003658:	2b00      	cmp	r3, #0
 800365a:	d105      	bne.n	8003668 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003662:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003664:	2301      	movs	r3, #1
 8003666:	e0ed      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800366e:	2b01      	cmp	r3, #1
 8003670:	d101      	bne.n	8003676 <HAL_I2C_Mem_Write+0x4e>
 8003672:	2302      	movs	r3, #2
 8003674:	e0e6      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	2201      	movs	r2, #1
 800367a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800367e:	f7ff fb43 	bl	8002d08 <HAL_GetTick>
 8003682:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003684:	697b      	ldr	r3, [r7, #20]
 8003686:	9300      	str	r3, [sp, #0]
 8003688:	2319      	movs	r3, #25
 800368a:	2201      	movs	r2, #1
 800368c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 fac3 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003696:	4603      	mov	r3, r0
 8003698:	2b00      	cmp	r3, #0
 800369a:	d001      	beq.n	80036a0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e0d1      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2221      	movs	r2, #33	@ 0x21
 80036a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2240      	movs	r2, #64	@ 0x40
 80036ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	2200      	movs	r2, #0
 80036b4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a3a      	ldr	r2, [r7, #32]
 80036ba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	2200      	movs	r2, #0
 80036c6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036c8:	88f8      	ldrh	r0, [r7, #6]
 80036ca:	893a      	ldrh	r2, [r7, #8]
 80036cc:	8979      	ldrh	r1, [r7, #10]
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	9301      	str	r3, [sp, #4]
 80036d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036d4:	9300      	str	r3, [sp, #0]
 80036d6:	4603      	mov	r3, r0
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 f9d3 	bl	8003a84 <I2C_RequestMemoryWrite>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d005      	beq.n	80036f0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e0a9      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2bff      	cmp	r3, #255	@ 0xff
 80036f8:	d90e      	bls.n	8003718 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	22ff      	movs	r2, #255	@ 0xff
 80036fe:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003704:	b2da      	uxtb	r2, r3
 8003706:	8979      	ldrh	r1, [r7, #10]
 8003708:	2300      	movs	r3, #0
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003710:	68f8      	ldr	r0, [r7, #12]
 8003712:	f000 fc47 	bl	8003fa4 <I2C_TransferConfig>
 8003716:	e00f      	b.n	8003738 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800371c:	b29a      	uxth	r2, r3
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003726:	b2da      	uxtb	r2, r3
 8003728:	8979      	ldrh	r1, [r7, #10]
 800372a:	2300      	movs	r3, #0
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 fc36 	bl	8003fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003738:	697a      	ldr	r2, [r7, #20]
 800373a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800373c:	68f8      	ldr	r0, [r7, #12]
 800373e:	f000 fac6 	bl	8003cce <I2C_WaitOnTXISFlagUntilTimeout>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d001      	beq.n	800374c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e07b      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003750:	781a      	ldrb	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800375c:	1c5a      	adds	r2, r3, #1
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003766:	b29b      	uxth	r3, r3
 8003768:	3b01      	subs	r3, #1
 800376a:	b29a      	uxth	r2, r3
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003774:	3b01      	subs	r3, #1
 8003776:	b29a      	uxth	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003780:	b29b      	uxth	r3, r3
 8003782:	2b00      	cmp	r3, #0
 8003784:	d034      	beq.n	80037f0 <HAL_I2C_Mem_Write+0x1c8>
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800378a:	2b00      	cmp	r3, #0
 800378c:	d130      	bne.n	80037f0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003794:	2200      	movs	r2, #0
 8003796:	2180      	movs	r1, #128	@ 0x80
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 fa3f 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e04d      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	2bff      	cmp	r3, #255	@ 0xff
 80037b0:	d90e      	bls.n	80037d0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	22ff      	movs	r2, #255	@ 0xff
 80037b6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	8979      	ldrh	r1, [r7, #10]
 80037c0:	2300      	movs	r3, #0
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 fbeb 	bl	8003fa4 <I2C_TransferConfig>
 80037ce:	e00f      	b.n	80037f0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037d4:	b29a      	uxth	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	8979      	ldrh	r1, [r7, #10]
 80037e2:	2300      	movs	r3, #0
 80037e4:	9300      	str	r3, [sp, #0]
 80037e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80037ea:	68f8      	ldr	r0, [r7, #12]
 80037ec:	f000 fbda 	bl	8003fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d19e      	bne.n	8003738 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037fa:	697a      	ldr	r2, [r7, #20]
 80037fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 faac 	bl	8003d5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e01a      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2220      	movs	r2, #32
 8003814:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6859      	ldr	r1, [r3, #4]
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681a      	ldr	r2, [r3, #0]
 8003820:	4b0a      	ldr	r3, [pc, #40]	@ (800384c <HAL_I2C_Mem_Write+0x224>)
 8003822:	400b      	ands	r3, r1
 8003824:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2220      	movs	r2, #32
 800382a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800383e:	2300      	movs	r3, #0
 8003840:	e000      	b.n	8003844 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003842:	2302      	movs	r3, #2
  }
}
 8003844:	4618      	mov	r0, r3
 8003846:	3718      	adds	r7, #24
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}
 800384c:	fe00e800 	.word	0xfe00e800

08003850 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b088      	sub	sp, #32
 8003854:	af02      	add	r7, sp, #8
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	4608      	mov	r0, r1
 800385a:	4611      	mov	r1, r2
 800385c:	461a      	mov	r2, r3
 800385e:	4603      	mov	r3, r0
 8003860:	817b      	strh	r3, [r7, #10]
 8003862:	460b      	mov	r3, r1
 8003864:	813b      	strh	r3, [r7, #8]
 8003866:	4613      	mov	r3, r2
 8003868:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b20      	cmp	r3, #32
 8003874:	f040 80fd 	bne.w	8003a72 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003878:	6a3b      	ldr	r3, [r7, #32]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d002      	beq.n	8003884 <HAL_I2C_Mem_Read+0x34>
 800387e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003880:	2b00      	cmp	r3, #0
 8003882:	d105      	bne.n	8003890 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800388a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800388c:	2301      	movs	r3, #1
 800388e:	e0f1      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003896:	2b01      	cmp	r3, #1
 8003898:	d101      	bne.n	800389e <HAL_I2C_Mem_Read+0x4e>
 800389a:	2302      	movs	r3, #2
 800389c:	e0ea      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	2201      	movs	r2, #1
 80038a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80038a6:	f7ff fa2f 	bl	8002d08 <HAL_GetTick>
 80038aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	2319      	movs	r3, #25
 80038b2:	2201      	movs	r2, #1
 80038b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80038b8:	68f8      	ldr	r0, [r7, #12]
 80038ba:	f000 f9af 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 80038be:	4603      	mov	r3, r0
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d001      	beq.n	80038c8 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e0d5      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2222      	movs	r2, #34	@ 0x22
 80038cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2240      	movs	r2, #64	@ 0x40
 80038d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2200      	movs	r2, #0
 80038dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	6a3a      	ldr	r2, [r7, #32]
 80038e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80038e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80038f0:	88f8      	ldrh	r0, [r7, #6]
 80038f2:	893a      	ldrh	r2, [r7, #8]
 80038f4:	8979      	ldrh	r1, [r7, #10]
 80038f6:	697b      	ldr	r3, [r7, #20]
 80038f8:	9301      	str	r3, [sp, #4]
 80038fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80038fc:	9300      	str	r3, [sp, #0]
 80038fe:	4603      	mov	r3, r0
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f000 f913 	bl	8003b2c <I2C_RequestMemoryRead>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d005      	beq.n	8003918 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003914:	2301      	movs	r3, #1
 8003916:	e0ad      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800391c:	b29b      	uxth	r3, r3
 800391e:	2bff      	cmp	r3, #255	@ 0xff
 8003920:	d90e      	bls.n	8003940 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2201      	movs	r2, #1
 8003926:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800392c:	b2da      	uxtb	r2, r3
 800392e:	8979      	ldrh	r1, [r7, #10]
 8003930:	4b52      	ldr	r3, [pc, #328]	@ (8003a7c <HAL_I2C_Mem_Read+0x22c>)
 8003932:	9300      	str	r3, [sp, #0]
 8003934:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003938:	68f8      	ldr	r0, [r7, #12]
 800393a:	f000 fb33 	bl	8003fa4 <I2C_TransferConfig>
 800393e:	e00f      	b.n	8003960 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003944:	b29a      	uxth	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800394e:	b2da      	uxtb	r2, r3
 8003950:	8979      	ldrh	r1, [r7, #10]
 8003952:	4b4a      	ldr	r3, [pc, #296]	@ (8003a7c <HAL_I2C_Mem_Read+0x22c>)
 8003954:	9300      	str	r3, [sp, #0]
 8003956:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 fb22 	bl	8003fa4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003960:	697b      	ldr	r3, [r7, #20]
 8003962:	9300      	str	r3, [sp, #0]
 8003964:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003966:	2200      	movs	r2, #0
 8003968:	2104      	movs	r1, #4
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 f956 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e07c      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003984:	b2d2      	uxtb	r2, r2
 8003986:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398c:	1c5a      	adds	r2, r3, #1
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003996:	3b01      	subs	r3, #1
 8003998:	b29a      	uxth	r2, r3
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039a2:	b29b      	uxth	r3, r3
 80039a4:	3b01      	subs	r3, #1
 80039a6:	b29a      	uxth	r2, r3
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d034      	beq.n	8003a20 <HAL_I2C_Mem_Read+0x1d0>
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d130      	bne.n	8003a20 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	9300      	str	r3, [sp, #0]
 80039c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80039c4:	2200      	movs	r2, #0
 80039c6:	2180      	movs	r1, #128	@ 0x80
 80039c8:	68f8      	ldr	r0, [r7, #12]
 80039ca:	f000 f927 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d001      	beq.n	80039d8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80039d4:	2301      	movs	r3, #1
 80039d6:	e04d      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039dc:	b29b      	uxth	r3, r3
 80039de:	2bff      	cmp	r3, #255	@ 0xff
 80039e0:	d90e      	bls.n	8003a00 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	2201      	movs	r2, #1
 80039e6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	8979      	ldrh	r1, [r7, #10]
 80039f0:	2300      	movs	r3, #0
 80039f2:	9300      	str	r3, [sp, #0]
 80039f4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 fad3 	bl	8003fa4 <I2C_TransferConfig>
 80039fe:	e00f      	b.n	8003a20 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a0e:	b2da      	uxtb	r2, r3
 8003a10:	8979      	ldrh	r1, [r7, #10]
 8003a12:	2300      	movs	r3, #0
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f000 fac2 	bl	8003fa4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d19a      	bne.n	8003960 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a2a:	697a      	ldr	r2, [r7, #20]
 8003a2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 f994 	bl	8003d5c <I2C_WaitOnSTOPFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e01a      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	2220      	movs	r2, #32
 8003a44:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	6859      	ldr	r1, [r3, #4]
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <HAL_I2C_Mem_Read+0x230>)
 8003a52:	400b      	ands	r3, r1
 8003a54:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	2220      	movs	r2, #32
 8003a5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2200      	movs	r2, #0
 8003a62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	e000      	b.n	8003a74 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003a72:	2302      	movs	r3, #2
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3718      	adds	r7, #24
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}
 8003a7c:	80002400 	.word	0x80002400
 8003a80:	fe00e800 	.word	0xfe00e800

08003a84 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af02      	add	r7, sp, #8
 8003a8a:	60f8      	str	r0, [r7, #12]
 8003a8c:	4608      	mov	r0, r1
 8003a8e:	4611      	mov	r1, r2
 8003a90:	461a      	mov	r2, r3
 8003a92:	4603      	mov	r3, r0
 8003a94:	817b      	strh	r3, [r7, #10]
 8003a96:	460b      	mov	r3, r1
 8003a98:	813b      	strh	r3, [r7, #8]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003a9e:	88fb      	ldrh	r3, [r7, #6]
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	8979      	ldrh	r1, [r7, #10]
 8003aa4:	4b20      	ldr	r3, [pc, #128]	@ (8003b28 <I2C_RequestMemoryWrite+0xa4>)
 8003aa6:	9300      	str	r3, [sp, #0]
 8003aa8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aac:	68f8      	ldr	r0, [r7, #12]
 8003aae:	f000 fa79 	bl	8003fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ab2:	69fa      	ldr	r2, [r7, #28]
 8003ab4:	69b9      	ldr	r1, [r7, #24]
 8003ab6:	68f8      	ldr	r0, [r7, #12]
 8003ab8:	f000 f909 	bl	8003cce <I2C_WaitOnTXISFlagUntilTimeout>
 8003abc:	4603      	mov	r3, r0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d001      	beq.n	8003ac6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e02c      	b.n	8003b20 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003ac6:	88fb      	ldrh	r3, [r7, #6]
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d105      	bne.n	8003ad8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003acc:	893b      	ldrh	r3, [r7, #8]
 8003ace:	b2da      	uxtb	r2, r3
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ad6:	e015      	b.n	8003b04 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003ad8:	893b      	ldrh	r3, [r7, #8]
 8003ada:	0a1b      	lsrs	r3, r3, #8
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	b2da      	uxtb	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003ae6:	69fa      	ldr	r2, [r7, #28]
 8003ae8:	69b9      	ldr	r1, [r7, #24]
 8003aea:	68f8      	ldr	r0, [r7, #12]
 8003aec:	f000 f8ef 	bl	8003cce <I2C_WaitOnTXISFlagUntilTimeout>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
 8003af8:	e012      	b.n	8003b20 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003afa:	893b      	ldrh	r3, [r7, #8]
 8003afc:	b2da      	uxtb	r2, r3
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2180      	movs	r1, #128	@ 0x80
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f000 f884 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e000      	b.n	8003b20 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003b1e:	2300      	movs	r3, #0
}
 8003b20:	4618      	mov	r0, r3
 8003b22:	3710      	adds	r7, #16
 8003b24:	46bd      	mov	sp, r7
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	80002000 	.word	0x80002000

08003b2c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	60f8      	str	r0, [r7, #12]
 8003b34:	4608      	mov	r0, r1
 8003b36:	4611      	mov	r1, r2
 8003b38:	461a      	mov	r2, r3
 8003b3a:	4603      	mov	r3, r0
 8003b3c:	817b      	strh	r3, [r7, #10]
 8003b3e:	460b      	mov	r3, r1
 8003b40:	813b      	strh	r3, [r7, #8]
 8003b42:	4613      	mov	r3, r2
 8003b44:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003b46:	88fb      	ldrh	r3, [r7, #6]
 8003b48:	b2da      	uxtb	r2, r3
 8003b4a:	8979      	ldrh	r1, [r7, #10]
 8003b4c:	4b20      	ldr	r3, [pc, #128]	@ (8003bd0 <I2C_RequestMemoryRead+0xa4>)
 8003b4e:	9300      	str	r3, [sp, #0]
 8003b50:	2300      	movs	r3, #0
 8003b52:	68f8      	ldr	r0, [r7, #12]
 8003b54:	f000 fa26 	bl	8003fa4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b58:	69fa      	ldr	r2, [r7, #28]
 8003b5a:	69b9      	ldr	r1, [r7, #24]
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 f8b6 	bl	8003cce <I2C_WaitOnTXISFlagUntilTimeout>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003b68:	2301      	movs	r3, #1
 8003b6a:	e02c      	b.n	8003bc6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003b6c:	88fb      	ldrh	r3, [r7, #6]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d105      	bne.n	8003b7e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003b72:	893b      	ldrh	r3, [r7, #8]
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8003b7c:	e015      	b.n	8003baa <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003b7e:	893b      	ldrh	r3, [r7, #8]
 8003b80:	0a1b      	lsrs	r3, r3, #8
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003b8c:	69fa      	ldr	r2, [r7, #28]
 8003b8e:	69b9      	ldr	r1, [r7, #24]
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f000 f89c 	bl	8003cce <I2C_WaitOnTXISFlagUntilTimeout>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d001      	beq.n	8003ba0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e012      	b.n	8003bc6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003ba0:	893b      	ldrh	r3, [r7, #8]
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	69bb      	ldr	r3, [r7, #24]
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2140      	movs	r1, #64	@ 0x40
 8003bb4:	68f8      	ldr	r0, [r7, #12]
 8003bb6:	f000 f831 	bl	8003c1c <I2C_WaitOnFlagUntilTimeout>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e000      	b.n	8003bc6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	80002000 	.word	0x80002000

08003bd4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	699b      	ldr	r3, [r3, #24]
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d103      	bne.n	8003bf2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	f003 0301 	and.w	r3, r3, #1
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d007      	beq.n	8003c10 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	699a      	ldr	r2, [r3, #24]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f042 0201 	orr.w	r2, r2, #1
 8003c0e:	619a      	str	r2, [r3, #24]
  }
}
 8003c10:	bf00      	nop
 8003c12:	370c      	adds	r7, #12
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b084      	sub	sp, #16
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	603b      	str	r3, [r7, #0]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003c2c:	e03b      	b.n	8003ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003c2e:	69ba      	ldr	r2, [r7, #24]
 8003c30:	6839      	ldr	r1, [r7, #0]
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 f8d6 	bl	8003de4 <I2C_IsErrorOccurred>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d001      	beq.n	8003c42 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e041      	b.n	8003cc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d02d      	beq.n	8003ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7ff f85d 	bl	8002d08 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	683a      	ldr	r2, [r7, #0]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <I2C_WaitOnFlagUntilTimeout+0x44>
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d122      	bne.n	8003ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	699a      	ldr	r2, [r3, #24]
 8003c66:	68bb      	ldr	r3, [r7, #8]
 8003c68:	4013      	ands	r3, r2
 8003c6a:	68ba      	ldr	r2, [r7, #8]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	bf0c      	ite	eq
 8003c70:	2301      	moveq	r3, #1
 8003c72:	2300      	movne	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	461a      	mov	r2, r3
 8003c78:	79fb      	ldrb	r3, [r7, #7]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	d113      	bne.n	8003ca6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c82:	f043 0220 	orr.w	r2, r3, #32
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	2220      	movs	r2, #32
 8003c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	2200      	movs	r2, #0
 8003c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e00f      	b.n	8003cc6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	699a      	ldr	r2, [r3, #24]
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	4013      	ands	r3, r2
 8003cb0:	68ba      	ldr	r2, [r7, #8]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	bf0c      	ite	eq
 8003cb6:	2301      	moveq	r3, #1
 8003cb8:	2300      	movne	r3, #0
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	79fb      	ldrb	r3, [r7, #7]
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d0b4      	beq.n	8003c2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3710      	adds	r7, #16
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}

08003cce <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003cce:	b580      	push	{r7, lr}
 8003cd0:	b084      	sub	sp, #16
 8003cd2:	af00      	add	r7, sp, #0
 8003cd4:	60f8      	str	r0, [r7, #12]
 8003cd6:	60b9      	str	r1, [r7, #8]
 8003cd8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003cda:	e033      	b.n	8003d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003cdc:	687a      	ldr	r2, [r7, #4]
 8003cde:	68b9      	ldr	r1, [r7, #8]
 8003ce0:	68f8      	ldr	r0, [r7, #12]
 8003ce2:	f000 f87f 	bl	8003de4 <I2C_IsErrorOccurred>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d001      	beq.n	8003cf0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e031      	b.n	8003d54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cf6:	d025      	beq.n	8003d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cf8:	f7ff f806 	bl	8002d08 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	68ba      	ldr	r2, [r7, #8]
 8003d04:	429a      	cmp	r2, r3
 8003d06:	d302      	bcc.n	8003d0e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d11a      	bne.n	8003d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	699b      	ldr	r3, [r3, #24]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b02      	cmp	r3, #2
 8003d1a:	d013      	beq.n	8003d44 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d20:	f043 0220 	orr.w	r2, r3, #32
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2200      	movs	r2, #0
 8003d34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003d40:	2301      	movs	r3, #1
 8003d42:	e007      	b.n	8003d54 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	699b      	ldr	r3, [r3, #24]
 8003d4a:	f003 0302 	and.w	r3, r3, #2
 8003d4e:	2b02      	cmp	r3, #2
 8003d50:	d1c4      	bne.n	8003cdc <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d52:	2300      	movs	r3, #0
}
 8003d54:	4618      	mov	r0, r3
 8003d56:	3710      	adds	r7, #16
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b084      	sub	sp, #16
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003d68:	e02f      	b.n	8003dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003d6a:	687a      	ldr	r2, [r7, #4]
 8003d6c:	68b9      	ldr	r1, [r7, #8]
 8003d6e:	68f8      	ldr	r0, [r7, #12]
 8003d70:	f000 f838 	bl	8003de4 <I2C_IsErrorOccurred>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d001      	beq.n	8003d7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	e02d      	b.n	8003dda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7e:	f7fe ffc3 	bl	8002d08 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d302      	bcc.n	8003d94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d11a      	bne.n	8003dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	f003 0320 	and.w	r3, r3, #32
 8003d9e:	2b20      	cmp	r3, #32
 8003da0:	d013      	beq.n	8003dca <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da6:	f043 0220 	orr.w	r2, r3, #32
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2220      	movs	r2, #32
 8003db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e007      	b.n	8003dda <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	699b      	ldr	r3, [r3, #24]
 8003dd0:	f003 0320 	and.w	r3, r3, #32
 8003dd4:	2b20      	cmp	r3, #32
 8003dd6:	d1c8      	bne.n	8003d6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003dd8:	2300      	movs	r3, #0
}
 8003dda:	4618      	mov	r0, r3
 8003ddc:	3710      	adds	r7, #16
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}
	...

08003de4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b08a      	sub	sp, #40	@ 0x28
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	60f8      	str	r0, [r7, #12]
 8003dec:	60b9      	str	r1, [r7, #8]
 8003dee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003df0:	2300      	movs	r3, #0
 8003df2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	699b      	ldr	r3, [r3, #24]
 8003dfc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	f003 0310 	and.w	r3, r3, #16
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d068      	beq.n	8003ee2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2210      	movs	r2, #16
 8003e16:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003e18:	e049      	b.n	8003eae <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e20:	d045      	beq.n	8003eae <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003e22:	f7fe ff71 	bl	8002d08 <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	68ba      	ldr	r2, [r7, #8]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d302      	bcc.n	8003e38 <I2C_IsErrorOccurred+0x54>
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d13a      	bne.n	8003eae <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e42:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e4a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e5a:	d121      	bne.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e62:	d01d      	beq.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003e64:	7cfb      	ldrb	r3, [r7, #19]
 8003e66:	2b20      	cmp	r3, #32
 8003e68:	d01a      	beq.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e78:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003e7a:	f7fe ff45 	bl	8002d08 <HAL_GetTick>
 8003e7e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003e80:	e00e      	b.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003e82:	f7fe ff41 	bl	8002d08 <HAL_GetTick>
 8003e86:	4602      	mov	r2, r0
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	1ad3      	subs	r3, r2, r3
 8003e8c:	2b19      	cmp	r3, #25
 8003e8e:	d907      	bls.n	8003ea0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	f043 0320 	orr.w	r3, r3, #32
 8003e96:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003e9e:	e006      	b.n	8003eae <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	699b      	ldr	r3, [r3, #24]
 8003ea6:	f003 0320 	and.w	r3, r3, #32
 8003eaa:	2b20      	cmp	r3, #32
 8003eac:	d1e9      	bne.n	8003e82 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	699b      	ldr	r3, [r3, #24]
 8003eb4:	f003 0320 	and.w	r3, r3, #32
 8003eb8:	2b20      	cmp	r3, #32
 8003eba:	d003      	beq.n	8003ec4 <I2C_IsErrorOccurred+0xe0>
 8003ebc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d0aa      	beq.n	8003e1a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003ec4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d103      	bne.n	8003ed4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003ed4:	6a3b      	ldr	r3, [r7, #32]
 8003ed6:	f043 0304 	orr.w	r3, r3, #4
 8003eda:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003edc:	2301      	movs	r3, #1
 8003ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	699b      	ldr	r3, [r3, #24]
 8003ee8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003eea:	69bb      	ldr	r3, [r7, #24]
 8003eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d00b      	beq.n	8003f0c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ef4:	6a3b      	ldr	r3, [r7, #32]
 8003ef6:	f043 0301 	orr.w	r3, r3, #1
 8003efa:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f04:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d00b      	beq.n	8003f2e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	f043 0308 	orr.w	r3, r3, #8
 8003f1c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003f26:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d00b      	beq.n	8003f50 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	f043 0302 	orr.w	r3, r3, #2
 8003f3e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f48:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003f50:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d01c      	beq.n	8003f92 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f7ff fe3b 	bl	8003bd4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6859      	ldr	r1, [r3, #4]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	681a      	ldr	r2, [r3, #0]
 8003f68:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa0 <I2C_IsErrorOccurred+0x1bc>)
 8003f6a:	400b      	ands	r3, r1
 8003f6c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f72:	6a3b      	ldr	r3, [r7, #32]
 8003f74:	431a      	orrs	r2, r3
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	2220      	movs	r2, #32
 8003f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f82:	68fb      	ldr	r3, [r7, #12]
 8003f84:	2200      	movs	r2, #0
 8003f86:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003f92:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3728      	adds	r7, #40	@ 0x28
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	fe00e800 	.word	0xfe00e800

08003fa4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b087      	sub	sp, #28
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	60f8      	str	r0, [r7, #12]
 8003fac:	607b      	str	r3, [r7, #4]
 8003fae:	460b      	mov	r3, r1
 8003fb0:	817b      	strh	r3, [r7, #10]
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003fb6:	897b      	ldrh	r3, [r7, #10]
 8003fb8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003fbc:	7a7b      	ldrb	r3, [r7, #9]
 8003fbe:	041b      	lsls	r3, r3, #16
 8003fc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003fc4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003fca:	6a3b      	ldr	r3, [r7, #32]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fd2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	685a      	ldr	r2, [r3, #4]
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	0d5b      	lsrs	r3, r3, #21
 8003fde:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003fe2:	4b08      	ldr	r3, [pc, #32]	@ (8004004 <I2C_TransferConfig+0x60>)
 8003fe4:	430b      	orrs	r3, r1
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	ea02 0103 	and.w	r1, r2, r3
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ff6:	bf00      	nop
 8003ff8:	371c      	adds	r7, #28
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	03ff63ff 	.word	0x03ff63ff

08004008 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004008:	b480      	push	{r7}
 800400a:	b083      	sub	sp, #12
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
 8004010:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004018:	b2db      	uxtb	r3, r3
 800401a:	2b20      	cmp	r3, #32
 800401c:	d138      	bne.n	8004090 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004024:	2b01      	cmp	r3, #1
 8004026:	d101      	bne.n	800402c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004028:	2302      	movs	r3, #2
 800402a:	e032      	b.n	8004092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2224      	movs	r2, #36	@ 0x24
 8004038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681a      	ldr	r2, [r3, #0]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800405a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6819      	ldr	r1, [r3, #0]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f042 0201 	orr.w	r2, r2, #1
 800407a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800408c:	2300      	movs	r3, #0
 800408e:	e000      	b.n	8004092 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004090:	2302      	movs	r3, #2
  }
}
 8004092:	4618      	mov	r0, r3
 8004094:	370c      	adds	r7, #12
 8004096:	46bd      	mov	sp, r7
 8004098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409c:	4770      	bx	lr

0800409e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800409e:	b480      	push	{r7}
 80040a0:	b085      	sub	sp, #20
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
 80040a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b20      	cmp	r3, #32
 80040b2:	d139      	bne.n	8004128 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ba:	2b01      	cmp	r3, #1
 80040bc:	d101      	bne.n	80040c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80040be:	2302      	movs	r3, #2
 80040c0:	e033      	b.n	800412a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2201      	movs	r2, #1
 80040c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2224      	movs	r2, #36	@ 0x24
 80040ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	681a      	ldr	r2, [r3, #0]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f022 0201 	bic.w	r2, r2, #1
 80040e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80040f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	021b      	lsls	r3, r3, #8
 80040f6:	68fa      	ldr	r2, [r7, #12]
 80040f8:	4313      	orrs	r3, r2
 80040fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0201 	orr.w	r2, r2, #1
 8004112:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2220      	movs	r2, #32
 8004118:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004124:	2300      	movs	r3, #0
 8004126:	e000      	b.n	800412a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004128:	2302      	movs	r3, #2
  }
}
 800412a:	4618      	mov	r0, r3
 800412c:	3714      	adds	r7, #20
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
	...

08004138 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b086      	sub	sp, #24
 800413c:	af02      	add	r7, sp, #8
 800413e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004140:	2300      	movs	r3, #0
 8004142:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8004144:	f7fe fde0 	bl	8002d08 <HAL_GetTick>
 8004148:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2b00      	cmp	r3, #0
 800414e:	d102      	bne.n	8004156 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	73fb      	strb	r3, [r7, #15]
 8004154:	e092      	b.n	800427c <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004160:	2b00      	cmp	r3, #0
 8004162:	f040 808b 	bne.w	800427c <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f7fd f8a4 	bl	80012b4 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 800416c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 fad0 	bl	8004716 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	689a      	ldr	r2, [r3, #8]
 800417c:	4b42      	ldr	r3, [pc, #264]	@ (8004288 <HAL_OSPI_Init+0x150>)
 800417e:	4013      	ands	r3, r2
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	68d1      	ldr	r1, [r2, #12]
 8004184:	687a      	ldr	r2, [r7, #4]
 8004186:	6912      	ldr	r2, [r2, #16]
 8004188:	3a01      	subs	r2, #1
 800418a:	0412      	lsls	r2, r2, #16
 800418c:	4311      	orrs	r1, r2
 800418e:	687a      	ldr	r2, [r7, #4]
 8004190:	6952      	ldr	r2, [r2, #20]
 8004192:	3a01      	subs	r2, #1
 8004194:	0212      	lsls	r2, r2, #8
 8004196:	4311      	orrs	r1, r2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800419c:	4311      	orrs	r1, r2
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	69d2      	ldr	r2, [r2, #28]
 80041a2:	4311      	orrs	r1, r2
 80041a4:	687a      	ldr	r2, [r7, #4]
 80041a6:	6812      	ldr	r2, [r2, #0]
 80041a8:	430b      	orrs	r3, r1
 80041aa:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	0412      	lsls	r2, r2, #16
 80041b6:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	021a      	lsls	r2, r3, #8
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80041d6:	9300      	str	r3, [sp, #0]
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	2200      	movs	r2, #0
 80041dc:	2120      	movs	r1, #32
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fde0 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 80041e4:	4603      	mov	r3, r0
 80041e6:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80041e8:	7bfb      	ldrb	r3, [r7, #15]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d146      	bne.n	800427c <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68db      	ldr	r3, [r3, #12]
 80041f4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	1e5a      	subs	r2, r3, #1
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	430a      	orrs	r2, r1
 8004204:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	689a      	ldr	r2, [r3, #8]
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8004224:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004230:	431a      	orrs	r2, r3
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	681a      	ldr	r2, [r3, #0]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f042 0201 	orr.w	r2, r2, #1
 800424a:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	2b02      	cmp	r3, #2
 8004252:	d107      	bne.n	8004264 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	689a      	ldr	r2, [r3, #8]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f042 0202 	orr.w	r2, r2, #2
 8004262:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	68db      	ldr	r3, [r3, #12]
 8004268:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800426c:	d103      	bne.n	8004276 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	645a      	str	r2, [r3, #68]	@ 0x44
 8004274:	e002      	b.n	800427c <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2202      	movs	r2, #2
 800427a:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 800427c:	7bfb      	ldrb	r3, [r7, #15]
}
 800427e:	4618      	mov	r0, r3
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	f8e0f8f4 	.word	0xf8e0f8f4

0800428c <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b084      	sub	sp, #16
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004294:	2300      	movs	r3, #0
 8004296:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d102      	bne.n	80042a4 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	73fb      	strb	r3, [r7, #15]
 80042a2:	e015      	b.n	80042d0 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f022 0201 	bic.w	r2, r2, #1
 80042b2:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	689a      	ldr	r2, [r3, #8]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f022 0202 	bic.w	r2, r2, #2
 80042c2:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f7fd f861 	bl	800138c <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 80042d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3710      	adds	r7, #16
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b08a      	sub	sp, #40	@ 0x28
 80042de:	af02      	add	r7, sp, #8
 80042e0:	60f8      	str	r0, [r7, #12]
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 80042e6:	f7fe fd0f 	bl	8002d08 <HAL_GetTick>
 80042ea:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042f0:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f6:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	2b02      	cmp	r3, #2
 80042fc:	d104      	bne.n	8004308 <HAL_OSPI_Command+0x2e>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	68db      	ldr	r3, [r3, #12]
 8004302:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004306:	d10d      	bne.n	8004324 <HAL_OSPI_Command+0x4a>
 8004308:	697b      	ldr	r3, [r7, #20]
 800430a:	2b14      	cmp	r3, #20
 800430c:	d103      	bne.n	8004316 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 800430e:	68bb      	ldr	r3, [r7, #8]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2b02      	cmp	r3, #2
 8004314:	d006      	beq.n	8004324 <HAL_OSPI_Command+0x4a>
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	2b24      	cmp	r3, #36	@ 0x24
 800431a:	d153      	bne.n	80043c4 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	2b01      	cmp	r3, #1
 8004322:	d14f      	bne.n	80043c4 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	9300      	str	r3, [sp, #0]
 8004328:	69bb      	ldr	r3, [r7, #24]
 800432a:	2200      	movs	r2, #0
 800432c:	2120      	movs	r1, #32
 800432e:	68f8      	ldr	r0, [r7, #12]
 8004330:	f000 fd38 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 8004334:	4603      	mov	r3, r0
 8004336:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004338:	7ffb      	ldrb	r3, [r7, #31]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d148      	bne.n	80043d0 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8004344:	68b9      	ldr	r1, [r7, #8]
 8004346:	68f8      	ldr	r0, [r7, #12]
 8004348:	f000 fd64 	bl	8004e14 <OSPI_ConfigCmd>
 800434c:	4603      	mov	r3, r0
 800434e:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8004350:	7ffb      	ldrb	r3, [r7, #31]
 8004352:	2b00      	cmp	r3, #0
 8004354:	d13c      	bne.n	80043d0 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435a:	2b00      	cmp	r3, #0
 800435c:	d10e      	bne.n	800437c <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	9300      	str	r3, [sp, #0]
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	2201      	movs	r2, #1
 8004366:	2102      	movs	r1, #2
 8004368:	68f8      	ldr	r0, [r7, #12]
 800436a:	f000 fd1b 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 800436e:	4603      	mov	r3, r0
 8004370:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2202      	movs	r2, #2
 8004378:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 800437a:	e029      	b.n	80043d0 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d103      	bne.n	800438c <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	2204      	movs	r2, #4
 8004388:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 800438a:	e021      	b.n	80043d0 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2b01      	cmp	r3, #1
 8004392:	d10b      	bne.n	80043ac <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	2b24      	cmp	r3, #36	@ 0x24
 800439a:	d103      	bne.n	80043a4 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2204      	movs	r2, #4
 80043a0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80043a2:	e015      	b.n	80043d0 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	2214      	movs	r2, #20
 80043a8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80043aa:	e011      	b.n	80043d0 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043b0:	2b14      	cmp	r3, #20
 80043b2:	d103      	bne.n	80043bc <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2204      	movs	r2, #4
 80043b8:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80043ba:	e009      	b.n	80043d0 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	2224      	movs	r2, #36	@ 0x24
 80043c0:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80043c2:	e005      	b.n	80043d0 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	2210      	movs	r2, #16
 80043cc:	649a      	str	r2, [r3, #72]	@ 0x48
 80043ce:	e000      	b.n	80043d2 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 80043d0:	bf00      	nop
  }

  /* Return function status */
  return status;
 80043d2:	7ffb      	ldrb	r3, [r7, #31]
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	3720      	adds	r7, #32
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b08a      	sub	sp, #40	@ 0x28
 80043e0:	af02      	add	r7, sp, #8
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80043e8:	f7fe fc8e 	bl	8002d08 <HAL_GetTick>
 80043ec:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	3350      	adds	r3, #80	@ 0x50
 80043f4:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d105      	bne.n	8004408 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2208      	movs	r2, #8
 8004404:	649a      	str	r2, [r3, #72]	@ 0x48
 8004406:	e057      	b.n	80044b8 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800440c:	2b04      	cmp	r3, #4
 800440e:	d14e      	bne.n	80044ae <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004416:	1c5a      	adds	r2, r3, #1
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	68ba      	ldr	r2, [r7, #8]
 8004428:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004438:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	9300      	str	r3, [sp, #0]
 800443e:	69bb      	ldr	r3, [r7, #24]
 8004440:	2201      	movs	r2, #1
 8004442:	2104      	movs	r1, #4
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 fcad 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 800444a:	4603      	mov	r3, r0
 800444c:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800444e:	7ffb      	ldrb	r3, [r7, #31]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d113      	bne.n	800447c <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004458:	781a      	ldrb	r2, [r3, #0]
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004462:	1c5a      	adds	r2, r3, #1
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800446c:	1e5a      	subs	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1df      	bne.n	800443a <HAL_OSPI_Transmit+0x5e>
 800447a:	e000      	b.n	800447e <HAL_OSPI_Transmit+0xa2>
          break;
 800447c:	bf00      	nop

      if (status == HAL_OK)
 800447e:	7ffb      	ldrb	r3, [r7, #31]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d119      	bne.n	80044b8 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	9300      	str	r3, [sp, #0]
 8004488:	69bb      	ldr	r3, [r7, #24]
 800448a:	2201      	movs	r2, #1
 800448c:	2102      	movs	r1, #2
 800448e:	68f8      	ldr	r0, [r7, #12]
 8004490:	f000 fc88 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 8004494:	4603      	mov	r3, r0
 8004496:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004498:	7ffb      	ldrb	r3, [r7, #31]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10c      	bne.n	80044b8 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	2202      	movs	r2, #2
 80044a4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2202      	movs	r2, #2
 80044aa:	645a      	str	r2, [r3, #68]	@ 0x44
 80044ac:	e004      	b.n	80044b8 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80044ae:	2301      	movs	r3, #1
 80044b0:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2210      	movs	r2, #16
 80044b6:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80044b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	3720      	adds	r7, #32
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b08c      	sub	sp, #48	@ 0x30
 80044c6:	af02      	add	r7, sp, #8
 80044c8:	60f8      	str	r0, [r7, #12]
 80044ca:	60b9      	str	r1, [r7, #8]
 80044cc:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80044ce:	f7fe fc1b 	bl	8002d08 <HAL_GetTick>
 80044d2:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	3350      	adds	r3, #80	@ 0x50
 80044da:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044e2:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80044ec:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d106      	bne.n	8004502 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2208      	movs	r2, #8
 80044fe:	649a      	str	r2, [r3, #72]	@ 0x48
 8004500:	e07c      	b.n	80045fc <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004506:	2b04      	cmp	r3, #4
 8004508:	d172      	bne.n	80045f0 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004510:	1c5a      	adds	r2, r3, #1
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004536:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004540:	d104      	bne.n	800454c <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	69ba      	ldr	r2, [r7, #24]
 8004548:	649a      	str	r2, [r3, #72]	@ 0x48
 800454a:	e011      	b.n	8004570 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004554:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004558:	2b00      	cmp	r3, #0
 800455a:	d004      	beq.n	8004566 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	69ba      	ldr	r2, [r7, #24]
 8004562:	649a      	str	r2, [r3, #72]	@ 0x48
 8004564:	e004      	b.n	8004570 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	697a      	ldr	r2, [r7, #20]
 800456c:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	6a3b      	ldr	r3, [r7, #32]
 8004576:	2201      	movs	r2, #1
 8004578:	2106      	movs	r1, #6
 800457a:	68f8      	ldr	r0, [r7, #12]
 800457c:	f000 fc12 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 8004580:	4603      	mov	r3, r0
 8004582:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 8004586:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800458a:	2b00      	cmp	r3, #0
 800458c:	d114      	bne.n	80045b8 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004592:	69fa      	ldr	r2, [r7, #28]
 8004594:	7812      	ldrb	r2, [r2, #0]
 8004596:	b2d2      	uxtb	r2, r2
 8004598:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800459e:	1c5a      	adds	r2, r3, #1
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045a8:	1e5a      	subs	r2, r3, #1
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d1dc      	bne.n	8004570 <HAL_OSPI_Receive+0xae>
 80045b6:	e000      	b.n	80045ba <HAL_OSPI_Receive+0xf8>
          break;
 80045b8:	bf00      	nop

      if (status == HAL_OK)
 80045ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d11c      	bne.n	80045fc <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	2201      	movs	r2, #1
 80045ca:	2102      	movs	r1, #2
 80045cc:	68f8      	ldr	r0, [r7, #12]
 80045ce:	f000 fbe9 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 80045d2:	4603      	mov	r3, r0
 80045d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80045d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d10d      	bne.n	80045fc <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2202      	movs	r2, #2
 80045e6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2202      	movs	r2, #2
 80045ec:	645a      	str	r2, [r3, #68]	@ 0x44
 80045ee:	e005      	b.n	80045fc <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80045f0:	2301      	movs	r3, #1
 80045f2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2210      	movs	r2, #16
 80045fa:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80045fc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004600:	4618      	mov	r0, r3
 8004602:	3728      	adds	r7, #40	@ 0x28
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}

08004608 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b08a      	sub	sp, #40	@ 0x28
 800460c:	af02      	add	r7, sp, #8
 800460e:	60f8      	str	r0, [r7, #12]
 8004610:	60b9      	str	r1, [r7, #8]
 8004612:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004614:	f7fe fb78 	bl	8002d08 <HAL_GetTick>
 8004618:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004620:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800462a:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004630:	2b04      	cmp	r3, #4
 8004632:	d164      	bne.n	80046fe <HAL_OSPI_AutoPolling+0xf6>
 8004634:	68bb      	ldr	r3, [r7, #8]
 8004636:	68db      	ldr	r3, [r3, #12]
 8004638:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800463c:	d15f      	bne.n	80046fe <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	9300      	str	r3, [sp, #0]
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	2200      	movs	r2, #0
 8004646:	2120      	movs	r1, #32
 8004648:	68f8      	ldr	r0, [r7, #12]
 800464a:	f000 fbab 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 800464e:	4603      	mov	r3, r0
 8004650:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004652:	7ffb      	ldrb	r3, [r7, #31]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d158      	bne.n	800470a <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	6812      	ldr	r2, [r2, #0]
 8004660:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	6852      	ldr	r2, [r2, #4]
 800466c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	6912      	ldr	r2, [r2, #16]
 8004678:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	6899      	ldr	r1, [r3, #8]
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	430b      	orrs	r3, r1
 8004690:	431a      	orrs	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800469a:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	68db      	ldr	r3, [r3, #12]
 80046a0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80046a4:	d104      	bne.n	80046b0 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	649a      	str	r2, [r3, #72]	@ 0x48
 80046ae:	e011      	b.n	80046d4 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80046b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d004      	beq.n	80046ca <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	697a      	ldr	r2, [r7, #20]
 80046c6:	649a      	str	r2, [r3, #72]	@ 0x48
 80046c8:	e004      	b.n	80046d4 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	9300      	str	r3, [sp, #0]
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2201      	movs	r2, #1
 80046dc:	2108      	movs	r1, #8
 80046de:	68f8      	ldr	r0, [r7, #12]
 80046e0:	f000 fb60 	bl	8004da4 <OSPI_WaitFlagStateUntilTimeout>
 80046e4:	4603      	mov	r3, r0
 80046e6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80046e8:	7ffb      	ldrb	r3, [r7, #31]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d10d      	bne.n	800470a <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2208      	movs	r2, #8
 80046f4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	2202      	movs	r2, #2
 80046fa:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80046fc:	e005      	b.n	800470a <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80046fe:	2301      	movs	r3, #1
 8004700:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	2210      	movs	r2, #16
 8004706:	649a      	str	r2, [r3, #72]	@ 0x48
 8004708:	e000      	b.n	800470c <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 800470a:	bf00      	nop
  }

  /* Return function status */
  return status;
 800470c:	7ffb      	ldrb	r3, [r7, #31]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3720      	adds	r7, #32
 8004712:	46bd      	mov	sp, r7
 8004714:	bd80      	pop	{r7, pc}

08004716 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
 800471e:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	683a      	ldr	r2, [r7, #0]
 8004724:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	370c      	adds	r7, #12
 800472c:	46bd      	mov	sp, r7
 800472e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004732:	4770      	bx	lr

08004734 <HAL_OSPIM_Config>:
  * @param  cfg     : Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPIM_Config(OSPI_HandleTypeDef *hospi, OSPIM_CfgTypeDef *cfg, uint32_t Timeout)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b092      	sub	sp, #72	@ 0x48
 8004738:	af00      	add	r7, sp, #0
 800473a:	60f8      	str	r0, [r7, #12]
 800473c:	60b9      	str	r1, [r7, #8]
 800473e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t instance;
  uint8_t index;
  uint8_t ospi_enabled = 0U;
 8004746:	2300      	movs	r3, #0
 8004748:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  assert_param(IS_OSPIM_IO_PORT(cfg->IOHighPort));
#if   defined (OCTOSPIM_CR_MUXEN)
  assert_param(IS_OSPIM_REQ2ACKTIME(cfg->Req2AckTime));
#endif

  if (hospi->Instance == OCTOSPI1)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	4a08      	ldr	r2, [pc, #32]	@ (8004774 <HAL_OSPIM_Config+0x40>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d105      	bne.n	8004762 <HAL_OSPIM_Config+0x2e>
  {
    instance = 0U;
 8004756:	2300      	movs	r3, #0
 8004758:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 1U;
 800475a:	2301      	movs	r3, #1
 800475c:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
 8004760:	e004      	b.n	800476c <HAL_OSPIM_Config+0x38>
  }
  else
  {
    instance = 1U;
 8004762:	2301      	movs	r3, #1
 8004764:	643b      	str	r3, [r7, #64]	@ 0x40
    other_instance = 0U;
 8004766:	2300      	movs	r3, #0
 8004768:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  }

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 800476c:	2300      	movs	r3, #0
 800476e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8004772:	e01f      	b.n	80047b4 <HAL_OSPIM_Config+0x80>
 8004774:	a0001000 	.word	0xa0001000
  {
    if (OSPIM_GetConfig(index + 1U, &(IOM_cfg[index])) != HAL_OK)
 8004778:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800477c:	3301      	adds	r3, #1
 800477e:	b2d8      	uxtb	r0, r3
 8004780:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8004784:	f107 0114 	add.w	r1, r7, #20
 8004788:	4613      	mov	r3, r2
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	4413      	add	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	440b      	add	r3, r1
 8004792:	4619      	mov	r1, r3
 8004794:	f000 fca0 	bl	80050d8 <OSPIM_GetConfig>
 8004798:	4603      	mov	r3, r0
 800479a:	2b00      	cmp	r3, #0
 800479c:	d005      	beq.n	80047aa <HAL_OSPIM_Config+0x76>
    {
      status = HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2208      	movs	r2, #8
 80047a8:	649a      	str	r2, [r3, #72]	@ 0x48
  for (index = 0U; index < OSPI_NB_INSTANCE; index++)
 80047aa:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80047ae:	3301      	adds	r3, #1
 80047b0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80047b4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d9dd      	bls.n	8004778 <HAL_OSPIM_Config+0x44>
    }
  }

  if (status == HAL_OK)
 80047bc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f040 82e3 	bne.w	8004d8c <HAL_OSPIM_Config+0x658>
  {
    /********** Disable both OctoSPI to configure OctoSPI IO Manager **********/
    if ((OCTOSPI1->CR & OCTOSPI_CR_EN) != 0U)
 80047c6:	4bc5      	ldr	r3, [pc, #788]	@ (8004adc <HAL_OSPIM_Config+0x3a8>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 0301 	and.w	r3, r3, #1
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d00b      	beq.n	80047ea <HAL_OSPIM_Config+0xb6>
    {
      CLEAR_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 80047d2:	4bc2      	ldr	r3, [pc, #776]	@ (8004adc <HAL_OSPIM_Config+0x3a8>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	4ac1      	ldr	r2, [pc, #772]	@ (8004adc <HAL_OSPIM_Config+0x3a8>)
 80047d8:	f023 0301 	bic.w	r3, r3, #1
 80047dc:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x1U;
 80047de:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }
    if ((OCTOSPI2->CR & OCTOSPI_CR_EN) != 0U)
 80047ea:	4bbd      	ldr	r3, [pc, #756]	@ (8004ae0 <HAL_OSPIM_Config+0x3ac>)
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00b      	beq.n	800480e <HAL_OSPIM_Config+0xda>
    {
      CLEAR_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 80047f6:	4bba      	ldr	r3, [pc, #744]	@ (8004ae0 <HAL_OSPIM_Config+0x3ac>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4ab9      	ldr	r2, [pc, #740]	@ (8004ae0 <HAL_OSPIM_Config+0x3ac>)
 80047fc:	f023 0301 	bic.w	r3, r3, #1
 8004800:	6013      	str	r3, [r2, #0]
      ospi_enabled |= 0x2U;
 8004802:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004806:	f043 0302 	orr.w	r3, r3, #2
 800480a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    }

    /***************** Deactivation of previous configuration *****************/
    CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 800480e:	49b5      	ldr	r1, [pc, #724]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004810:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004812:	4613      	mov	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4413      	add	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	3348      	adds	r3, #72	@ 0x48
 800481c:	443b      	add	r3, r7
 800481e:	3b2c      	subs	r3, #44	@ 0x2c
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3b01      	subs	r3, #1
 8004824:	009b      	lsls	r3, r3, #2
 8004826:	440b      	add	r3, r1
 8004828:	6859      	ldr	r1, [r3, #4]
 800482a:	48ae      	ldr	r0, [pc, #696]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 800482c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800482e:	4613      	mov	r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	4413      	add	r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	3348      	adds	r3, #72	@ 0x48
 8004838:	443b      	add	r3, r7
 800483a:	3b2c      	subs	r3, #44	@ 0x2c
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	3b01      	subs	r3, #1
 8004840:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004844:	009b      	lsls	r3, r3, #2
 8004846:	4403      	add	r3, r0
 8004848:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      if (IOM_cfg[instance].ClkPort != 0U)
 800484a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800484c:	4613      	mov	r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	009b      	lsls	r3, r3, #2
 8004854:	3348      	adds	r3, #72	@ 0x48
 8004856:	443b      	add	r3, r7
 8004858:	3b34      	subs	r3, #52	@ 0x34
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	2b00      	cmp	r3, #0
 800485e:	f000 80a1 	beq.w	80049a4 <HAL_OSPIM_Config+0x270>
      {
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004862:	49a0      	ldr	r1, [pc, #640]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004864:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004866:	4613      	mov	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	4413      	add	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	3348      	adds	r3, #72	@ 0x48
 8004870:	443b      	add	r3, r7
 8004872:	3b34      	subs	r3, #52	@ 0x34
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	3b01      	subs	r3, #1
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	440b      	add	r3, r1
 800487c:	6859      	ldr	r1, [r3, #4]
 800487e:	4899      	ldr	r0, [pc, #612]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004880:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004882:	4613      	mov	r3, r2
 8004884:	009b      	lsls	r3, r3, #2
 8004886:	4413      	add	r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	3348      	adds	r3, #72	@ 0x48
 800488c:	443b      	add	r3, r7
 800488e:	3b34      	subs	r3, #52	@ 0x34
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	3b01      	subs	r3, #1
 8004894:	f021 0201 	bic.w	r2, r1, #1
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4403      	add	r3, r0
 800489c:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[instance].DQSPort != 0U)
 800489e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048a0:	4613      	mov	r3, r2
 80048a2:	009b      	lsls	r3, r3, #2
 80048a4:	4413      	add	r3, r2
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	3348      	adds	r3, #72	@ 0x48
 80048aa:	443b      	add	r3, r7
 80048ac:	3b30      	subs	r3, #48	@ 0x30
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d01d      	beq.n	80048f0 <HAL_OSPIM_Config+0x1bc>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 80048b4:	498b      	ldr	r1, [pc, #556]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 80048b6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048b8:	4613      	mov	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	3348      	adds	r3, #72	@ 0x48
 80048c2:	443b      	add	r3, r7
 80048c4:	3b30      	subs	r3, #48	@ 0x30
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	4884      	ldr	r0, [pc, #528]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 80048d2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048d4:	4613      	mov	r3, r2
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	4413      	add	r3, r2
 80048da:	009b      	lsls	r3, r3, #2
 80048dc:	3348      	adds	r3, #72	@ 0x48
 80048de:	443b      	add	r3, r7
 80048e0:	3b30      	subs	r3, #48	@ 0x30
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	3b01      	subs	r3, #1
 80048e6:	f021 0210 	bic.w	r2, r1, #16
 80048ea:	009b      	lsls	r3, r3, #2
 80048ec:	4403      	add	r3, r0
 80048ee:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 80048f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048f2:	4613      	mov	r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4413      	add	r3, r2
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	3348      	adds	r3, #72	@ 0x48
 80048fc:	443b      	add	r3, r7
 80048fe:	3b28      	subs	r3, #40	@ 0x28
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d021      	beq.n	800494a <HAL_OSPIM_Config+0x216>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOLEN);
 8004906:	4977      	ldr	r1, [pc, #476]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004908:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800490a:	4613      	mov	r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	4413      	add	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	3348      	adds	r3, #72	@ 0x48
 8004914:	443b      	add	r3, r7
 8004916:	3b28      	subs	r3, #40	@ 0x28
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	3b01      	subs	r3, #1
 800491c:	f003 0301 	and.w	r3, r3, #1
 8004920:	009b      	lsls	r3, r3, #2
 8004922:	440b      	add	r3, r1
 8004924:	6859      	ldr	r1, [r3, #4]
 8004926:	486f      	ldr	r0, [pc, #444]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004928:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800492a:	4613      	mov	r3, r2
 800492c:	009b      	lsls	r3, r3, #2
 800492e:	4413      	add	r3, r2
 8004930:	009b      	lsls	r3, r3, #2
 8004932:	3348      	adds	r3, #72	@ 0x48
 8004934:	443b      	add	r3, r7
 8004936:	3b28      	subs	r3, #40	@ 0x28
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	3b01      	subs	r3, #1
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	4403      	add	r3, r0
 8004948:	605a      	str	r2, [r3, #4]
        }
        if (IOM_cfg[instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 800494a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800494c:	4613      	mov	r3, r2
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	4413      	add	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	3348      	adds	r3, #72	@ 0x48
 8004956:	443b      	add	r3, r7
 8004958:	3b24      	subs	r3, #36	@ 0x24
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d021      	beq.n	80049a4 <HAL_OSPIM_Config+0x270>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)], OCTOSPIM_PCR_IOHEN);
 8004960:	4960      	ldr	r1, [pc, #384]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004962:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004964:	4613      	mov	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	4413      	add	r3, r2
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	3348      	adds	r3, #72	@ 0x48
 800496e:	443b      	add	r3, r7
 8004970:	3b24      	subs	r3, #36	@ 0x24
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	3b01      	subs	r3, #1
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	440b      	add	r3, r1
 800497e:	6859      	ldr	r1, [r3, #4]
 8004980:	4858      	ldr	r0, [pc, #352]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004982:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004984:	4613      	mov	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	3348      	adds	r3, #72	@ 0x48
 800498e:	443b      	add	r3, r7
 8004990:	3b24      	subs	r3, #36	@ 0x24
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	3b01      	subs	r3, #1
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 800499e:	009b      	lsls	r3, r3, #2
 80049a0:	4403      	add	r3, r0
 80049a2:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /********************* Deactivation of other instance *********************/
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	6819      	ldr	r1, [r3, #0]
 80049a8:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80049ac:	4613      	mov	r3, r2
 80049ae:	009b      	lsls	r3, r3, #2
 80049b0:	4413      	add	r3, r2
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	3348      	adds	r3, #72	@ 0x48
 80049b6:	443b      	add	r3, r7
 80049b8:	3b34      	subs	r3, #52	@ 0x34
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4299      	cmp	r1, r3
 80049be:	d03c      	beq.n	8004a3a <HAL_OSPIM_Config+0x306>
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	6899      	ldr	r1, [r3, #8]
 80049c4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80049c8:	4613      	mov	r3, r2
 80049ca:	009b      	lsls	r3, r3, #2
 80049cc:	4413      	add	r3, r2
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	3348      	adds	r3, #72	@ 0x48
 80049d2:	443b      	add	r3, r7
 80049d4:	3b2c      	subs	r3, #44	@ 0x2c
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4299      	cmp	r1, r3
 80049da:	d02e      	beq.n	8004a3a <HAL_OSPIM_Config+0x306>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80049dc:	68bb      	ldr	r3, [r7, #8]
 80049de:	6859      	ldr	r1, [r3, #4]
 80049e0:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 80049e4:	4613      	mov	r3, r2
 80049e6:	009b      	lsls	r3, r3, #2
 80049e8:	4413      	add	r3, r2
 80049ea:	009b      	lsls	r3, r3, #2
 80049ec:	3348      	adds	r3, #72	@ 0x48
 80049ee:	443b      	add	r3, r7
 80049f0:	3b30      	subs	r3, #48	@ 0x30
 80049f2:	681b      	ldr	r3, [r3, #0]
    if ((cfg->ClkPort == IOM_cfg[other_instance].ClkPort) || (cfg->NCSPort == IOM_cfg[other_instance].NCSPort) ||
 80049f4:	4299      	cmp	r1, r3
 80049f6:	d103      	bne.n	8004a00 <HAL_OSPIM_Config+0x2cc>
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d11c      	bne.n	8004a3a <HAL_OSPIM_Config+0x306>
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	68d9      	ldr	r1, [r3, #12]
 8004a04:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004a08:	4613      	mov	r3, r2
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	4413      	add	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	3348      	adds	r3, #72	@ 0x48
 8004a12:	443b      	add	r3, r7
 8004a14:	3b28      	subs	r3, #40	@ 0x28
 8004a16:	681b      	ldr	r3, [r3, #0]
        ((cfg->DQSPort == IOM_cfg[other_instance].DQSPort) && (cfg->DQSPort != 0U)) ||
 8004a18:	4299      	cmp	r1, r3
 8004a1a:	d00e      	beq.n	8004a3a <HAL_OSPIM_Config+0x306>
        (cfg->IOHighPort == IOM_cfg[other_instance].IOHighPort))
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	6919      	ldr	r1, [r3, #16]
 8004a20:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004a24:	4613      	mov	r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	4413      	add	r3, r2
 8004a2a:	009b      	lsls	r3, r3, #2
 8004a2c:	3348      	adds	r3, #72	@ 0x48
 8004a2e:	443b      	add	r3, r7
 8004a30:	3b24      	subs	r3, #36	@ 0x24
 8004a32:	681b      	ldr	r3, [r3, #0]
        (cfg->IOLowPort == IOM_cfg[other_instance].IOLowPort) ||
 8004a34:	4299      	cmp	r1, r3
 8004a36:	f040 80d4 	bne.w	8004be2 <HAL_OSPIM_Config+0x4ae>
        SET_BIT(OCTOSPIM->CR, OCTOSPIM_CR_MUXEN);
      }
      else
      {
#endif
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].ClkPort - 1U)], OCTOSPIM_PCR_CLKEN);
 8004a3a:	492a      	ldr	r1, [pc, #168]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004a3c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004a40:	4613      	mov	r3, r2
 8004a42:	009b      	lsls	r3, r3, #2
 8004a44:	4413      	add	r3, r2
 8004a46:	009b      	lsls	r3, r3, #2
 8004a48:	3348      	adds	r3, #72	@ 0x48
 8004a4a:	443b      	add	r3, r7
 8004a4c:	3b34      	subs	r3, #52	@ 0x34
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	3b01      	subs	r3, #1
 8004a52:	009b      	lsls	r3, r3, #2
 8004a54:	440b      	add	r3, r1
 8004a56:	6859      	ldr	r1, [r3, #4]
 8004a58:	4822      	ldr	r0, [pc, #136]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004a5a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004a5e:	4613      	mov	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	4413      	add	r3, r2
 8004a64:	009b      	lsls	r3, r3, #2
 8004a66:	3348      	adds	r3, #72	@ 0x48
 8004a68:	443b      	add	r3, r7
 8004a6a:	3b34      	subs	r3, #52	@ 0x34
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	3b01      	subs	r3, #1
 8004a70:	f021 0201 	bic.w	r2, r1, #1
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	4403      	add	r3, r0
 8004a78:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].DQSPort != 0U)
 8004a7a:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004a7e:	4613      	mov	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	3348      	adds	r3, #72	@ 0x48
 8004a88:	443b      	add	r3, r7
 8004a8a:	3b30      	subs	r3, #48	@ 0x30
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d01f      	beq.n	8004ad2 <HAL_OSPIM_Config+0x39e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].DQSPort - 1U)], OCTOSPIM_PCR_DQSEN);
 8004a92:	4914      	ldr	r1, [pc, #80]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004a94:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004a98:	4613      	mov	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4413      	add	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	3348      	adds	r3, #72	@ 0x48
 8004aa2:	443b      	add	r3, r7
 8004aa4:	3b30      	subs	r3, #48	@ 0x30
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	3b01      	subs	r3, #1
 8004aaa:	009b      	lsls	r3, r3, #2
 8004aac:	440b      	add	r3, r1
 8004aae:	6859      	ldr	r1, [r3, #4]
 8004ab0:	480c      	ldr	r0, [pc, #48]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004ab2:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	3348      	adds	r3, #72	@ 0x48
 8004ac0:	443b      	add	r3, r7
 8004ac2:	3b30      	subs	r3, #48	@ 0x30
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	3b01      	subs	r3, #1
 8004ac8:	f021 0210 	bic.w	r2, r1, #16
 8004acc:	009b      	lsls	r3, r3, #2
 8004ace:	4403      	add	r3, r0
 8004ad0:	605a      	str	r2, [r3, #4]
        }
        CLEAR_BIT(OCTOSPIM->PCR[(IOM_cfg[other_instance].NCSPort - 1U)], OCTOSPIM_PCR_NCSEN);
 8004ad2:	4904      	ldr	r1, [pc, #16]	@ (8004ae4 <HAL_OSPIM_Config+0x3b0>)
 8004ad4:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004ad8:	e006      	b.n	8004ae8 <HAL_OSPIM_Config+0x3b4>
 8004ada:	bf00      	nop
 8004adc:	a0001000 	.word	0xa0001000
 8004ae0:	a0001400 	.word	0xa0001400
 8004ae4:	50061c00 	.word	0x50061c00
 8004ae8:	4613      	mov	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4413      	add	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	3348      	adds	r3, #72	@ 0x48
 8004af2:	443b      	add	r3, r7
 8004af4:	3b2c      	subs	r3, #44	@ 0x2c
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	3b01      	subs	r3, #1
 8004afa:	009b      	lsls	r3, r3, #2
 8004afc:	440b      	add	r3, r1
 8004afe:	6859      	ldr	r1, [r3, #4]
 8004b00:	48a5      	ldr	r0, [pc, #660]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004b02:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004b06:	4613      	mov	r3, r2
 8004b08:	009b      	lsls	r3, r3, #2
 8004b0a:	4413      	add	r3, r2
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	3348      	adds	r3, #72	@ 0x48
 8004b10:	443b      	add	r3, r7
 8004b12:	3b2c      	subs	r3, #44	@ 0x2c
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	3b01      	subs	r3, #1
 8004b18:	f421 7280 	bic.w	r2, r1, #256	@ 0x100
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	4403      	add	r3, r0
 8004b20:	605a      	str	r2, [r3, #4]
        if (IOM_cfg[other_instance].IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004b22:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004b26:	4613      	mov	r3, r2
 8004b28:	009b      	lsls	r3, r3, #2
 8004b2a:	4413      	add	r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	3348      	adds	r3, #72	@ 0x48
 8004b30:	443b      	add	r3, r7
 8004b32:	3b28      	subs	r3, #40	@ 0x28
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d023      	beq.n	8004b82 <HAL_OSPIM_Config+0x44e>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004b3a:	4997      	ldr	r1, [pc, #604]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004b3c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004b40:	4613      	mov	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4413      	add	r3, r2
 8004b46:	009b      	lsls	r3, r3, #2
 8004b48:	3348      	adds	r3, #72	@ 0x48
 8004b4a:	443b      	add	r3, r7
 8004b4c:	3b28      	subs	r3, #40	@ 0x28
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3b01      	subs	r3, #1
 8004b52:	f003 0301 	and.w	r3, r3, #1
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	6859      	ldr	r1, [r3, #4]
 8004b5c:	488e      	ldr	r0, [pc, #568]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004b5e:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004b62:	4613      	mov	r3, r2
 8004b64:	009b      	lsls	r3, r3, #2
 8004b66:	4413      	add	r3, r2
 8004b68:	009b      	lsls	r3, r3, #2
 8004b6a:	3348      	adds	r3, #72	@ 0x48
 8004b6c:	443b      	add	r3, r7
 8004b6e:	3b28      	subs	r3, #40	@ 0x28
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	3b01      	subs	r3, #1
 8004b74:	f003 0301 	and.w	r3, r3, #1
 8004b78:	f421 3280 	bic.w	r2, r1, #65536	@ 0x10000
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	4403      	add	r3, r0
 8004b80:	605a      	str	r2, [r3, #4]
                    OCTOSPIM_PCR_IOLEN);
        }
        if (IOM_cfg[other_instance].IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004b82:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004b86:	4613      	mov	r3, r2
 8004b88:	009b      	lsls	r3, r3, #2
 8004b8a:	4413      	add	r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	3348      	adds	r3, #72	@ 0x48
 8004b90:	443b      	add	r3, r7
 8004b92:	3b24      	subs	r3, #36	@ 0x24
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d023      	beq.n	8004be2 <HAL_OSPIM_Config+0x4ae>
        {
          CLEAR_BIT(OCTOSPIM->PCR[((IOM_cfg[other_instance].IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004b9a:	497f      	ldr	r1, [pc, #508]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004b9c:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4413      	add	r3, r2
 8004ba6:	009b      	lsls	r3, r3, #2
 8004ba8:	3348      	adds	r3, #72	@ 0x48
 8004baa:	443b      	add	r3, r7
 8004bac:	3b24      	subs	r3, #36	@ 0x24
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	3b01      	subs	r3, #1
 8004bb2:	f003 0301 	and.w	r3, r3, #1
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	440b      	add	r3, r1
 8004bba:	6859      	ldr	r1, [r3, #4]
 8004bbc:	4876      	ldr	r0, [pc, #472]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004bbe:	f897 203d 	ldrb.w	r2, [r7, #61]	@ 0x3d
 8004bc2:	4613      	mov	r3, r2
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	3348      	adds	r3, #72	@ 0x48
 8004bcc:	443b      	add	r3, r7
 8004bce:	3b24      	subs	r3, #36	@ 0x24
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	3b01      	subs	r3, #1
 8004bd4:	f003 0301 	and.w	r3, r3, #1
 8004bd8:	f021 7280 	bic.w	r2, r1, #16777216	@ 0x1000000
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4403      	add	r3, r0
 8004be0:	605a      	str	r2, [r3, #4]
      }
#endif
    }

    /******************** Activation of new configuration *********************/
    MODIFY_REG(OCTOSPIM->PCR[(cfg->NCSPort - 1U)], (OCTOSPIM_PCR_NCSEN | OCTOSPIM_PCR_NCSSRC),
 8004be2:	4a6d      	ldr	r2, [pc, #436]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004be4:	68bb      	ldr	r3, [r7, #8]
 8004be6:	689b      	ldr	r3, [r3, #8]
 8004be8:	3b01      	subs	r3, #1
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	4413      	add	r3, r2
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bf4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004bf6:	025b      	lsls	r3, r3, #9
 8004bf8:	431a      	orrs	r2, r3
 8004bfa:	4967      	ldr	r1, [pc, #412]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	3b01      	subs	r3, #1
 8004c02:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	440b      	add	r3, r1
 8004c0a:	605a      	str	r2, [r3, #4]
      }
    }
    else
    {
#endif
      MODIFY_REG(OCTOSPIM->PCR[(cfg->ClkPort - 1U)], (OCTOSPIM_PCR_CLKEN | OCTOSPIM_PCR_CLKSRC),
 8004c0c:	4a62      	ldr	r2, [pc, #392]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f023 0203 	bic.w	r2, r3, #3
 8004c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	431a      	orrs	r2, r3
 8004c24:	495c      	ldr	r1, [pc, #368]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	3b01      	subs	r3, #1
 8004c2c:	f042 0201 	orr.w	r2, r2, #1
 8004c30:	009b      	lsls	r3, r3, #2
 8004c32:	440b      	add	r3, r1
 8004c34:	605a      	str	r2, [r3, #4]
                 (OCTOSPIM_PCR_CLKEN | (instance << OCTOSPIM_PCR_CLKSRC_Pos)));
      if (cfg->DQSPort != 0U)
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d014      	beq.n	8004c68 <HAL_OSPIM_Config+0x534>
      {
        MODIFY_REG(OCTOSPIM->PCR[(cfg->DQSPort - 1U)], (OCTOSPIM_PCR_DQSEN | OCTOSPIM_PCR_DQSSRC),
 8004c3e:	4a56      	ldr	r2, [pc, #344]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	3b01      	subs	r3, #1
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	4413      	add	r3, r2
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c52:	015b      	lsls	r3, r3, #5
 8004c54:	431a      	orrs	r2, r3
 8004c56:	4950      	ldr	r1, [pc, #320]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	3b01      	subs	r3, #1
 8004c5e:	f042 0210 	orr.w	r2, r2, #16
 8004c62:	009b      	lsls	r3, r3, #2
 8004c64:	440b      	add	r3, r1
 8004c66:	605a      	str	r2, [r3, #4]
                   (OCTOSPIM_PCR_DQSEN | (instance << OCTOSPIM_PCR_DQSSRC_Pos)));
      }

      if ((cfg->IOLowPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004c68:	68bb      	ldr	r3, [r7, #8]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d019      	beq.n	8004ca8 <HAL_OSPIM_Config+0x574>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004c74:	4a48      	ldr	r2, [pc, #288]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	3b01      	subs	r3, #1
 8004c7c:	f003 0301 	and.w	r3, r3, #1
 8004c80:	009b      	lsls	r3, r3, #2
 8004c82:	4413      	add	r3, r2
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004c8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c8c:	049b      	lsls	r3, r3, #18
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	4941      	ldr	r1, [pc, #260]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004c92:	68bb      	ldr	r3, [r7, #8]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	3b01      	subs	r3, #1
 8004c98:	f003 0301 	and.w	r3, r3, #1
 8004c9c:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	440b      	add	r3, r1
 8004ca4:	605a      	str	r2, [r3, #4]
 8004ca6:	e01c      	b.n	8004ce2 <HAL_OSPIM_Config+0x5ae>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOLowPort != HAL_OSPIM_IOPORT_NONE)
 8004ca8:	68bb      	ldr	r3, [r7, #8]
 8004caa:	68db      	ldr	r3, [r3, #12]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d018      	beq.n	8004ce2 <HAL_OSPIM_Config+0x5ae>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOLowPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004cb0:	4a39      	ldr	r2, [pc, #228]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	68db      	ldr	r3, [r3, #12]
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	f003 0301 	and.w	r3, r3, #1
 8004cbc:	009b      	lsls	r3, r3, #2
 8004cbe:	4413      	add	r3, r2
 8004cc0:	685b      	ldr	r3, [r3, #4]
 8004cc2:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8004cc6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004cc8:	069b      	lsls	r3, r3, #26
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	4932      	ldr	r1, [pc, #200]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	68db      	ldr	r3, [r3, #12]
 8004cd2:	3b01      	subs	r3, #1
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	440b      	add	r3, r1
 8004ce0:	605a      	str	r2, [r3, #4]
      else
      {
        /* Nothing to do */
      }

      if ((cfg->IOHighPort & OCTOSPIM_PCR_IOLEN) != 0U)
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	691b      	ldr	r3, [r3, #16]
 8004ce6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d019      	beq.n	8004d22 <HAL_OSPIM_Config+0x5ee>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004cee:	4a2a      	ldr	r2, [pc, #168]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	691b      	ldr	r3, [r3, #16]
 8004cf4:	3b01      	subs	r3, #1
 8004cf6:	f003 0301 	and.w	r3, r3, #1
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	4413      	add	r3, r2
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004d04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d06:	049b      	lsls	r3, r3, #18
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	4923      	ldr	r1, [pc, #140]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	3b01      	subs	r3, #1
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	f442 3240 	orr.w	r2, r2, #196608	@ 0x30000
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	440b      	add	r3, r1
 8004d1e:	605a      	str	r2, [r3, #4]
 8004d20:	e01c      	b.n	8004d5c <HAL_OSPIM_Config+0x628>
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC),
                   (OCTOSPIM_PCR_IOLEN | OCTOSPIM_PCR_IOLSRC_0 | (instance << (OCTOSPIM_PCR_IOLSRC_Pos + 1U))));
      }
      else if (cfg->IOHighPort != HAL_OSPIM_IOPORT_NONE)
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	691b      	ldr	r3, [r3, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d018      	beq.n	8004d5c <HAL_OSPIM_Config+0x628>
      {
        MODIFY_REG(OCTOSPIM->PCR[((cfg->IOHighPort - 1U)& OSPI_IOM_PORT_MASK)],
 8004d2a:	4a1b      	ldr	r2, [pc, #108]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004d2c:	68bb      	ldr	r3, [r7, #8]
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	3b01      	subs	r3, #1
 8004d32:	f003 0301 	and.w	r3, r3, #1
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4413      	add	r3, r2
 8004d3a:	685b      	ldr	r3, [r3, #4]
 8004d3c:	f023 62e0 	bic.w	r2, r3, #117440512	@ 0x7000000
 8004d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004d42:	069b      	lsls	r3, r3, #26
 8004d44:	431a      	orrs	r2, r3
 8004d46:	4914      	ldr	r1, [pc, #80]	@ (8004d98 <HAL_OSPIM_Config+0x664>)
 8004d48:	68bb      	ldr	r3, [r7, #8]
 8004d4a:	691b      	ldr	r3, [r3, #16]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	f042 7240 	orr.w	r2, r2, #50331648	@ 0x3000000
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	440b      	add	r3, r1
 8004d5a:	605a      	str	r2, [r3, #4]
#if   defined (OCTOSPIM_CR_MUXEN)
    }
#endif

    /******* Re-enable both OctoSPI after configure OctoSPI IO Manager ********/
    if ((ospi_enabled & 0x1U) != 0U)
 8004d5c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d005      	beq.n	8004d74 <HAL_OSPIM_Config+0x640>
    {
      SET_BIT(OCTOSPI1->CR, OCTOSPI_CR_EN);
 8004d68:	4b0c      	ldr	r3, [pc, #48]	@ (8004d9c <HAL_OSPIM_Config+0x668>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	4a0b      	ldr	r2, [pc, #44]	@ (8004d9c <HAL_OSPIM_Config+0x668>)
 8004d6e:	f043 0301 	orr.w	r3, r3, #1
 8004d72:	6013      	str	r3, [r2, #0]
    }
    if ((ospi_enabled & 0x2U) != 0U)
 8004d74:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d005      	beq.n	8004d8c <HAL_OSPIM_Config+0x658>
    {
      SET_BIT(OCTOSPI2->CR, OCTOSPI_CR_EN);
 8004d80:	4b07      	ldr	r3, [pc, #28]	@ (8004da0 <HAL_OSPIM_Config+0x66c>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a06      	ldr	r2, [pc, #24]	@ (8004da0 <HAL_OSPIM_Config+0x66c>)
 8004d86:	f043 0301 	orr.w	r3, r3, #1
 8004d8a:	6013      	str	r3, [r2, #0]
    }
  }

  /* Return function status */
  return status;
 8004d8c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8004d90:	4618      	mov	r0, r3
 8004d92:	3748      	adds	r7, #72	@ 0x48
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bd80      	pop	{r7, pc}
 8004d98:	50061c00 	.word	0x50061c00
 8004d9c:	a0001000 	.word	0xa0001000
 8004da0:	a0001400 	.word	0xa0001400

08004da4 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	60f8      	str	r0, [r7, #12]
 8004dac:	60b9      	str	r1, [r7, #8]
 8004dae:	603b      	str	r3, [r7, #0]
 8004db0:	4613      	mov	r3, r2
 8004db2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004db4:	e01a      	b.n	8004dec <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004db6:	69bb      	ldr	r3, [r7, #24]
 8004db8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dbc:	d016      	beq.n	8004dec <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004dbe:	f7fd ffa3 	bl	8002d08 <HAL_GetTick>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	1ad3      	subs	r3, r2, r3
 8004dc8:	69ba      	ldr	r2, [r7, #24]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d302      	bcc.n	8004dd4 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004dce:	69bb      	ldr	r3, [r7, #24]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d10b      	bne.n	8004dec <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004dda:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004de0:	f043 0201 	orr.w	r2, r3, #1
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 8004de8:	2301      	movs	r3, #1
 8004dea:	e00e      	b.n	8004e0a <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	6a1a      	ldr	r2, [r3, #32]
 8004df2:	68bb      	ldr	r3, [r7, #8]
 8004df4:	4013      	ands	r3, r2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	bf14      	ite	ne
 8004dfa:	2301      	movne	r3, #1
 8004dfc:	2300      	moveq	r3, #0
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	461a      	mov	r2, r3
 8004e02:	79fb      	ldrb	r3, [r7, #7]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d1d6      	bne.n	8004db6 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}
	...

08004e14 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8004e14:	b480      	push	{r7}
 8004e16:	b089      	sub	sp, #36	@ 0x24
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004e1e:	2300      	movs	r3, #0
 8004e20:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8004e30:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	689b      	ldr	r3, [r3, #8]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d10a      	bne.n	8004e50 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	685a      	ldr	r2, [r3, #4]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	430a      	orrs	r2, r1
 8004e4e:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2b02      	cmp	r3, #2
 8004e56:	d114      	bne.n	8004e82 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8004e60:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8004e6a:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8004e74:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8004e7e:	60fb      	str	r3, [r7, #12]
 8004e80:	e013      	b.n	8004eaa <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8004e8a:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004e94:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8004e9e:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8004ea8:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb2:	431a      	orrs	r2, r3
 8004eb4:	69bb      	ldr	r3, [r7, #24]
 8004eb6:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d012      	beq.n	8004ee6 <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8004ec0:	683b      	ldr	r3, [r7, #0]
 8004ec2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 8004ec8:	69bb      	ldr	r3, [r7, #24]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ed8:	4319      	orrs	r1, r3
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ede:	430b      	orrs	r3, r1
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	69bb      	ldr	r3, [r7, #24]
 8004ee4:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f023 021f 	bic.w	r2, r3, #31
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ef2:	431a      	orrs	r2, r3
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d009      	beq.n	8004f14 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d105      	bne.n	8004f14 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	3a01      	subs	r2, #1
 8004f12:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8004f14:	683b      	ldr	r3, [r7, #0]
 8004f16:	68db      	ldr	r3, [r3, #12]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	f000 8099 	beq.w	8005050 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d055      	beq.n	8004fd2 <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d01e      	beq.n	8004f6c <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4b68      	ldr	r3, [pc, #416]	@ (80050d4 <OSPI_ConfigCmd+0x2c0>)
 8004f34:	4013      	ands	r3, r2
 8004f36:	683a      	ldr	r2, [r7, #0]
 8004f38:	68d1      	ldr	r1, [r2, #12]
 8004f3a:	683a      	ldr	r2, [r7, #0]
 8004f3c:	6952      	ldr	r2, [r2, #20]
 8004f3e:	4311      	orrs	r1, r2
 8004f40:	683a      	ldr	r2, [r7, #0]
 8004f42:	6912      	ldr	r2, [r2, #16]
 8004f44:	4311      	orrs	r1, r2
 8004f46:	683a      	ldr	r2, [r7, #0]
 8004f48:	69d2      	ldr	r2, [r2, #28]
 8004f4a:	4311      	orrs	r1, r2
 8004f4c:	683a      	ldr	r2, [r7, #0]
 8004f4e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f50:	4311      	orrs	r1, r2
 8004f52:	683a      	ldr	r2, [r7, #0]
 8004f54:	6a12      	ldr	r2, [r2, #32]
 8004f56:	4311      	orrs	r1, r2
 8004f58:	683a      	ldr	r2, [r7, #0]
 8004f5a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f5c:	4311      	orrs	r1, r2
 8004f5e:	683a      	ldr	r2, [r7, #0]
 8004f60:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004f62:	430a      	orrs	r2, r1
 8004f64:	431a      	orrs	r2, r3
 8004f66:	69bb      	ldr	r3, [r7, #24]
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	e028      	b.n	8004fbe <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004f74:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f78:	683a      	ldr	r2, [r7, #0]
 8004f7a:	68d1      	ldr	r1, [r2, #12]
 8004f7c:	683a      	ldr	r2, [r7, #0]
 8004f7e:	6952      	ldr	r2, [r2, #20]
 8004f80:	4311      	orrs	r1, r2
 8004f82:	683a      	ldr	r2, [r7, #0]
 8004f84:	6912      	ldr	r2, [r2, #16]
 8004f86:	4311      	orrs	r1, r2
 8004f88:	683a      	ldr	r2, [r7, #0]
 8004f8a:	69d2      	ldr	r2, [r2, #28]
 8004f8c:	4311      	orrs	r1, r2
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004f92:	4311      	orrs	r1, r2
 8004f94:	683a      	ldr	r2, [r7, #0]
 8004f96:	6a12      	ldr	r2, [r2, #32]
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	431a      	orrs	r2, r3
 8004f9c:	69bb      	ldr	r3, [r7, #24]
 8004f9e:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fa4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004fa8:	d109      	bne.n	8004fbe <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8004faa:	683b      	ldr	r3, [r7, #0]
 8004fac:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004fae:	2b08      	cmp	r3, #8
 8004fb0:	d105      	bne.n	8004fbe <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8004fb2:	69bb      	ldr	r3, [r7, #24]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	689a      	ldr	r2, [r3, #8]
 8004fc2:	693b      	ldr	r3, [r7, #16]
 8004fc4:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	683a      	ldr	r2, [r7, #0]
 8004fcc:	6992      	ldr	r2, [r2, #24]
 8004fce:	649a      	str	r2, [r3, #72]	@ 0x48
 8004fd0:	e078      	b.n	80050c4 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d017      	beq.n	800500a <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8004fda:	69bb      	ldr	r3, [r7, #24]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8004fe2:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	68d1      	ldr	r1, [r2, #12]
 8004fea:	683a      	ldr	r2, [r7, #0]
 8004fec:	6952      	ldr	r2, [r2, #20]
 8004fee:	4311      	orrs	r1, r2
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	6912      	ldr	r2, [r2, #16]
 8004ff4:	4311      	orrs	r1, r2
 8004ff6:	683a      	ldr	r2, [r7, #0]
 8004ff8:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004ffa:	4311      	orrs	r1, r2
 8004ffc:	683a      	ldr	r2, [r7, #0]
 8004ffe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005000:	430a      	orrs	r2, r1
 8005002:	431a      	orrs	r2, r3
 8005004:	69bb      	ldr	r3, [r7, #24]
 8005006:	601a      	str	r2, [r3, #0]
 8005008:	e01d      	b.n	8005046 <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800500a:	69bb      	ldr	r3, [r7, #24]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	68d9      	ldr	r1, [r3, #12]
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	695b      	ldr	r3, [r3, #20]
 800501a:	4319      	orrs	r1, r3
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	691b      	ldr	r3, [r3, #16]
 8005020:	430b      	orrs	r3, r1
 8005022:	431a      	orrs	r2, r3
 8005024:	69bb      	ldr	r3, [r7, #24]
 8005026:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800502c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005030:	d109      	bne.n	8005046 <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8005036:	2b08      	cmp	r3, #8
 8005038:	d105      	bne.n	8005046 <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 800503a:	69bb      	ldr	r3, [r7, #24]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	689a      	ldr	r2, [r3, #8]
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	601a      	str	r2, [r3, #0]
 800504e:	e039      	b.n	80050c4 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8005050:	683b      	ldr	r3, [r7, #0]
 8005052:	69db      	ldr	r3, [r3, #28]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d030      	beq.n	80050ba <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505c:	2b00      	cmp	r3, #0
 800505e:	d017      	beq.n	8005090 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8005068:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800506c:	683a      	ldr	r2, [r7, #0]
 800506e:	69d1      	ldr	r1, [r2, #28]
 8005070:	683a      	ldr	r2, [r7, #0]
 8005072:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005074:	4311      	orrs	r1, r2
 8005076:	683a      	ldr	r2, [r7, #0]
 8005078:	6a12      	ldr	r2, [r2, #32]
 800507a:	4311      	orrs	r1, r2
 800507c:	683a      	ldr	r2, [r7, #0]
 800507e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005080:	4311      	orrs	r1, r2
 8005082:	683a      	ldr	r2, [r7, #0]
 8005084:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005086:	430a      	orrs	r2, r1
 8005088:	431a      	orrs	r2, r3
 800508a:	69bb      	ldr	r3, [r7, #24]
 800508c:	601a      	str	r2, [r3, #0]
 800508e:	e00e      	b.n	80050ae <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	69d9      	ldr	r1, [r3, #28]
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	4319      	orrs	r1, r3
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	6a1b      	ldr	r3, [r3, #32]
 80050a6:	430b      	orrs	r3, r1
 80050a8:	431a      	orrs	r2, r3
 80050aa:	69bb      	ldr	r3, [r7, #24]
 80050ac:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	683a      	ldr	r2, [r7, #0]
 80050b4:	6992      	ldr	r2, [r2, #24]
 80050b6:	649a      	str	r2, [r3, #72]	@ 0x48
 80050b8:	e004      	b.n	80050c4 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2208      	movs	r2, #8
 80050c2:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80050c4:	7ffb      	ldrb	r3, [r7, #31]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3724      	adds	r7, #36	@ 0x24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d0:	4770      	bx	lr
 80050d2:	bf00      	nop
 80050d4:	f0ffc0c0 	.word	0xf0ffc0c0

080050d8 <OSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  cfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPIM_GetConfig(uint8_t instance_nb, OSPIM_CfgTypeDef *cfg)
{
 80050d8:	b480      	push	{r7}
 80050da:	b087      	sub	sp, #28
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	6039      	str	r1, [r7, #0]
 80050e2:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 80050e4:	2300      	movs	r3, #0
 80050e6:	75fb      	strb	r3, [r7, #23]
  uint32_t reg;
  uint32_t value = 0U;
 80050e8:	2300      	movs	r3, #0
 80050ea:	613b      	str	r3, [r7, #16]
  uint32_t index;

  if ((instance_nb == 0U) || (instance_nb > OSPI_NB_INSTANCE) || (cfg == NULL))
 80050ec:	79fb      	ldrb	r3, [r7, #7]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d005      	beq.n	80050fe <OSPIM_GetConfig+0x26>
 80050f2:	79fb      	ldrb	r3, [r7, #7]
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d802      	bhi.n	80050fe <OSPIM_GetConfig+0x26>
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d102      	bne.n	8005104 <OSPIM_GetConfig+0x2c>
  {
    /* Invalid parameter -> error returned */
    status = HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	75fb      	strb	r3, [r7, #23]
 8005102:	e08e      	b.n	8005222 <OSPIM_GetConfig+0x14a>
  }
  else
  {
    /* Initialize the structure */
    cfg->ClkPort    = 0U;
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	2200      	movs	r2, #0
 8005108:	601a      	str	r2, [r3, #0]
    cfg->DQSPort    = 0U;
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2200      	movs	r2, #0
 800510e:	605a      	str	r2, [r3, #4]
    cfg->NCSPort    = 0U;
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2200      	movs	r2, #0
 8005114:	609a      	str	r2, [r3, #8]
    cfg->IOLowPort  = 0U;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	2200      	movs	r2, #0
 800511a:	60da      	str	r2, [r3, #12]
    cfg->IOHighPort = 0U;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	2200      	movs	r2, #0
 8005120:	611a      	str	r2, [r3, #16]

    if (instance_nb == 2U)
 8005122:	79fb      	ldrb	r3, [r7, #7]
 8005124:	2b02      	cmp	r3, #2
 8005126:	d101      	bne.n	800512c <OSPIM_GetConfig+0x54>
    {
#if   defined (OCTOSPIM_CR_MUXEN)
      if ((OCTOSPIM->CR & OCTOSPIM_CR_MUXEN) == 0U)
      {
#endif
        value = (OCTOSPIM_PCR_CLKSRC | OCTOSPIM_PCR_DQSSRC | OCTOSPIM_PCR_NCSSRC
 8005128:	4b41      	ldr	r3, [pc, #260]	@ (8005230 <OSPIM_GetConfig+0x158>)
 800512a:	613b      	str	r3, [r7, #16]
      }
#endif
    }

    /* Get the information about the instance */
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 800512c:	2300      	movs	r3, #0
 800512e:	60fb      	str	r3, [r7, #12]
 8005130:	e074      	b.n	800521c <OSPIM_GetConfig+0x144>
    {
      reg = OCTOSPIM->PCR[index];
 8005132:	4a40      	ldr	r2, [pc, #256]	@ (8005234 <OSPIM_GetConfig+0x15c>)
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	4413      	add	r3, r2
 800513a:	685b      	ldr	r3, [r3, #4]
 800513c:	60bb      	str	r3, [r7, #8]

      if ((reg & OCTOSPIM_PCR_CLKEN) != 0U)
 800513e:	68bb      	ldr	r3, [r7, #8]
 8005140:	f003 0301 	and.w	r3, r3, #1
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <OSPIM_GetConfig+0x86>
      {
        /* The clock is enabled on this port */
        if ((reg & OCTOSPIM_PCR_CLKSRC) == (value & OCTOSPIM_PCR_CLKSRC))
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	693b      	ldr	r3, [r7, #16]
 800514c:	4053      	eors	r3, r2
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d103      	bne.n	800515e <OSPIM_GetConfig+0x86>
        {
          /* The clock correspond to the instance passed as parameter */
          cfg->ClkPort = index + 1U;
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	1c5a      	adds	r2, r3, #1
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	601a      	str	r2, [r3, #0]
        }
      }

      if ((reg & OCTOSPIM_PCR_DQSEN) != 0U)
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	f003 0310 	and.w	r3, r3, #16
 8005164:	2b00      	cmp	r3, #0
 8005166:	d00a      	beq.n	800517e <OSPIM_GetConfig+0xa6>
      {
        /* The DQS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_DQSSRC) == (value & OCTOSPIM_PCR_DQSSRC))
 8005168:	68ba      	ldr	r2, [r7, #8]
 800516a:	693b      	ldr	r3, [r7, #16]
 800516c:	4053      	eors	r3, r2
 800516e:	f003 0320 	and.w	r3, r3, #32
 8005172:	2b00      	cmp	r3, #0
 8005174:	d103      	bne.n	800517e <OSPIM_GetConfig+0xa6>
        {
          /* The DQS correspond to the instance passed as parameter */
          cfg->DQSPort = index + 1U;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	1c5a      	adds	r2, r3, #1
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	605a      	str	r2, [r3, #4]
        }
      }

      if ((reg & OCTOSPIM_PCR_NCSEN) != 0U)
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005184:	2b00      	cmp	r3, #0
 8005186:	d00a      	beq.n	800519e <OSPIM_GetConfig+0xc6>
      {
        /* The nCS is enabled on this port */
        if ((reg & OCTOSPIM_PCR_NCSSRC) == (value & OCTOSPIM_PCR_NCSSRC))
 8005188:	68ba      	ldr	r2, [r7, #8]
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	4053      	eors	r3, r2
 800518e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005192:	2b00      	cmp	r3, #0
 8005194:	d103      	bne.n	800519e <OSPIM_GetConfig+0xc6>
        {
          /* The nCS correspond to the instance passed as parameter */
          cfg->NCSPort = index + 1U;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	683b      	ldr	r3, [r7, #0]
 800519c:	609a      	str	r2, [r3, #8]
        }
      }

      if ((reg & OCTOSPIM_PCR_IOLEN) != 0U)
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d018      	beq.n	80051da <OSPIM_GetConfig+0x102>
      {
        /* The IO Low is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOLSRC_1) == (value & OCTOSPIM_PCR_IOLSRC_1))
 80051a8:	68ba      	ldr	r2, [r7, #8]
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	4053      	eors	r3, r2
 80051ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d111      	bne.n	80051da <OSPIM_GetConfig+0x102>
        {
          /* The IO Low correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOLSRC_0) == 0U)
 80051b6:	68bb      	ldr	r3, [r7, #8]
 80051b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d106      	bne.n	80051ce <OSPIM_GetConfig+0xf6>
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	3301      	adds	r3, #1
 80051c4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	60da      	str	r2, [r3, #12]
 80051cc:	e005      	b.n	80051da <OSPIM_GetConfig+0x102>
          }
          else
          {
            cfg->IOLowPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	3301      	adds	r3, #1
 80051d2:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	60da      	str	r2, [r3, #12]
          }
        }
      }

      if ((reg & OCTOSPIM_PCR_IOHEN) != 0U)
 80051da:	68bb      	ldr	r3, [r7, #8]
 80051dc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d018      	beq.n	8005216 <OSPIM_GetConfig+0x13e>
      {
        /* The IO High is enabled on this port */
        if ((reg & OCTOSPIM_PCR_IOHSRC_1) == (value & OCTOSPIM_PCR_IOHSRC_1))
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	4053      	eors	r3, r2
 80051ea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d111      	bne.n	8005216 <OSPIM_GetConfig+0x13e>
        {
          /* The IO High correspond to the instance passed as parameter */
          if ((reg & OCTOSPIM_PCR_IOHSRC_0) == 0U)
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d106      	bne.n	800520a <OSPIM_GetConfig+0x132>
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOLEN | (index + 1U));
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	3301      	adds	r3, #1
 8005200:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	611a      	str	r2, [r3, #16]
 8005208:	e005      	b.n	8005216 <OSPIM_GetConfig+0x13e>
          }
          else
          {
            cfg->IOHighPort = (OCTOSPIM_PCR_IOHEN | (index + 1U));
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	3301      	adds	r3, #1
 800520e:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	611a      	str	r2, [r3, #16]
    for (index = 0U; index < OSPI_IOM_NB_PORTS; index ++)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	3301      	adds	r3, #1
 800521a:	60fb      	str	r3, [r7, #12]
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	2b01      	cmp	r3, #1
 8005220:	d987      	bls.n	8005132 <OSPIM_GetConfig+0x5a>
      }
    }
  }

  /* Return function status */
  return status;
 8005222:	7dfb      	ldrb	r3, [r7, #23]
}
 8005224:	4618      	mov	r0, r3
 8005226:	371c      	adds	r7, #28
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	04040222 	.word	0x04040222
 8005234:	50061c00 	.word	0x50061c00

08005238 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005238:	b480      	push	{r7}
 800523a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800523c:	4b0d      	ldr	r3, [pc, #52]	@ (8005274 <HAL_PWREx_GetVoltageRange+0x3c>)
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005244:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005248:	d102      	bne.n	8005250 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800524a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800524e:	e00b      	b.n	8005268 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005250:	4b08      	ldr	r3, [pc, #32]	@ (8005274 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005252:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005256:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800525a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800525e:	d102      	bne.n	8005266 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005260:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005264:	e000      	b.n	8005268 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005266:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005268:	4618      	mov	r0, r3
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	40007000 	.word	0x40007000

08005278 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005278:	b480      	push	{r7}
 800527a:	b085      	sub	sp, #20
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d141      	bne.n	800530a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005286:	4b4b      	ldr	r3, [pc, #300]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800528e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005292:	d131      	bne.n	80052f8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005294:	4b47      	ldr	r3, [pc, #284]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005296:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800529a:	4a46      	ldr	r2, [pc, #280]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800529c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80052a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80052a4:	4b43      	ldr	r3, [pc, #268]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80052ac:	4a41      	ldr	r2, [pc, #260]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80052b2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80052b4:	4b40      	ldr	r3, [pc, #256]	@ (80053b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	2232      	movs	r2, #50	@ 0x32
 80052ba:	fb02 f303 	mul.w	r3, r2, r3
 80052be:	4a3f      	ldr	r2, [pc, #252]	@ (80053bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80052c0:	fba2 2303 	umull	r2, r3, r2, r3
 80052c4:	0c9b      	lsrs	r3, r3, #18
 80052c6:	3301      	adds	r3, #1
 80052c8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052ca:	e002      	b.n	80052d2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	3b01      	subs	r3, #1
 80052d0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80052d2:	4b38      	ldr	r3, [pc, #224]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052d4:	695b      	ldr	r3, [r3, #20]
 80052d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052de:	d102      	bne.n	80052e6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f2      	bne.n	80052cc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052e6:	4b33      	ldr	r3, [pc, #204]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052e8:	695b      	ldr	r3, [r3, #20]
 80052ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052f2:	d158      	bne.n	80053a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80052f4:	2303      	movs	r3, #3
 80052f6:	e057      	b.n	80053a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80052f8:	4b2e      	ldr	r3, [pc, #184]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80052fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80052fe:	4a2d      	ldr	r2, [pc, #180]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005300:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005304:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005308:	e04d      	b.n	80053a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005310:	d141      	bne.n	8005396 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005312:	4b28      	ldr	r3, [pc, #160]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800531a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800531e:	d131      	bne.n	8005384 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005320:	4b24      	ldr	r3, [pc, #144]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005326:	4a23      	ldr	r2, [pc, #140]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800532c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005330:	4b20      	ldr	r3, [pc, #128]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005338:	4a1e      	ldr	r2, [pc, #120]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800533a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800533e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005340:	4b1d      	ldr	r3, [pc, #116]	@ (80053b8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	2232      	movs	r2, #50	@ 0x32
 8005346:	fb02 f303 	mul.w	r3, r2, r3
 800534a:	4a1c      	ldr	r2, [pc, #112]	@ (80053bc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800534c:	fba2 2303 	umull	r2, r3, r2, r3
 8005350:	0c9b      	lsrs	r3, r3, #18
 8005352:	3301      	adds	r3, #1
 8005354:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005356:	e002      	b.n	800535e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	3b01      	subs	r3, #1
 800535c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800535e:	4b15      	ldr	r3, [pc, #84]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005360:	695b      	ldr	r3, [r3, #20]
 8005362:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005366:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800536a:	d102      	bne.n	8005372 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1f2      	bne.n	8005358 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005372:	4b10      	ldr	r3, [pc, #64]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005374:	695b      	ldr	r3, [r3, #20]
 8005376:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800537a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800537e:	d112      	bne.n	80053a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e011      	b.n	80053a8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005384:	4b0b      	ldr	r3, [pc, #44]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005386:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800538a:	4a0a      	ldr	r2, [pc, #40]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800538c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005390:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005394:	e007      	b.n	80053a6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005396:	4b07      	ldr	r3, [pc, #28]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800539e:	4a05      	ldr	r2, [pc, #20]	@ (80053b4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80053a0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80053a4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr
 80053b4:	40007000 	.word	0x40007000
 80053b8:	20000000 	.word	0x20000000
 80053bc:	431bde83 	.word	0x431bde83

080053c0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d102      	bne.n	80053d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	f000 bc08 	b.w	8005be4 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053d4:	4b96      	ldr	r3, [pc, #600]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80053d6:	689b      	ldr	r3, [r3, #8]
 80053d8:	f003 030c 	and.w	r3, r3, #12
 80053dc:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053de:	4b94      	ldr	r3, [pc, #592]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80053e0:	68db      	ldr	r3, [r3, #12]
 80053e2:	f003 0303 	and.w	r3, r3, #3
 80053e6:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f003 0310 	and.w	r3, r3, #16
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	f000 80e4 	beq.w	80055be <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80053f6:	69bb      	ldr	r3, [r7, #24]
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d007      	beq.n	800540c <HAL_RCC_OscConfig+0x4c>
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	2b0c      	cmp	r3, #12
 8005400:	f040 808b 	bne.w	800551a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005404:	697b      	ldr	r3, [r7, #20]
 8005406:	2b01      	cmp	r3, #1
 8005408:	f040 8087 	bne.w	800551a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800540c:	4b88      	ldr	r3, [pc, #544]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d005      	beq.n	8005424 <HAL_RCC_OscConfig+0x64>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d101      	bne.n	8005424 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005420:	2301      	movs	r3, #1
 8005422:	e3df      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6a1a      	ldr	r2, [r3, #32]
 8005428:	4b81      	ldr	r3, [pc, #516]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f003 0308 	and.w	r3, r3, #8
 8005430:	2b00      	cmp	r3, #0
 8005432:	d004      	beq.n	800543e <HAL_RCC_OscConfig+0x7e>
 8005434:	4b7e      	ldr	r3, [pc, #504]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800543c:	e005      	b.n	800544a <HAL_RCC_OscConfig+0x8a>
 800543e:	4b7c      	ldr	r3, [pc, #496]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005440:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005444:	091b      	lsrs	r3, r3, #4
 8005446:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800544a:	4293      	cmp	r3, r2
 800544c:	d223      	bcs.n	8005496 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6a1b      	ldr	r3, [r3, #32]
 8005452:	4618      	mov	r0, r3
 8005454:	f000 fdfe 	bl	8006054 <RCC_SetFlashLatencyFromMSIRange>
 8005458:	4603      	mov	r3, r0
 800545a:	2b00      	cmp	r3, #0
 800545c:	d001      	beq.n	8005462 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800545e:	2301      	movs	r3, #1
 8005460:	e3c0      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005462:	4b73      	ldr	r3, [pc, #460]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4a72      	ldr	r2, [pc, #456]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005468:	f043 0308 	orr.w	r3, r3, #8
 800546c:	6013      	str	r3, [r2, #0]
 800546e:	4b70      	ldr	r3, [pc, #448]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	496d      	ldr	r1, [pc, #436]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800547c:	4313      	orrs	r3, r2
 800547e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005480:	4b6b      	ldr	r3, [pc, #428]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	69db      	ldr	r3, [r3, #28]
 800548c:	021b      	lsls	r3, r3, #8
 800548e:	4968      	ldr	r1, [pc, #416]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005490:	4313      	orrs	r3, r2
 8005492:	604b      	str	r3, [r1, #4]
 8005494:	e025      	b.n	80054e2 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005496:	4b66      	ldr	r3, [pc, #408]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a65      	ldr	r2, [pc, #404]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800549c:	f043 0308 	orr.w	r3, r3, #8
 80054a0:	6013      	str	r3, [r2, #0]
 80054a2:	4b63      	ldr	r3, [pc, #396]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6a1b      	ldr	r3, [r3, #32]
 80054ae:	4960      	ldr	r1, [pc, #384]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054b4:	4b5e      	ldr	r3, [pc, #376]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80054b6:	685b      	ldr	r3, [r3, #4]
 80054b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	69db      	ldr	r3, [r3, #28]
 80054c0:	021b      	lsls	r3, r3, #8
 80054c2:	495b      	ldr	r1, [pc, #364]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80054c4:	4313      	orrs	r3, r2
 80054c6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d109      	bne.n	80054e2 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6a1b      	ldr	r3, [r3, #32]
 80054d2:	4618      	mov	r0, r3
 80054d4:	f000 fdbe 	bl	8006054 <RCC_SetFlashLatencyFromMSIRange>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d001      	beq.n	80054e2 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e380      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80054e2:	f000 fcc1 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 80054e6:	4602      	mov	r2, r0
 80054e8:	4b51      	ldr	r3, [pc, #324]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	091b      	lsrs	r3, r3, #4
 80054ee:	f003 030f 	and.w	r3, r3, #15
 80054f2:	4950      	ldr	r1, [pc, #320]	@ (8005634 <HAL_RCC_OscConfig+0x274>)
 80054f4:	5ccb      	ldrb	r3, [r1, r3]
 80054f6:	f003 031f 	and.w	r3, r3, #31
 80054fa:	fa22 f303 	lsr.w	r3, r2, r3
 80054fe:	4a4e      	ldr	r2, [pc, #312]	@ (8005638 <HAL_RCC_OscConfig+0x278>)
 8005500:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005502:	4b4e      	ldr	r3, [pc, #312]	@ (800563c <HAL_RCC_OscConfig+0x27c>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4618      	mov	r0, r3
 8005508:	f7fc fe8a 	bl	8002220 <HAL_InitTick>
 800550c:	4603      	mov	r3, r0
 800550e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005510:	7bfb      	ldrb	r3, [r7, #15]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d052      	beq.n	80055bc <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005516:	7bfb      	ldrb	r3, [r7, #15]
 8005518:	e364      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d032      	beq.n	8005588 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005522:	4b43      	ldr	r3, [pc, #268]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a42      	ldr	r2, [pc, #264]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005528:	f043 0301 	orr.w	r3, r3, #1
 800552c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800552e:	f7fd fbeb 	bl	8002d08 <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005536:	f7fd fbe7 	bl	8002d08 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e34d      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005548:	4b39      	ldr	r3, [pc, #228]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0302 	and.w	r3, r3, #2
 8005550:	2b00      	cmp	r3, #0
 8005552:	d0f0      	beq.n	8005536 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005554:	4b36      	ldr	r3, [pc, #216]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a35      	ldr	r2, [pc, #212]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800555a:	f043 0308 	orr.w	r3, r3, #8
 800555e:	6013      	str	r3, [r2, #0]
 8005560:	4b33      	ldr	r3, [pc, #204]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a1b      	ldr	r3, [r3, #32]
 800556c:	4930      	ldr	r1, [pc, #192]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800556e:	4313      	orrs	r3, r2
 8005570:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005572:	4b2f      	ldr	r3, [pc, #188]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005574:	685b      	ldr	r3, [r3, #4]
 8005576:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	021b      	lsls	r3, r3, #8
 8005580:	492b      	ldr	r1, [pc, #172]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005582:	4313      	orrs	r3, r2
 8005584:	604b      	str	r3, [r1, #4]
 8005586:	e01a      	b.n	80055be <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005588:	4b29      	ldr	r3, [pc, #164]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a28      	ldr	r2, [pc, #160]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800558e:	f023 0301 	bic.w	r3, r3, #1
 8005592:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005594:	f7fd fbb8 	bl	8002d08 <HAL_GetTick>
 8005598:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800559a:	e008      	b.n	80055ae <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800559c:	f7fd fbb4 	bl	8002d08 <HAL_GetTick>
 80055a0:	4602      	mov	r2, r0
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b02      	cmp	r3, #2
 80055a8:	d901      	bls.n	80055ae <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	e31a      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80055ae:	4b20      	ldr	r3, [pc, #128]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0302 	and.w	r3, r3, #2
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d1f0      	bne.n	800559c <HAL_RCC_OscConfig+0x1dc>
 80055ba:	e000      	b.n	80055be <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80055bc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0301 	and.w	r3, r3, #1
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d073      	beq.n	80056b2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80055ca:	69bb      	ldr	r3, [r7, #24]
 80055cc:	2b08      	cmp	r3, #8
 80055ce:	d005      	beq.n	80055dc <HAL_RCC_OscConfig+0x21c>
 80055d0:	69bb      	ldr	r3, [r7, #24]
 80055d2:	2b0c      	cmp	r3, #12
 80055d4:	d10e      	bne.n	80055f4 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80055d6:	697b      	ldr	r3, [r7, #20]
 80055d8:	2b03      	cmp	r3, #3
 80055da:	d10b      	bne.n	80055f4 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055dc:	4b14      	ldr	r3, [pc, #80]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d063      	beq.n	80056b0 <HAL_RCC_OscConfig+0x2f0>
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d15f      	bne.n	80056b0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80055f0:	2301      	movs	r3, #1
 80055f2:	e2f7      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	685b      	ldr	r3, [r3, #4]
 80055f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80055fc:	d106      	bne.n	800560c <HAL_RCC_OscConfig+0x24c>
 80055fe:	4b0c      	ldr	r3, [pc, #48]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	4a0b      	ldr	r2, [pc, #44]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005604:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005608:	6013      	str	r3, [r2, #0]
 800560a:	e025      	b.n	8005658 <HAL_RCC_OscConfig+0x298>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005614:	d114      	bne.n	8005640 <HAL_RCC_OscConfig+0x280>
 8005616:	4b06      	ldr	r3, [pc, #24]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	4a05      	ldr	r2, [pc, #20]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 800561c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005620:	6013      	str	r3, [r2, #0]
 8005622:	4b03      	ldr	r3, [pc, #12]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a02      	ldr	r2, [pc, #8]	@ (8005630 <HAL_RCC_OscConfig+0x270>)
 8005628:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800562c:	6013      	str	r3, [r2, #0]
 800562e:	e013      	b.n	8005658 <HAL_RCC_OscConfig+0x298>
 8005630:	40021000 	.word	0x40021000
 8005634:	08009f28 	.word	0x08009f28
 8005638:	20000000 	.word	0x20000000
 800563c:	20000088 	.word	0x20000088
 8005640:	4ba0      	ldr	r3, [pc, #640]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4a9f      	ldr	r2, [pc, #636]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005646:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800564a:	6013      	str	r3, [r2, #0]
 800564c:	4b9d      	ldr	r3, [pc, #628]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	4a9c      	ldr	r2, [pc, #624]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005652:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005656:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d013      	beq.n	8005688 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005660:	f7fd fb52 	bl	8002d08 <HAL_GetTick>
 8005664:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005666:	e008      	b.n	800567a <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005668:	f7fd fb4e 	bl	8002d08 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b64      	cmp	r3, #100	@ 0x64
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e2b4      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800567a:	4b92      	ldr	r3, [pc, #584]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d0f0      	beq.n	8005668 <HAL_RCC_OscConfig+0x2a8>
 8005686:	e014      	b.n	80056b2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005688:	f7fd fb3e 	bl	8002d08 <HAL_GetTick>
 800568c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800568e:	e008      	b.n	80056a2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005690:	f7fd fb3a 	bl	8002d08 <HAL_GetTick>
 8005694:	4602      	mov	r2, r0
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	1ad3      	subs	r3, r2, r3
 800569a:	2b64      	cmp	r3, #100	@ 0x64
 800569c:	d901      	bls.n	80056a2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800569e:	2303      	movs	r3, #3
 80056a0:	e2a0      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80056a2:	4b88      	ldr	r3, [pc, #544]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d1f0      	bne.n	8005690 <HAL_RCC_OscConfig+0x2d0>
 80056ae:	e000      	b.n	80056b2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f003 0302 	and.w	r3, r3, #2
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d060      	beq.n	8005780 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80056be:	69bb      	ldr	r3, [r7, #24]
 80056c0:	2b04      	cmp	r3, #4
 80056c2:	d005      	beq.n	80056d0 <HAL_RCC_OscConfig+0x310>
 80056c4:	69bb      	ldr	r3, [r7, #24]
 80056c6:	2b0c      	cmp	r3, #12
 80056c8:	d119      	bne.n	80056fe <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	2b02      	cmp	r3, #2
 80056ce:	d116      	bne.n	80056fe <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056d0:	4b7c      	ldr	r3, [pc, #496]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d005      	beq.n	80056e8 <HAL_RCC_OscConfig+0x328>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	68db      	ldr	r3, [r3, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d101      	bne.n	80056e8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80056e4:	2301      	movs	r3, #1
 80056e6:	e27d      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056e8:	4b76      	ldr	r3, [pc, #472]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	691b      	ldr	r3, [r3, #16]
 80056f4:	061b      	lsls	r3, r3, #24
 80056f6:	4973      	ldr	r1, [pc, #460]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80056f8:	4313      	orrs	r3, r2
 80056fa:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80056fc:	e040      	b.n	8005780 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	68db      	ldr	r3, [r3, #12]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d023      	beq.n	800574e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005706:	4b6f      	ldr	r3, [pc, #444]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	4a6e      	ldr	r2, [pc, #440]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800570c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005710:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005712:	f7fd faf9 	bl	8002d08 <HAL_GetTick>
 8005716:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005718:	e008      	b.n	800572c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800571a:	f7fd faf5 	bl	8002d08 <HAL_GetTick>
 800571e:	4602      	mov	r2, r0
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	1ad3      	subs	r3, r2, r3
 8005724:	2b02      	cmp	r3, #2
 8005726:	d901      	bls.n	800572c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005728:	2303      	movs	r3, #3
 800572a:	e25b      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800572c:	4b65      	ldr	r3, [pc, #404]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005734:	2b00      	cmp	r3, #0
 8005736:	d0f0      	beq.n	800571a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005738:	4b62      	ldr	r3, [pc, #392]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800573a:	685b      	ldr	r3, [r3, #4]
 800573c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	691b      	ldr	r3, [r3, #16]
 8005744:	061b      	lsls	r3, r3, #24
 8005746:	495f      	ldr	r1, [pc, #380]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005748:	4313      	orrs	r3, r2
 800574a:	604b      	str	r3, [r1, #4]
 800574c:	e018      	b.n	8005780 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800574e:	4b5d      	ldr	r3, [pc, #372]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	4a5c      	ldr	r2, [pc, #368]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005754:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005758:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800575a:	f7fd fad5 	bl	8002d08 <HAL_GetTick>
 800575e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005760:	e008      	b.n	8005774 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005762:	f7fd fad1 	bl	8002d08 <HAL_GetTick>
 8005766:	4602      	mov	r2, r0
 8005768:	693b      	ldr	r3, [r7, #16]
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b02      	cmp	r3, #2
 800576e:	d901      	bls.n	8005774 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005770:	2303      	movs	r3, #3
 8005772:	e237      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005774:	4b53      	ldr	r3, [pc, #332]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800577c:	2b00      	cmp	r3, #0
 800577e:	d1f0      	bne.n	8005762 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	f003 0308 	and.w	r3, r3, #8
 8005788:	2b00      	cmp	r3, #0
 800578a:	d03c      	beq.n	8005806 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	695b      	ldr	r3, [r3, #20]
 8005790:	2b00      	cmp	r3, #0
 8005792:	d01c      	beq.n	80057ce <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005794:	4b4b      	ldr	r3, [pc, #300]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005796:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800579a:	4a4a      	ldr	r2, [pc, #296]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800579c:	f043 0301 	orr.w	r3, r3, #1
 80057a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057a4:	f7fd fab0 	bl	8002d08 <HAL_GetTick>
 80057a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057aa:	e008      	b.n	80057be <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057ac:	f7fd faac 	bl	8002d08 <HAL_GetTick>
 80057b0:	4602      	mov	r2, r0
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	1ad3      	subs	r3, r2, r3
 80057b6:	2b02      	cmp	r3, #2
 80057b8:	d901      	bls.n	80057be <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80057ba:	2303      	movs	r3, #3
 80057bc:	e212      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80057be:	4b41      	ldr	r3, [pc, #260]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80057c0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057c4:	f003 0302 	and.w	r3, r3, #2
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d0ef      	beq.n	80057ac <HAL_RCC_OscConfig+0x3ec>
 80057cc:	e01b      	b.n	8005806 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057ce:	4b3d      	ldr	r3, [pc, #244]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80057d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057d4:	4a3b      	ldr	r2, [pc, #236]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80057d6:	f023 0301 	bic.w	r3, r3, #1
 80057da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057de:	f7fd fa93 	bl	8002d08 <HAL_GetTick>
 80057e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80057e4:	e008      	b.n	80057f8 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057e6:	f7fd fa8f 	bl	8002d08 <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e1f5      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80057f8:	4b32      	ldr	r3, [pc, #200]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80057fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80057fe:	f003 0302 	and.w	r3, r3, #2
 8005802:	2b00      	cmp	r3, #0
 8005804:	d1ef      	bne.n	80057e6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f003 0304 	and.w	r3, r3, #4
 800580e:	2b00      	cmp	r3, #0
 8005810:	f000 80a6 	beq.w	8005960 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005814:	2300      	movs	r3, #0
 8005816:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005818:	4b2a      	ldr	r3, [pc, #168]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800581a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800581c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005820:	2b00      	cmp	r3, #0
 8005822:	d10d      	bne.n	8005840 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005824:	4b27      	ldr	r3, [pc, #156]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005826:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005828:	4a26      	ldr	r2, [pc, #152]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800582a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800582e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005830:	4b24      	ldr	r3, [pc, #144]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005834:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005838:	60bb      	str	r3, [r7, #8]
 800583a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800583c:	2301      	movs	r3, #1
 800583e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005840:	4b21      	ldr	r3, [pc, #132]	@ (80058c8 <HAL_RCC_OscConfig+0x508>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005848:	2b00      	cmp	r3, #0
 800584a:	d118      	bne.n	800587e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800584c:	4b1e      	ldr	r3, [pc, #120]	@ (80058c8 <HAL_RCC_OscConfig+0x508>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a1d      	ldr	r2, [pc, #116]	@ (80058c8 <HAL_RCC_OscConfig+0x508>)
 8005852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005856:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005858:	f7fd fa56 	bl	8002d08 <HAL_GetTick>
 800585c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800585e:	e008      	b.n	8005872 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005860:	f7fd fa52 	bl	8002d08 <HAL_GetTick>
 8005864:	4602      	mov	r2, r0
 8005866:	693b      	ldr	r3, [r7, #16]
 8005868:	1ad3      	subs	r3, r2, r3
 800586a:	2b02      	cmp	r3, #2
 800586c:	d901      	bls.n	8005872 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800586e:	2303      	movs	r3, #3
 8005870:	e1b8      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005872:	4b15      	ldr	r3, [pc, #84]	@ (80058c8 <HAL_RCC_OscConfig+0x508>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800587a:	2b00      	cmp	r3, #0
 800587c:	d0f0      	beq.n	8005860 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	2b01      	cmp	r3, #1
 8005884:	d108      	bne.n	8005898 <HAL_RCC_OscConfig+0x4d8>
 8005886:	4b0f      	ldr	r3, [pc, #60]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 8005888:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800588c:	4a0d      	ldr	r2, [pc, #52]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 800588e:	f043 0301 	orr.w	r3, r3, #1
 8005892:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005896:	e029      	b.n	80058ec <HAL_RCC_OscConfig+0x52c>
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	2b05      	cmp	r3, #5
 800589e:	d115      	bne.n	80058cc <HAL_RCC_OscConfig+0x50c>
 80058a0:	4b08      	ldr	r3, [pc, #32]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80058a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058a6:	4a07      	ldr	r2, [pc, #28]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80058a8:	f043 0304 	orr.w	r3, r3, #4
 80058ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80058b0:	4b04      	ldr	r3, [pc, #16]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80058b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058b6:	4a03      	ldr	r2, [pc, #12]	@ (80058c4 <HAL_RCC_OscConfig+0x504>)
 80058b8:	f043 0301 	orr.w	r3, r3, #1
 80058bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80058c0:	e014      	b.n	80058ec <HAL_RCC_OscConfig+0x52c>
 80058c2:	bf00      	nop
 80058c4:	40021000 	.word	0x40021000
 80058c8:	40007000 	.word	0x40007000
 80058cc:	4b9d      	ldr	r3, [pc, #628]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80058ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058d2:	4a9c      	ldr	r2, [pc, #624]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80058d4:	f023 0301 	bic.w	r3, r3, #1
 80058d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80058dc:	4b99      	ldr	r3, [pc, #612]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80058de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80058e2:	4a98      	ldr	r2, [pc, #608]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80058e4:	f023 0304 	bic.w	r3, r3, #4
 80058e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d016      	beq.n	8005922 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058f4:	f7fd fa08 	bl	8002d08 <HAL_GetTick>
 80058f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80058fa:	e00a      	b.n	8005912 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058fc:	f7fd fa04 	bl	8002d08 <HAL_GetTick>
 8005900:	4602      	mov	r2, r0
 8005902:	693b      	ldr	r3, [r7, #16]
 8005904:	1ad3      	subs	r3, r2, r3
 8005906:	f241 3288 	movw	r2, #5000	@ 0x1388
 800590a:	4293      	cmp	r3, r2
 800590c:	d901      	bls.n	8005912 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800590e:	2303      	movs	r3, #3
 8005910:	e168      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005912:	4b8c      	ldr	r3, [pc, #560]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005914:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005918:	f003 0302 	and.w	r3, r3, #2
 800591c:	2b00      	cmp	r3, #0
 800591e:	d0ed      	beq.n	80058fc <HAL_RCC_OscConfig+0x53c>
 8005920:	e015      	b.n	800594e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005922:	f7fd f9f1 	bl	8002d08 <HAL_GetTick>
 8005926:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005928:	e00a      	b.n	8005940 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800592a:	f7fd f9ed 	bl	8002d08 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005938:	4293      	cmp	r3, r2
 800593a:	d901      	bls.n	8005940 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800593c:	2303      	movs	r3, #3
 800593e:	e151      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005940:	4b80      	ldr	r3, [pc, #512]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005942:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005946:	f003 0302 	and.w	r3, r3, #2
 800594a:	2b00      	cmp	r3, #0
 800594c:	d1ed      	bne.n	800592a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800594e:	7ffb      	ldrb	r3, [r7, #31]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d105      	bne.n	8005960 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005954:	4b7b      	ldr	r3, [pc, #492]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005958:	4a7a      	ldr	r2, [pc, #488]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 800595a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800595e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f003 0320 	and.w	r3, r3, #32
 8005968:	2b00      	cmp	r3, #0
 800596a:	d03c      	beq.n	80059e6 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005970:	2b00      	cmp	r3, #0
 8005972:	d01c      	beq.n	80059ae <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005974:	4b73      	ldr	r3, [pc, #460]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005976:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800597a:	4a72      	ldr	r2, [pc, #456]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 800597c:	f043 0301 	orr.w	r3, r3, #1
 8005980:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005984:	f7fd f9c0 	bl	8002d08 <HAL_GetTick>
 8005988:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800598a:	e008      	b.n	800599e <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800598c:	f7fd f9bc 	bl	8002d08 <HAL_GetTick>
 8005990:	4602      	mov	r2, r0
 8005992:	693b      	ldr	r3, [r7, #16]
 8005994:	1ad3      	subs	r3, r2, r3
 8005996:	2b02      	cmp	r3, #2
 8005998:	d901      	bls.n	800599e <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800599a:	2303      	movs	r3, #3
 800599c:	e122      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800599e:	4b69      	ldr	r3, [pc, #420]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80059a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059a4:	f003 0302 	and.w	r3, r3, #2
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d0ef      	beq.n	800598c <HAL_RCC_OscConfig+0x5cc>
 80059ac:	e01b      	b.n	80059e6 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80059ae:	4b65      	ldr	r3, [pc, #404]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80059b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059b4:	4a63      	ldr	r2, [pc, #396]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80059b6:	f023 0301 	bic.w	r3, r3, #1
 80059ba:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059be:	f7fd f9a3 	bl	8002d08 <HAL_GetTick>
 80059c2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80059c4:	e008      	b.n	80059d8 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80059c6:	f7fd f99f 	bl	8002d08 <HAL_GetTick>
 80059ca:	4602      	mov	r2, r0
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	1ad3      	subs	r3, r2, r3
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d901      	bls.n	80059d8 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80059d4:	2303      	movs	r3, #3
 80059d6:	e105      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80059d8:	4b5a      	ldr	r3, [pc, #360]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80059da:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80059de:	f003 0302 	and.w	r3, r3, #2
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d1ef      	bne.n	80059c6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	f000 80f9 	beq.w	8005be2 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	f040 80cf 	bne.w	8005b98 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80059fa:	4b52      	ldr	r3, [pc, #328]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 80059fc:	68db      	ldr	r3, [r3, #12]
 80059fe:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	f003 0203 	and.w	r2, r3, #3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a0a:	429a      	cmp	r2, r3
 8005a0c:	d12c      	bne.n	8005a68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a0e:	697b      	ldr	r3, [r7, #20]
 8005a10:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a18:	3b01      	subs	r3, #1
 8005a1a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d123      	bne.n	8005a68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a2a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d11b      	bne.n	8005a68 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005a30:	697b      	ldr	r3, [r7, #20]
 8005a32:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a3a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005a3c:	429a      	cmp	r2, r3
 8005a3e:	d113      	bne.n	8005a68 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a40:	697b      	ldr	r3, [r7, #20]
 8005a42:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a4a:	085b      	lsrs	r3, r3, #1
 8005a4c:	3b01      	subs	r3, #1
 8005a4e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d109      	bne.n	8005a68 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005a54:	697b      	ldr	r3, [r7, #20]
 8005a56:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a5e:	085b      	lsrs	r3, r3, #1
 8005a60:	3b01      	subs	r3, #1
 8005a62:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a64:	429a      	cmp	r2, r3
 8005a66:	d071      	beq.n	8005b4c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005a68:	69bb      	ldr	r3, [r7, #24]
 8005a6a:	2b0c      	cmp	r3, #12
 8005a6c:	d068      	beq.n	8005b40 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005a6e:	4b35      	ldr	r3, [pc, #212]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d105      	bne.n	8005a86 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005a7a:	4b32      	ldr	r3, [pc, #200]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d001      	beq.n	8005a8a <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005a86:	2301      	movs	r3, #1
 8005a88:	e0ac      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005a8a:	4b2e      	ldr	r3, [pc, #184]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	4a2d      	ldr	r2, [pc, #180]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005a90:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005a94:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005a96:	f7fd f937 	bl	8002d08 <HAL_GetTick>
 8005a9a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005a9c:	e008      	b.n	8005ab0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a9e:	f7fd f933 	bl	8002d08 <HAL_GetTick>
 8005aa2:	4602      	mov	r2, r0
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	1ad3      	subs	r3, r2, r3
 8005aa8:	2b02      	cmp	r3, #2
 8005aaa:	d901      	bls.n	8005ab0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005aac:	2303      	movs	r3, #3
 8005aae:	e099      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005ab0:	4b24      	ldr	r3, [pc, #144]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d1f0      	bne.n	8005a9e <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005abc:	4b21      	ldr	r3, [pc, #132]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005abe:	68da      	ldr	r2, [r3, #12]
 8005ac0:	4b21      	ldr	r3, [pc, #132]	@ (8005b48 <HAL_RCC_OscConfig+0x788>)
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	687a      	ldr	r2, [r7, #4]
 8005ac6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005ac8:	687a      	ldr	r2, [r7, #4]
 8005aca:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005acc:	3a01      	subs	r2, #1
 8005ace:	0112      	lsls	r2, r2, #4
 8005ad0:	4311      	orrs	r1, r2
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005ad6:	0212      	lsls	r2, r2, #8
 8005ad8:	4311      	orrs	r1, r2
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ade:	0852      	lsrs	r2, r2, #1
 8005ae0:	3a01      	subs	r2, #1
 8005ae2:	0552      	lsls	r2, r2, #21
 8005ae4:	4311      	orrs	r1, r2
 8005ae6:	687a      	ldr	r2, [r7, #4]
 8005ae8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005aea:	0852      	lsrs	r2, r2, #1
 8005aec:	3a01      	subs	r2, #1
 8005aee:	0652      	lsls	r2, r2, #25
 8005af0:	4311      	orrs	r1, r2
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005af6:	06d2      	lsls	r2, r2, #27
 8005af8:	430a      	orrs	r2, r1
 8005afa:	4912      	ldr	r1, [pc, #72]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005afc:	4313      	orrs	r3, r2
 8005afe:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005b00:	4b10      	ldr	r3, [pc, #64]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a0f      	ldr	r2, [pc, #60]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005b06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b0a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	4a0c      	ldr	r2, [pc, #48]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005b12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b16:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005b18:	f7fd f8f6 	bl	8002d08 <HAL_GetTick>
 8005b1c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b1e:	e008      	b.n	8005b32 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b20:	f7fd f8f2 	bl	8002d08 <HAL_GetTick>
 8005b24:	4602      	mov	r2, r0
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	1ad3      	subs	r3, r2, r3
 8005b2a:	2b02      	cmp	r3, #2
 8005b2c:	d901      	bls.n	8005b32 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005b2e:	2303      	movs	r3, #3
 8005b30:	e058      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b32:	4b04      	ldr	r3, [pc, #16]	@ (8005b44 <HAL_RCC_OscConfig+0x784>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d0f0      	beq.n	8005b20 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b3e:	e050      	b.n	8005be2 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e04f      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
 8005b44:	40021000 	.word	0x40021000
 8005b48:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b4c:	4b27      	ldr	r3, [pc, #156]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d144      	bne.n	8005be2 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005b58:	4b24      	ldr	r3, [pc, #144]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a23      	ldr	r2, [pc, #140]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005b5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b62:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005b64:	4b21      	ldr	r3, [pc, #132]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005b66:	68db      	ldr	r3, [r3, #12]
 8005b68:	4a20      	ldr	r2, [pc, #128]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005b6a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005b6e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005b70:	f7fd f8ca 	bl	8002d08 <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b76:	e008      	b.n	8005b8a <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b78:	f7fd f8c6 	bl	8002d08 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e02c      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005b8a:	4b18      	ldr	r3, [pc, #96]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0f0      	beq.n	8005b78 <HAL_RCC_OscConfig+0x7b8>
 8005b96:	e024      	b.n	8005be2 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	2b0c      	cmp	r3, #12
 8005b9c:	d01f      	beq.n	8005bde <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b9e:	4b13      	ldr	r3, [pc, #76]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	4a12      	ldr	r2, [pc, #72]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005ba4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005ba8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005baa:	f7fd f8ad 	bl	8002d08 <HAL_GetTick>
 8005bae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bb2:	f7fd f8a9 	bl	8002d08 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e00f      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005bc4:	4b09      	ldr	r3, [pc, #36]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d1f0      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005bd0:	4b06      	ldr	r3, [pc, #24]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005bd2:	68da      	ldr	r2, [r3, #12]
 8005bd4:	4905      	ldr	r1, [pc, #20]	@ (8005bec <HAL_RCC_OscConfig+0x82c>)
 8005bd6:	4b06      	ldr	r3, [pc, #24]	@ (8005bf0 <HAL_RCC_OscConfig+0x830>)
 8005bd8:	4013      	ands	r3, r2
 8005bda:	60cb      	str	r3, [r1, #12]
 8005bdc:	e001      	b.n	8005be2 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	e000      	b.n	8005be4 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005be2:	2300      	movs	r3, #0
}
 8005be4:	4618      	mov	r0, r3
 8005be6:	3720      	adds	r7, #32
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	feeefffc 	.word	0xfeeefffc

08005bf4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
 8005bfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005bfe:	2300      	movs	r3, #0
 8005c00:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e11d      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c0c:	4b90      	ldr	r3, [pc, #576]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f003 030f 	and.w	r3, r3, #15
 8005c14:	683a      	ldr	r2, [r7, #0]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d910      	bls.n	8005c3c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c1a:	4b8d      	ldr	r3, [pc, #564]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f023 020f 	bic.w	r2, r3, #15
 8005c22:	498b      	ldr	r1, [pc, #556]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005c24:	683b      	ldr	r3, [r7, #0]
 8005c26:	4313      	orrs	r3, r2
 8005c28:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c2a:	4b89      	ldr	r3, [pc, #548]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 030f 	and.w	r3, r3, #15
 8005c32:	683a      	ldr	r2, [r7, #0]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d001      	beq.n	8005c3c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	e105      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	f003 0302 	and.w	r3, r3, #2
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d010      	beq.n	8005c6a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689a      	ldr	r2, [r3, #8]
 8005c4c:	4b81      	ldr	r3, [pc, #516]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005c4e:	689b      	ldr	r3, [r3, #8]
 8005c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005c54:	429a      	cmp	r2, r3
 8005c56:	d908      	bls.n	8005c6a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c58:	4b7e      	ldr	r3, [pc, #504]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005c5a:	689b      	ldr	r3, [r3, #8]
 8005c5c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	497b      	ldr	r1, [pc, #492]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005c66:	4313      	orrs	r3, r2
 8005c68:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d079      	beq.n	8005d6a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2b03      	cmp	r3, #3
 8005c7c:	d11e      	bne.n	8005cbc <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c7e:	4b75      	ldr	r3, [pc, #468]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d101      	bne.n	8005c8e <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005c8a:	2301      	movs	r3, #1
 8005c8c:	e0dc      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005c8e:	f000 fa3b 	bl	8006108 <RCC_GetSysClockFreqFromPLLSource>
 8005c92:	4603      	mov	r3, r0
 8005c94:	4a70      	ldr	r2, [pc, #448]	@ (8005e58 <HAL_RCC_ClockConfig+0x264>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d946      	bls.n	8005d28 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005c9a:	4b6e      	ldr	r3, [pc, #440]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d140      	bne.n	8005d28 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005ca6:	4b6b      	ldr	r3, [pc, #428]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005ca8:	689b      	ldr	r3, [r3, #8]
 8005caa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cae:	4a69      	ldr	r2, [pc, #420]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005cb0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cb4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005cb6:	2380      	movs	r3, #128	@ 0x80
 8005cb8:	617b      	str	r3, [r7, #20]
 8005cba:	e035      	b.n	8005d28 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d107      	bne.n	8005cd4 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005cc4:	4b63      	ldr	r3, [pc, #396]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d115      	bne.n	8005cfc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e0b9      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d107      	bne.n	8005cec <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005cdc:	4b5d      	ldr	r3, [pc, #372]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d109      	bne.n	8005cfc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e0ad      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005cec:	4b59      	ldr	r3, [pc, #356]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d101      	bne.n	8005cfc <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e0a5      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005cfc:	f000 f8b4 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 8005d00:	4603      	mov	r3, r0
 8005d02:	4a55      	ldr	r2, [pc, #340]	@ (8005e58 <HAL_RCC_ClockConfig+0x264>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d90f      	bls.n	8005d28 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005d08:	4b52      	ldr	r3, [pc, #328]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d0a:	689b      	ldr	r3, [r3, #8]
 8005d0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d10:	2b00      	cmp	r3, #0
 8005d12:	d109      	bne.n	8005d28 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005d14:	4b4f      	ldr	r3, [pc, #316]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d1c:	4a4d      	ldr	r2, [pc, #308]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d22:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005d24:	2380      	movs	r3, #128	@ 0x80
 8005d26:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005d28:	4b4a      	ldr	r3, [pc, #296]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f023 0203 	bic.w	r2, r3, #3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	685b      	ldr	r3, [r3, #4]
 8005d34:	4947      	ldr	r1, [pc, #284]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d36:	4313      	orrs	r3, r2
 8005d38:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d3a:	f7fc ffe5 	bl	8002d08 <HAL_GetTick>
 8005d3e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d40:	e00a      	b.n	8005d58 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d42:	f7fc ffe1 	bl	8002d08 <HAL_GetTick>
 8005d46:	4602      	mov	r2, r0
 8005d48:	693b      	ldr	r3, [r7, #16]
 8005d4a:	1ad3      	subs	r3, r2, r3
 8005d4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d901      	bls.n	8005d58 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005d54:	2303      	movs	r3, #3
 8005d56:	e077      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d58:	4b3e      	ldr	r3, [pc, #248]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d5a:	689b      	ldr	r3, [r3, #8]
 8005d5c:	f003 020c 	and.w	r2, r3, #12
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d1eb      	bne.n	8005d42 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2b80      	cmp	r3, #128	@ 0x80
 8005d6e:	d105      	bne.n	8005d7c <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005d70:	4b38      	ldr	r3, [pc, #224]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d72:	689b      	ldr	r3, [r3, #8]
 8005d74:	4a37      	ldr	r2, [pc, #220]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005d7a:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0302 	and.w	r3, r3, #2
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d010      	beq.n	8005daa <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	689a      	ldr	r2, [r3, #8]
 8005d8c:	4b31      	ldr	r3, [pc, #196]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005d94:	429a      	cmp	r2, r3
 8005d96:	d208      	bcs.n	8005daa <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005d98:	4b2e      	ldr	r3, [pc, #184]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	689b      	ldr	r3, [r3, #8]
 8005da4:	492b      	ldr	r1, [pc, #172]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005daa:	4b29      	ldr	r3, [pc, #164]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f003 030f 	and.w	r3, r3, #15
 8005db2:	683a      	ldr	r2, [r7, #0]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d210      	bcs.n	8005dda <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005db8:	4b25      	ldr	r3, [pc, #148]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f023 020f 	bic.w	r2, r3, #15
 8005dc0:	4923      	ldr	r1, [pc, #140]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005dc2:	683b      	ldr	r3, [r7, #0]
 8005dc4:	4313      	orrs	r3, r2
 8005dc6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dc8:	4b21      	ldr	r3, [pc, #132]	@ (8005e50 <HAL_RCC_ClockConfig+0x25c>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	f003 030f 	and.w	r3, r3, #15
 8005dd0:	683a      	ldr	r2, [r7, #0]
 8005dd2:	429a      	cmp	r2, r3
 8005dd4:	d001      	beq.n	8005dda <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	e036      	b.n	8005e48 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f003 0304 	and.w	r3, r3, #4
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d008      	beq.n	8005df8 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005de6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	68db      	ldr	r3, [r3, #12]
 8005df2:	4918      	ldr	r1, [pc, #96]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005df4:	4313      	orrs	r3, r2
 8005df6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f003 0308 	and.w	r3, r3, #8
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d009      	beq.n	8005e18 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005e04:	4b13      	ldr	r3, [pc, #76]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	691b      	ldr	r3, [r3, #16]
 8005e10:	00db      	lsls	r3, r3, #3
 8005e12:	4910      	ldr	r1, [pc, #64]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005e14:	4313      	orrs	r3, r2
 8005e16:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005e18:	f000 f826 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e54 <HAL_RCC_ClockConfig+0x260>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	091b      	lsrs	r3, r3, #4
 8005e24:	f003 030f 	and.w	r3, r3, #15
 8005e28:	490c      	ldr	r1, [pc, #48]	@ (8005e5c <HAL_RCC_ClockConfig+0x268>)
 8005e2a:	5ccb      	ldrb	r3, [r1, r3]
 8005e2c:	f003 031f 	and.w	r3, r3, #31
 8005e30:	fa22 f303 	lsr.w	r3, r2, r3
 8005e34:	4a0a      	ldr	r2, [pc, #40]	@ (8005e60 <HAL_RCC_ClockConfig+0x26c>)
 8005e36:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005e38:	4b0a      	ldr	r3, [pc, #40]	@ (8005e64 <HAL_RCC_ClockConfig+0x270>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	4618      	mov	r0, r3
 8005e3e:	f7fc f9ef 	bl	8002220 <HAL_InitTick>
 8005e42:	4603      	mov	r3, r0
 8005e44:	73fb      	strb	r3, [r7, #15]

  return status;
 8005e46:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3718      	adds	r7, #24
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	40022000 	.word	0x40022000
 8005e54:	40021000 	.word	0x40021000
 8005e58:	04c4b400 	.word	0x04c4b400
 8005e5c:	08009f28 	.word	0x08009f28
 8005e60:	20000000 	.word	0x20000000
 8005e64:	20000088 	.word	0x20000088

08005e68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b089      	sub	sp, #36	@ 0x24
 8005e6c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	61fb      	str	r3, [r7, #28]
 8005e72:	2300      	movs	r3, #0
 8005e74:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005e76:	4b3e      	ldr	r3, [pc, #248]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f003 030c 	and.w	r3, r3, #12
 8005e7e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005e80:	4b3b      	ldr	r3, [pc, #236]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	f003 0303 	and.w	r3, r3, #3
 8005e88:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	2b00      	cmp	r3, #0
 8005e8e:	d005      	beq.n	8005e9c <HAL_RCC_GetSysClockFreq+0x34>
 8005e90:	693b      	ldr	r3, [r7, #16]
 8005e92:	2b0c      	cmp	r3, #12
 8005e94:	d121      	bne.n	8005eda <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2b01      	cmp	r3, #1
 8005e9a:	d11e      	bne.n	8005eda <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e9c:	4b34      	ldr	r3, [pc, #208]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0308 	and.w	r3, r3, #8
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d107      	bne.n	8005eb8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ea8:	4b31      	ldr	r3, [pc, #196]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005eaa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005eae:	0a1b      	lsrs	r3, r3, #8
 8005eb0:	f003 030f 	and.w	r3, r3, #15
 8005eb4:	61fb      	str	r3, [r7, #28]
 8005eb6:	e005      	b.n	8005ec4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	091b      	lsrs	r3, r3, #4
 8005ebe:	f003 030f 	and.w	r3, r3, #15
 8005ec2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005ec4:	4a2b      	ldr	r2, [pc, #172]	@ (8005f74 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005ec6:	69fb      	ldr	r3, [r7, #28]
 8005ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ecc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d10d      	bne.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005ed4:	69fb      	ldr	r3, [r7, #28]
 8005ed6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005ed8:	e00a      	b.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	2b04      	cmp	r3, #4
 8005ede:	d102      	bne.n	8005ee6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005ee0:	4b25      	ldr	r3, [pc, #148]	@ (8005f78 <HAL_RCC_GetSysClockFreq+0x110>)
 8005ee2:	61bb      	str	r3, [r7, #24]
 8005ee4:	e004      	b.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005ee6:	693b      	ldr	r3, [r7, #16]
 8005ee8:	2b08      	cmp	r3, #8
 8005eea:	d101      	bne.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005eec:	4b23      	ldr	r3, [pc, #140]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x114>)
 8005eee:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	2b0c      	cmp	r3, #12
 8005ef4:	d134      	bne.n	8005f60 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ef6:	4b1e      	ldr	r3, [pc, #120]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ef8:	68db      	ldr	r3, [r3, #12]
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d003      	beq.n	8005f0e <HAL_RCC_GetSysClockFreq+0xa6>
 8005f06:	68bb      	ldr	r3, [r7, #8]
 8005f08:	2b03      	cmp	r3, #3
 8005f0a:	d003      	beq.n	8005f14 <HAL_RCC_GetSysClockFreq+0xac>
 8005f0c:	e005      	b.n	8005f1a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8005f78 <HAL_RCC_GetSysClockFreq+0x110>)
 8005f10:	617b      	str	r3, [r7, #20]
      break;
 8005f12:	e005      	b.n	8005f20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005f14:	4b19      	ldr	r3, [pc, #100]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x114>)
 8005f16:	617b      	str	r3, [r7, #20]
      break;
 8005f18:	e002      	b.n	8005f20 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	617b      	str	r3, [r7, #20]
      break;
 8005f1e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005f20:	4b13      	ldr	r3, [pc, #76]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f22:	68db      	ldr	r3, [r3, #12]
 8005f24:	091b      	lsrs	r3, r3, #4
 8005f26:	f003 030f 	and.w	r3, r3, #15
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005f2e:	4b10      	ldr	r3, [pc, #64]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f30:	68db      	ldr	r3, [r3, #12]
 8005f32:	0a1b      	lsrs	r3, r3, #8
 8005f34:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f38:	697a      	ldr	r2, [r7, #20]
 8005f3a:	fb03 f202 	mul.w	r2, r3, r2
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f44:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005f46:	4b0a      	ldr	r3, [pc, #40]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x108>)
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	0e5b      	lsrs	r3, r3, #25
 8005f4c:	f003 0303 	and.w	r3, r3, #3
 8005f50:	3301      	adds	r3, #1
 8005f52:	005b      	lsls	r3, r3, #1
 8005f54:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005f56:	697a      	ldr	r2, [r7, #20]
 8005f58:	683b      	ldr	r3, [r7, #0]
 8005f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f5e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005f60:	69bb      	ldr	r3, [r7, #24]
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3724      	adds	r7, #36	@ 0x24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40021000 	.word	0x40021000
 8005f74:	08009f40 	.word	0x08009f40
 8005f78:	00f42400 	.word	0x00f42400
 8005f7c:	007a1200 	.word	0x007a1200

08005f80 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f84:	4b03      	ldr	r3, [pc, #12]	@ (8005f94 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f86:	681b      	ldr	r3, [r3, #0]
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	46bd      	mov	sp, r7
 8005f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f90:	4770      	bx	lr
 8005f92:	bf00      	nop
 8005f94:	20000000 	.word	0x20000000

08005f98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005f9c:	f7ff fff0 	bl	8005f80 <HAL_RCC_GetHCLKFreq>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	4b06      	ldr	r3, [pc, #24]	@ (8005fbc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	0a1b      	lsrs	r3, r3, #8
 8005fa8:	f003 0307 	and.w	r3, r3, #7
 8005fac:	4904      	ldr	r1, [pc, #16]	@ (8005fc0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005fae:	5ccb      	ldrb	r3, [r1, r3]
 8005fb0:	f003 031f 	and.w	r3, r3, #31
 8005fb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	bd80      	pop	{r7, pc}
 8005fbc:	40021000 	.word	0x40021000
 8005fc0:	08009f38 	.word	0x08009f38

08005fc4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005fc8:	f7ff ffda 	bl	8005f80 <HAL_RCC_GetHCLKFreq>
 8005fcc:	4602      	mov	r2, r0
 8005fce:	4b06      	ldr	r3, [pc, #24]	@ (8005fe8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005fd0:	689b      	ldr	r3, [r3, #8]
 8005fd2:	0adb      	lsrs	r3, r3, #11
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	4904      	ldr	r1, [pc, #16]	@ (8005fec <HAL_RCC_GetPCLK2Freq+0x28>)
 8005fda:	5ccb      	ldrb	r3, [r1, r3]
 8005fdc:	f003 031f 	and.w	r3, r3, #31
 8005fe0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	40021000 	.word	0x40021000
 8005fec:	08009f38 	.word	0x08009f38

08005ff0 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005ff0:	b480      	push	{r7}
 8005ff2:	b083      	sub	sp, #12
 8005ff4:	af00      	add	r7, sp, #0
 8005ff6:	6078      	str	r0, [r7, #4]
 8005ff8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	220f      	movs	r2, #15
 8005ffe:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006000:	4b12      	ldr	r3, [pc, #72]	@ (800604c <HAL_RCC_GetClockConfig+0x5c>)
 8006002:	689b      	ldr	r3, [r3, #8]
 8006004:	f003 0203 	and.w	r2, r3, #3
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800600c:	4b0f      	ldr	r3, [pc, #60]	@ (800604c <HAL_RCC_GetClockConfig+0x5c>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006018:	4b0c      	ldr	r3, [pc, #48]	@ (800604c <HAL_RCC_GetClockConfig+0x5c>)
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006024:	4b09      	ldr	r3, [pc, #36]	@ (800604c <HAL_RCC_GetClockConfig+0x5c>)
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	08db      	lsrs	r3, r3, #3
 800602a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006032:	4b07      	ldr	r3, [pc, #28]	@ (8006050 <HAL_RCC_GetClockConfig+0x60>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 020f 	and.w	r2, r3, #15
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	601a      	str	r2, [r3, #0]
}
 800603e:	bf00      	nop
 8006040:	370c      	adds	r7, #12
 8006042:	46bd      	mov	sp, r7
 8006044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006048:	4770      	bx	lr
 800604a:	bf00      	nop
 800604c:	40021000 	.word	0x40021000
 8006050:	40022000 	.word	0x40022000

08006054 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006054:	b580      	push	{r7, lr}
 8006056:	b086      	sub	sp, #24
 8006058:	af00      	add	r7, sp, #0
 800605a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800605c:	2300      	movs	r3, #0
 800605e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006060:	4b27      	ldr	r3, [pc, #156]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006064:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800606c:	f7ff f8e4 	bl	8005238 <HAL_PWREx_GetVoltageRange>
 8006070:	6178      	str	r0, [r7, #20]
 8006072:	e014      	b.n	800609e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006074:	4b22      	ldr	r3, [pc, #136]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006078:	4a21      	ldr	r2, [pc, #132]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800607a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800607e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006080:	4b1f      	ldr	r3, [pc, #124]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006082:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006084:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006088:	60fb      	str	r3, [r7, #12]
 800608a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800608c:	f7ff f8d4 	bl	8005238 <HAL_PWREx_GetVoltageRange>
 8006090:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006092:	4b1b      	ldr	r3, [pc, #108]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006096:	4a1a      	ldr	r2, [pc, #104]	@ (8006100 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006098:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800609c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800609e:	697b      	ldr	r3, [r7, #20]
 80060a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80060a4:	d10b      	bne.n	80060be <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	2b80      	cmp	r3, #128	@ 0x80
 80060aa:	d913      	bls.n	80060d4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	2ba0      	cmp	r3, #160	@ 0xa0
 80060b0:	d902      	bls.n	80060b8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80060b2:	2302      	movs	r3, #2
 80060b4:	613b      	str	r3, [r7, #16]
 80060b6:	e00d      	b.n	80060d4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80060b8:	2301      	movs	r3, #1
 80060ba:	613b      	str	r3, [r7, #16]
 80060bc:	e00a      	b.n	80060d4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2b7f      	cmp	r3, #127	@ 0x7f
 80060c2:	d902      	bls.n	80060ca <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80060c4:	2302      	movs	r3, #2
 80060c6:	613b      	str	r3, [r7, #16]
 80060c8:	e004      	b.n	80060d4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2b70      	cmp	r3, #112	@ 0x70
 80060ce:	d101      	bne.n	80060d4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80060d0:	2301      	movs	r3, #1
 80060d2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80060d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006104 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f023 020f 	bic.w	r2, r3, #15
 80060dc:	4909      	ldr	r1, [pc, #36]	@ (8006104 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80060de:	693b      	ldr	r3, [r7, #16]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80060e4:	4b07      	ldr	r3, [pc, #28]	@ (8006104 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 030f 	and.w	r3, r3, #15
 80060ec:	693a      	ldr	r2, [r7, #16]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d001      	beq.n	80060f6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e000      	b.n	80060f8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3718      	adds	r7, #24
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40021000 	.word	0x40021000
 8006104:	40022000 	.word	0x40022000

08006108 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800610e:	4b2d      	ldr	r3, [pc, #180]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	f003 0303 	and.w	r3, r3, #3
 8006116:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	2b03      	cmp	r3, #3
 800611c:	d00b      	beq.n	8006136 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	2b03      	cmp	r3, #3
 8006122:	d825      	bhi.n	8006170 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d008      	beq.n	800613c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2b02      	cmp	r3, #2
 800612e:	d11f      	bne.n	8006170 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006130:	4b25      	ldr	r3, [pc, #148]	@ (80061c8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006132:	613b      	str	r3, [r7, #16]
    break;
 8006134:	e01f      	b.n	8006176 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006136:	4b25      	ldr	r3, [pc, #148]	@ (80061cc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006138:	613b      	str	r3, [r7, #16]
    break;
 800613a:	e01c      	b.n	8006176 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800613c:	4b21      	ldr	r3, [pc, #132]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f003 0308 	and.w	r3, r3, #8
 8006144:	2b00      	cmp	r3, #0
 8006146:	d107      	bne.n	8006158 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006148:	4b1e      	ldr	r3, [pc, #120]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800614a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800614e:	0a1b      	lsrs	r3, r3, #8
 8006150:	f003 030f 	and.w	r3, r3, #15
 8006154:	617b      	str	r3, [r7, #20]
 8006156:	e005      	b.n	8006164 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006158:	4b1a      	ldr	r3, [pc, #104]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	091b      	lsrs	r3, r3, #4
 800615e:	f003 030f 	and.w	r3, r3, #15
 8006162:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006164:	4a1a      	ldr	r2, [pc, #104]	@ (80061d0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006166:	697b      	ldr	r3, [r7, #20]
 8006168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800616c:	613b      	str	r3, [r7, #16]
    break;
 800616e:	e002      	b.n	8006176 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006170:	2300      	movs	r3, #0
 8006172:	613b      	str	r3, [r7, #16]
    break;
 8006174:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006176:	4b13      	ldr	r3, [pc, #76]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006178:	68db      	ldr	r3, [r3, #12]
 800617a:	091b      	lsrs	r3, r3, #4
 800617c:	f003 030f 	and.w	r3, r3, #15
 8006180:	3301      	adds	r3, #1
 8006182:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006184:	4b0f      	ldr	r3, [pc, #60]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006186:	68db      	ldr	r3, [r3, #12]
 8006188:	0a1b      	lsrs	r3, r3, #8
 800618a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800618e:	693a      	ldr	r2, [r7, #16]
 8006190:	fb03 f202 	mul.w	r2, r3, r2
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	fbb2 f3f3 	udiv	r3, r2, r3
 800619a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800619c:	4b09      	ldr	r3, [pc, #36]	@ (80061c4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	0e5b      	lsrs	r3, r3, #25
 80061a2:	f003 0303 	and.w	r3, r3, #3
 80061a6:	3301      	adds	r3, #1
 80061a8:	005b      	lsls	r3, r3, #1
 80061aa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80061ac:	693a      	ldr	r2, [r7, #16]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80061b4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80061b6:	683b      	ldr	r3, [r7, #0]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	371c      	adds	r7, #28
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	40021000 	.word	0x40021000
 80061c8:	00f42400 	.word	0x00f42400
 80061cc:	007a1200 	.word	0x007a1200
 80061d0:	08009f40 	.word	0x08009f40

080061d4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	b086      	sub	sp, #24
 80061d8:	af00      	add	r7, sp, #0
 80061da:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80061dc:	2300      	movs	r3, #0
 80061de:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80061e0:	2300      	movs	r3, #0
 80061e2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d040      	beq.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80061f4:	2b80      	cmp	r3, #128	@ 0x80
 80061f6:	d02a      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80061f8:	2b80      	cmp	r3, #128	@ 0x80
 80061fa:	d825      	bhi.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80061fc:	2b60      	cmp	r3, #96	@ 0x60
 80061fe:	d026      	beq.n	800624e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006200:	2b60      	cmp	r3, #96	@ 0x60
 8006202:	d821      	bhi.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006204:	2b40      	cmp	r3, #64	@ 0x40
 8006206:	d006      	beq.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006208:	2b40      	cmp	r3, #64	@ 0x40
 800620a:	d81d      	bhi.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800620c:	2b00      	cmp	r3, #0
 800620e:	d009      	beq.n	8006224 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006210:	2b20      	cmp	r3, #32
 8006212:	d010      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006214:	e018      	b.n	8006248 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006216:	4b89      	ldr	r3, [pc, #548]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006218:	68db      	ldr	r3, [r3, #12]
 800621a:	4a88      	ldr	r2, [pc, #544]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800621c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006220:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006222:	e015      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	3304      	adds	r3, #4
 8006228:	2100      	movs	r1, #0
 800622a:	4618      	mov	r0, r3
 800622c:	f000 fb02 	bl	8006834 <RCCEx_PLLSAI1_Config>
 8006230:	4603      	mov	r3, r0
 8006232:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006234:	e00c      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	3320      	adds	r3, #32
 800623a:	2100      	movs	r1, #0
 800623c:	4618      	mov	r0, r3
 800623e:	f000 fbed 	bl	8006a1c <RCCEx_PLLSAI2_Config>
 8006242:	4603      	mov	r3, r0
 8006244:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006246:	e003      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006248:	2301      	movs	r3, #1
 800624a:	74fb      	strb	r3, [r7, #19]
      break;
 800624c:	e000      	b.n	8006250 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800624e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006250:	7cfb      	ldrb	r3, [r7, #19]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d10b      	bne.n	800626e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006256:	4b79      	ldr	r3, [pc, #484]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006258:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800625c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006264:	4975      	ldr	r1, [pc, #468]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006266:	4313      	orrs	r3, r2
 8006268:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800626c:	e001      	b.n	8006272 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800626e:	7cfb      	ldrb	r3, [r7, #19]
 8006270:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800627a:	2b00      	cmp	r3, #0
 800627c:	d047      	beq.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006282:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006286:	d030      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800628c:	d82a      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800628e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006292:	d02a      	beq.n	80062ea <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006294:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006298:	d824      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800629a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800629e:	d008      	beq.n	80062b2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80062a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062a4:	d81e      	bhi.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00a      	beq.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80062aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80062ae:	d010      	beq.n	80062d2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80062b0:	e018      	b.n	80062e4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062b2:	4b62      	ldr	r3, [pc, #392]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	4a61      	ldr	r2, [pc, #388]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062bc:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062be:	e015      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	3304      	adds	r3, #4
 80062c4:	2100      	movs	r1, #0
 80062c6:	4618      	mov	r0, r3
 80062c8:	f000 fab4 	bl	8006834 <RCCEx_PLLSAI1_Config>
 80062cc:	4603      	mov	r3, r0
 80062ce:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062d0:	e00c      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	3320      	adds	r3, #32
 80062d6:	2100      	movs	r1, #0
 80062d8:	4618      	mov	r0, r3
 80062da:	f000 fb9f 	bl	8006a1c <RCCEx_PLLSAI2_Config>
 80062de:	4603      	mov	r3, r0
 80062e0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80062e2:	e003      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80062e4:	2301      	movs	r3, #1
 80062e6:	74fb      	strb	r3, [r7, #19]
      break;
 80062e8:	e000      	b.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80062ea:	bf00      	nop
    }

    if(ret == HAL_OK)
 80062ec:	7cfb      	ldrb	r3, [r7, #19]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d10b      	bne.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80062f2:	4b52      	ldr	r3, [pc, #328]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80062f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006300:	494e      	ldr	r1, [pc, #312]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006302:	4313      	orrs	r3, r2
 8006304:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006308:	e001      	b.n	800630e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800630a:	7cfb      	ldrb	r3, [r7, #19]
 800630c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006316:	2b00      	cmp	r3, #0
 8006318:	f000 809f 	beq.w	800645a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800631c:	2300      	movs	r3, #0
 800631e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006320:	4b46      	ldr	r3, [pc, #280]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006322:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006324:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d101      	bne.n	8006330 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800632c:	2301      	movs	r3, #1
 800632e:	e000      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006330:	2300      	movs	r3, #0
 8006332:	2b00      	cmp	r3, #0
 8006334:	d00d      	beq.n	8006352 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006336:	4b41      	ldr	r3, [pc, #260]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006338:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800633a:	4a40      	ldr	r2, [pc, #256]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800633c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006340:	6593      	str	r3, [r2, #88]	@ 0x58
 8006342:	4b3e      	ldr	r3, [pc, #248]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006344:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006346:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800634a:	60bb      	str	r3, [r7, #8]
 800634c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800634e:	2301      	movs	r3, #1
 8006350:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006352:	4b3b      	ldr	r3, [pc, #236]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4a3a      	ldr	r2, [pc, #232]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8006358:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800635c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800635e:	f7fc fcd3 	bl	8002d08 <HAL_GetTick>
 8006362:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006364:	e009      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006366:	f7fc fccf 	bl	8002d08 <HAL_GetTick>
 800636a:	4602      	mov	r2, r0
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	1ad3      	subs	r3, r2, r3
 8006370:	2b02      	cmp	r3, #2
 8006372:	d902      	bls.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8006374:	2303      	movs	r3, #3
 8006376:	74fb      	strb	r3, [r7, #19]
        break;
 8006378:	e005      	b.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800637a:	4b31      	ldr	r3, [pc, #196]	@ (8006440 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006382:	2b00      	cmp	r3, #0
 8006384:	d0ef      	beq.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8006386:	7cfb      	ldrb	r3, [r7, #19]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d15b      	bne.n	8006444 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800638c:	4b2b      	ldr	r3, [pc, #172]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800638e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006392:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006396:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d01f      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063a4:	697a      	ldr	r2, [r7, #20]
 80063a6:	429a      	cmp	r2, r3
 80063a8:	d019      	beq.n	80063de <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80063aa:	4b24      	ldr	r3, [pc, #144]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063b4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80063b6:	4b21      	ldr	r3, [pc, #132]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063bc:	4a1f      	ldr	r2, [pc, #124]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063be:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80063c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80063c6:	4b1d      	ldr	r3, [pc, #116]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063cc:	4a1b      	ldr	r2, [pc, #108]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80063d6:	4a19      	ldr	r2, [pc, #100]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	f003 0301 	and.w	r3, r3, #1
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d016      	beq.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e8:	f7fc fc8e 	bl	8002d08 <HAL_GetTick>
 80063ec:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063ee:	e00b      	b.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063f0:	f7fc fc8a 	bl	8002d08 <HAL_GetTick>
 80063f4:	4602      	mov	r2, r0
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	1ad3      	subs	r3, r2, r3
 80063fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063fe:	4293      	cmp	r3, r2
 8006400:	d902      	bls.n	8006408 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	74fb      	strb	r3, [r7, #19]
            break;
 8006406:	e006      	b.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006408:	4b0c      	ldr	r3, [pc, #48]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800640a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d0ec      	beq.n	80063f0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006416:	7cfb      	ldrb	r3, [r7, #19]
 8006418:	2b00      	cmp	r3, #0
 800641a:	d10c      	bne.n	8006436 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800641c:	4b07      	ldr	r3, [pc, #28]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800641e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006422:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800642c:	4903      	ldr	r1, [pc, #12]	@ (800643c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800642e:	4313      	orrs	r3, r2
 8006430:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006434:	e008      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006436:	7cfb      	ldrb	r3, [r7, #19]
 8006438:	74bb      	strb	r3, [r7, #18]
 800643a:	e005      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800643c:	40021000 	.word	0x40021000
 8006440:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006444:	7cfb      	ldrb	r3, [r7, #19]
 8006446:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006448:	7c7b      	ldrb	r3, [r7, #17]
 800644a:	2b01      	cmp	r3, #1
 800644c:	d105      	bne.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800644e:	4ba0      	ldr	r3, [pc, #640]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006450:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006452:	4a9f      	ldr	r2, [pc, #636]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006454:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006458:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006466:	4b9a      	ldr	r3, [pc, #616]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800646c:	f023 0203 	bic.w	r2, r3, #3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006474:	4996      	ldr	r1, [pc, #600]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0302 	and.w	r3, r3, #2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00a      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006488:	4b91      	ldr	r3, [pc, #580]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800648a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648e:	f023 020c 	bic.w	r2, r3, #12
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006496:	498e      	ldr	r1, [pc, #568]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0304 	and.w	r3, r3, #4
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00a      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80064aa:	4b89      	ldr	r3, [pc, #548]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b8:	4985      	ldr	r1, [pc, #532]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0308 	and.w	r3, r3, #8
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00a      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80064cc:	4b80      	ldr	r3, [pc, #512]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064da:	497d      	ldr	r1, [pc, #500]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0310 	and.w	r3, r3, #16
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80064ee:	4b78      	ldr	r3, [pc, #480]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064f4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80064fc:	4974      	ldr	r1, [pc, #464]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00a      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006510:	4b6f      	ldr	r3, [pc, #444]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006516:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800651e:	496c      	ldr	r1, [pc, #432]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006520:	4313      	orrs	r3, r2
 8006522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00a      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006532:	4b67      	ldr	r3, [pc, #412]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006538:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006540:	4963      	ldr	r1, [pc, #396]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006542:	4313      	orrs	r3, r2
 8006544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006550:	2b00      	cmp	r3, #0
 8006552:	d00a      	beq.n	800656a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006554:	4b5e      	ldr	r3, [pc, #376]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800655a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006562:	495b      	ldr	r1, [pc, #364]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006564:	4313      	orrs	r3, r2
 8006566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00a      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006576:	4b56      	ldr	r3, [pc, #344]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800657c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006584:	4952      	ldr	r1, [pc, #328]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006586:	4313      	orrs	r3, r2
 8006588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006594:	2b00      	cmp	r3, #0
 8006596:	d00a      	beq.n	80065ae <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006598:	4b4d      	ldr	r3, [pc, #308]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800659a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800659e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065a6:	494a      	ldr	r1, [pc, #296]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065a8:	4313      	orrs	r3, r2
 80065aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d00a      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80065ba:	4b45      	ldr	r3, [pc, #276]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c8:	4941      	ldr	r1, [pc, #260]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d00a      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80065dc:	4b3c      	ldr	r3, [pc, #240]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80065e2:	f023 0203 	bic.w	r2, r3, #3
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80065ea:	4939      	ldr	r1, [pc, #228]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80065ec:	4313      	orrs	r3, r2
 80065ee:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d028      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065fe:	4b34      	ldr	r3, [pc, #208]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006604:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800660c:	4930      	ldr	r1, [pc, #192]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800660e:	4313      	orrs	r3, r2
 8006610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800661c:	d106      	bne.n	800662c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800661e:	4b2c      	ldr	r3, [pc, #176]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006620:	68db      	ldr	r3, [r3, #12]
 8006622:	4a2b      	ldr	r2, [pc, #172]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006628:	60d3      	str	r3, [r2, #12]
 800662a:	e011      	b.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006630:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006634:	d10c      	bne.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	3304      	adds	r3, #4
 800663a:	2101      	movs	r1, #1
 800663c:	4618      	mov	r0, r3
 800663e:	f000 f8f9 	bl	8006834 <RCCEx_PLLSAI1_Config>
 8006642:	4603      	mov	r3, r0
 8006644:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006646:	7cfb      	ldrb	r3, [r7, #19]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d001      	beq.n	8006650 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800664c:	7cfb      	ldrb	r3, [r7, #19]
 800664e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006658:	2b00      	cmp	r3, #0
 800665a:	d04d      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006660:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006664:	d108      	bne.n	8006678 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006666:	4b1a      	ldr	r3, [pc, #104]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006668:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800666c:	4a18      	ldr	r2, [pc, #96]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800666e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006672:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006676:	e012      	b.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006678:	4b15      	ldr	r3, [pc, #84]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800667a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800667e:	4a14      	ldr	r2, [pc, #80]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006680:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006684:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006688:	4b11      	ldr	r3, [pc, #68]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800668a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800668e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006696:	490e      	ldr	r1, [pc, #56]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006698:	4313      	orrs	r3, r2
 800669a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80066a2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80066a6:	d106      	bne.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80066a8:	4b09      	ldr	r3, [pc, #36]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066aa:	68db      	ldr	r3, [r3, #12]
 80066ac:	4a08      	ldr	r2, [pc, #32]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066ae:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80066b2:	60d3      	str	r3, [r2, #12]
 80066b4:	e020      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80066ba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80066be:	d109      	bne.n	80066d4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80066c0:	4b03      	ldr	r3, [pc, #12]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	4a02      	ldr	r2, [pc, #8]	@ (80066d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80066c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80066ca:	60d3      	str	r3, [r2, #12]
 80066cc:	e014      	b.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80066ce:	bf00      	nop
 80066d0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80066d8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80066dc:	d10c      	bne.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	3304      	adds	r3, #4
 80066e2:	2101      	movs	r1, #1
 80066e4:	4618      	mov	r0, r3
 80066e6:	f000 f8a5 	bl	8006834 <RCCEx_PLLSAI1_Config>
 80066ea:	4603      	mov	r3, r0
 80066ec:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80066ee:	7cfb      	ldrb	r3, [r7, #19]
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d001      	beq.n	80066f8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80066f4:	7cfb      	ldrb	r3, [r7, #19]
 80066f6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006700:	2b00      	cmp	r3, #0
 8006702:	d028      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006704:	4b4a      	ldr	r3, [pc, #296]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800670a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006712:	4947      	ldr	r1, [pc, #284]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006714:	4313      	orrs	r3, r2
 8006716:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800671e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006722:	d106      	bne.n	8006732 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006724:	4b42      	ldr	r3, [pc, #264]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006726:	68db      	ldr	r3, [r3, #12]
 8006728:	4a41      	ldr	r2, [pc, #260]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800672a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800672e:	60d3      	str	r3, [r2, #12]
 8006730:	e011      	b.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006736:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800673a:	d10c      	bne.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	3304      	adds	r3, #4
 8006740:	2101      	movs	r1, #1
 8006742:	4618      	mov	r0, r3
 8006744:	f000 f876 	bl	8006834 <RCCEx_PLLSAI1_Config>
 8006748:	4603      	mov	r3, r0
 800674a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800674c:	7cfb      	ldrb	r3, [r7, #19]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d001      	beq.n	8006756 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006752:	7cfb      	ldrb	r3, [r7, #19]
 8006754:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800675e:	2b00      	cmp	r3, #0
 8006760:	d01e      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006762:	4b33      	ldr	r3, [pc, #204]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006764:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006768:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006772:	492f      	ldr	r1, [pc, #188]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006774:	4313      	orrs	r3, r2
 8006776:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006780:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006784:	d10c      	bne.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	3304      	adds	r3, #4
 800678a:	2102      	movs	r1, #2
 800678c:	4618      	mov	r0, r3
 800678e:	f000 f851 	bl	8006834 <RCCEx_PLLSAI1_Config>
 8006792:	4603      	mov	r3, r0
 8006794:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006796:	7cfb      	ldrb	r3, [r7, #19]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d001      	beq.n	80067a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800679c:	7cfb      	ldrb	r3, [r7, #19]
 800679e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d00b      	beq.n	80067c4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80067ac:	4b20      	ldr	r3, [pc, #128]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067b2:	f023 0204 	bic.w	r2, r3, #4
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80067bc:	491c      	ldr	r1, [pc, #112]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067be:	4313      	orrs	r3, r2
 80067c0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d00b      	beq.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80067d0:	4b17      	ldr	r3, [pc, #92]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067d2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067d6:	f023 0218 	bic.w	r2, r3, #24
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e0:	4913      	ldr	r1, [pc, #76]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067e2:	4313      	orrs	r3, r2
 80067e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d017      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80067f4:	4b0e      	ldr	r3, [pc, #56]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80067f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80067fa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006804:	490a      	ldr	r1, [pc, #40]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006806:	4313      	orrs	r3, r2
 8006808:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006812:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006816:	d105      	bne.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006818:	4b05      	ldr	r3, [pc, #20]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	4a04      	ldr	r2, [pc, #16]	@ (8006830 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800681e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006822:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006824:	7cbb      	ldrb	r3, [r7, #18]
}
 8006826:	4618      	mov	r0, r3
 8006828:	3718      	adds	r7, #24
 800682a:	46bd      	mov	sp, r7
 800682c:	bd80      	pop	{r7, pc}
 800682e:	bf00      	nop
 8006830:	40021000 	.word	0x40021000

08006834 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b084      	sub	sp, #16
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
 800683c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800683e:	2300      	movs	r3, #0
 8006840:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006842:	4b72      	ldr	r3, [pc, #456]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006844:	68db      	ldr	r3, [r3, #12]
 8006846:	f003 0303 	and.w	r3, r3, #3
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00e      	beq.n	800686c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800684e:	4b6f      	ldr	r3, [pc, #444]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006850:	68db      	ldr	r3, [r3, #12]
 8006852:	f003 0203 	and.w	r2, r3, #3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	429a      	cmp	r2, r3
 800685c:	d103      	bne.n	8006866 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
       ||
 8006862:	2b00      	cmp	r3, #0
 8006864:	d142      	bne.n	80068ec <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	73fb      	strb	r3, [r7, #15]
 800686a:	e03f      	b.n	80068ec <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	2b03      	cmp	r3, #3
 8006872:	d018      	beq.n	80068a6 <RCCEx_PLLSAI1_Config+0x72>
 8006874:	2b03      	cmp	r3, #3
 8006876:	d825      	bhi.n	80068c4 <RCCEx_PLLSAI1_Config+0x90>
 8006878:	2b01      	cmp	r3, #1
 800687a:	d002      	beq.n	8006882 <RCCEx_PLLSAI1_Config+0x4e>
 800687c:	2b02      	cmp	r3, #2
 800687e:	d009      	beq.n	8006894 <RCCEx_PLLSAI1_Config+0x60>
 8006880:	e020      	b.n	80068c4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006882:	4b62      	ldr	r3, [pc, #392]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f003 0302 	and.w	r3, r3, #2
 800688a:	2b00      	cmp	r3, #0
 800688c:	d11d      	bne.n	80068ca <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800688e:	2301      	movs	r3, #1
 8006890:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006892:	e01a      	b.n	80068ca <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006894:	4b5d      	ldr	r3, [pc, #372]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800689c:	2b00      	cmp	r3, #0
 800689e:	d116      	bne.n	80068ce <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068a4:	e013      	b.n	80068ce <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80068a6:	4b59      	ldr	r3, [pc, #356]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d10f      	bne.n	80068d2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80068b2:	4b56      	ldr	r3, [pc, #344]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d109      	bne.n	80068d2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80068be:	2301      	movs	r3, #1
 80068c0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80068c2:	e006      	b.n	80068d2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80068c4:	2301      	movs	r3, #1
 80068c6:	73fb      	strb	r3, [r7, #15]
      break;
 80068c8:	e004      	b.n	80068d4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80068ca:	bf00      	nop
 80068cc:	e002      	b.n	80068d4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80068ce:	bf00      	nop
 80068d0:	e000      	b.n	80068d4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80068d2:	bf00      	nop
    }

    if(status == HAL_OK)
 80068d4:	7bfb      	ldrb	r3, [r7, #15]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d108      	bne.n	80068ec <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80068da:	4b4c      	ldr	r3, [pc, #304]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80068dc:	68db      	ldr	r3, [r3, #12]
 80068de:	f023 0203 	bic.w	r2, r3, #3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4949      	ldr	r1, [pc, #292]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80068e8:	4313      	orrs	r3, r2
 80068ea:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80068ec:	7bfb      	ldrb	r3, [r7, #15]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f040 8086 	bne.w	8006a00 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80068f4:	4b45      	ldr	r3, [pc, #276]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a44      	ldr	r2, [pc, #272]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80068fa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80068fe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006900:	f7fc fa02 	bl	8002d08 <HAL_GetTick>
 8006904:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006906:	e009      	b.n	800691c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006908:	f7fc f9fe 	bl	8002d08 <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	2b02      	cmp	r3, #2
 8006914:	d902      	bls.n	800691c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	73fb      	strb	r3, [r7, #15]
        break;
 800691a:	e005      	b.n	8006928 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800691c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d1ef      	bne.n	8006908 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d168      	bne.n	8006a00 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d113      	bne.n	800695c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006934:	4b35      	ldr	r3, [pc, #212]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006936:	691a      	ldr	r2, [r3, #16]
 8006938:	4b35      	ldr	r3, [pc, #212]	@ (8006a10 <RCCEx_PLLSAI1_Config+0x1dc>)
 800693a:	4013      	ands	r3, r2
 800693c:	687a      	ldr	r2, [r7, #4]
 800693e:	6892      	ldr	r2, [r2, #8]
 8006940:	0211      	lsls	r1, r2, #8
 8006942:	687a      	ldr	r2, [r7, #4]
 8006944:	68d2      	ldr	r2, [r2, #12]
 8006946:	06d2      	lsls	r2, r2, #27
 8006948:	4311      	orrs	r1, r2
 800694a:	687a      	ldr	r2, [r7, #4]
 800694c:	6852      	ldr	r2, [r2, #4]
 800694e:	3a01      	subs	r2, #1
 8006950:	0112      	lsls	r2, r2, #4
 8006952:	430a      	orrs	r2, r1
 8006954:	492d      	ldr	r1, [pc, #180]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006956:	4313      	orrs	r3, r2
 8006958:	610b      	str	r3, [r1, #16]
 800695a:	e02d      	b.n	80069b8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d115      	bne.n	800698e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006962:	4b2a      	ldr	r3, [pc, #168]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006964:	691a      	ldr	r2, [r3, #16]
 8006966:	4b2b      	ldr	r3, [pc, #172]	@ (8006a14 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006968:	4013      	ands	r3, r2
 800696a:	687a      	ldr	r2, [r7, #4]
 800696c:	6892      	ldr	r2, [r2, #8]
 800696e:	0211      	lsls	r1, r2, #8
 8006970:	687a      	ldr	r2, [r7, #4]
 8006972:	6912      	ldr	r2, [r2, #16]
 8006974:	0852      	lsrs	r2, r2, #1
 8006976:	3a01      	subs	r2, #1
 8006978:	0552      	lsls	r2, r2, #21
 800697a:	4311      	orrs	r1, r2
 800697c:	687a      	ldr	r2, [r7, #4]
 800697e:	6852      	ldr	r2, [r2, #4]
 8006980:	3a01      	subs	r2, #1
 8006982:	0112      	lsls	r2, r2, #4
 8006984:	430a      	orrs	r2, r1
 8006986:	4921      	ldr	r1, [pc, #132]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006988:	4313      	orrs	r3, r2
 800698a:	610b      	str	r3, [r1, #16]
 800698c:	e014      	b.n	80069b8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800698e:	4b1f      	ldr	r3, [pc, #124]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006990:	691a      	ldr	r2, [r3, #16]
 8006992:	4b21      	ldr	r3, [pc, #132]	@ (8006a18 <RCCEx_PLLSAI1_Config+0x1e4>)
 8006994:	4013      	ands	r3, r2
 8006996:	687a      	ldr	r2, [r7, #4]
 8006998:	6892      	ldr	r2, [r2, #8]
 800699a:	0211      	lsls	r1, r2, #8
 800699c:	687a      	ldr	r2, [r7, #4]
 800699e:	6952      	ldr	r2, [r2, #20]
 80069a0:	0852      	lsrs	r2, r2, #1
 80069a2:	3a01      	subs	r2, #1
 80069a4:	0652      	lsls	r2, r2, #25
 80069a6:	4311      	orrs	r1, r2
 80069a8:	687a      	ldr	r2, [r7, #4]
 80069aa:	6852      	ldr	r2, [r2, #4]
 80069ac:	3a01      	subs	r2, #1
 80069ae:	0112      	lsls	r2, r2, #4
 80069b0:	430a      	orrs	r2, r1
 80069b2:	4916      	ldr	r1, [pc, #88]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80069b4:	4313      	orrs	r3, r2
 80069b6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80069b8:	4b14      	ldr	r3, [pc, #80]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	4a13      	ldr	r2, [pc, #76]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80069be:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80069c2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80069c4:	f7fc f9a0 	bl	8002d08 <HAL_GetTick>
 80069c8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069ca:	e009      	b.n	80069e0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80069cc:	f7fc f99c 	bl	8002d08 <HAL_GetTick>
 80069d0:	4602      	mov	r2, r0
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	2b02      	cmp	r3, #2
 80069d8:	d902      	bls.n	80069e0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80069da:	2303      	movs	r3, #3
 80069dc:	73fb      	strb	r3, [r7, #15]
          break;
 80069de:	e005      	b.n	80069ec <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80069e0:	4b0a      	ldr	r3, [pc, #40]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d0ef      	beq.n	80069cc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d106      	bne.n	8006a00 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80069f2:	4b06      	ldr	r3, [pc, #24]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80069f4:	691a      	ldr	r2, [r3, #16]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	699b      	ldr	r3, [r3, #24]
 80069fa:	4904      	ldr	r1, [pc, #16]	@ (8006a0c <RCCEx_PLLSAI1_Config+0x1d8>)
 80069fc:	4313      	orrs	r3, r2
 80069fe:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3710      	adds	r7, #16
 8006a06:	46bd      	mov	sp, r7
 8006a08:	bd80      	pop	{r7, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40021000 	.word	0x40021000
 8006a10:	07ff800f 	.word	0x07ff800f
 8006a14:	ff9f800f 	.word	0xff9f800f
 8006a18:	f9ff800f 	.word	0xf9ff800f

08006a1c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006a1c:	b580      	push	{r7, lr}
 8006a1e:	b084      	sub	sp, #16
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
 8006a24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006a26:	2300      	movs	r3, #0
 8006a28:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006a2a:	4b72      	ldr	r3, [pc, #456]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a2c:	68db      	ldr	r3, [r3, #12]
 8006a2e:	f003 0303 	and.w	r3, r3, #3
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00e      	beq.n	8006a54 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006a36:	4b6f      	ldr	r3, [pc, #444]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a38:	68db      	ldr	r3, [r3, #12]
 8006a3a:	f003 0203 	and.w	r2, r3, #3
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	429a      	cmp	r2, r3
 8006a44:	d103      	bne.n	8006a4e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
       ||
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d142      	bne.n	8006ad4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	73fb      	strb	r3, [r7, #15]
 8006a52:	e03f      	b.n	8006ad4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2b03      	cmp	r3, #3
 8006a5a:	d018      	beq.n	8006a8e <RCCEx_PLLSAI2_Config+0x72>
 8006a5c:	2b03      	cmp	r3, #3
 8006a5e:	d825      	bhi.n	8006aac <RCCEx_PLLSAI2_Config+0x90>
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	d002      	beq.n	8006a6a <RCCEx_PLLSAI2_Config+0x4e>
 8006a64:	2b02      	cmp	r3, #2
 8006a66:	d009      	beq.n	8006a7c <RCCEx_PLLSAI2_Config+0x60>
 8006a68:	e020      	b.n	8006aac <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006a6a:	4b62      	ldr	r3, [pc, #392]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d11d      	bne.n	8006ab2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a7a:	e01a      	b.n	8006ab2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006a7c:	4b5d      	ldr	r3, [pc, #372]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d116      	bne.n	8006ab6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a8c:	e013      	b.n	8006ab6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006a8e:	4b59      	ldr	r3, [pc, #356]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d10f      	bne.n	8006aba <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006a9a:	4b56      	ldr	r3, [pc, #344]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d109      	bne.n	8006aba <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006aaa:	e006      	b.n	8006aba <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	73fb      	strb	r3, [r7, #15]
      break;
 8006ab0:	e004      	b.n	8006abc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006ab2:	bf00      	nop
 8006ab4:	e002      	b.n	8006abc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006ab6:	bf00      	nop
 8006ab8:	e000      	b.n	8006abc <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006aba:	bf00      	nop
    }

    if(status == HAL_OK)
 8006abc:	7bfb      	ldrb	r3, [r7, #15]
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d108      	bne.n	8006ad4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006ac2:	4b4c      	ldr	r3, [pc, #304]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	f023 0203 	bic.w	r2, r3, #3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4949      	ldr	r1, [pc, #292]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ad0:	4313      	orrs	r3, r2
 8006ad2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ad4:	7bfb      	ldrb	r3, [r7, #15]
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	f040 8086 	bne.w	8006be8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006adc:	4b45      	ldr	r3, [pc, #276]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	4a44      	ldr	r2, [pc, #272]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ae2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ae6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ae8:	f7fc f90e 	bl	8002d08 <HAL_GetTick>
 8006aec:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006aee:	e009      	b.n	8006b04 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006af0:	f7fc f90a 	bl	8002d08 <HAL_GetTick>
 8006af4:	4602      	mov	r2, r0
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	1ad3      	subs	r3, r2, r3
 8006afa:	2b02      	cmp	r3, #2
 8006afc:	d902      	bls.n	8006b04 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006afe:	2303      	movs	r3, #3
 8006b00:	73fb      	strb	r3, [r7, #15]
        break;
 8006b02:	e005      	b.n	8006b10 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006b04:	4b3b      	ldr	r3, [pc, #236]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d1ef      	bne.n	8006af0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006b10:	7bfb      	ldrb	r3, [r7, #15]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d168      	bne.n	8006be8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d113      	bne.n	8006b44 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b1c:	4b35      	ldr	r3, [pc, #212]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b1e:	695a      	ldr	r2, [r3, #20]
 8006b20:	4b35      	ldr	r3, [pc, #212]	@ (8006bf8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006b22:	4013      	ands	r3, r2
 8006b24:	687a      	ldr	r2, [r7, #4]
 8006b26:	6892      	ldr	r2, [r2, #8]
 8006b28:	0211      	lsls	r1, r2, #8
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	68d2      	ldr	r2, [r2, #12]
 8006b2e:	06d2      	lsls	r2, r2, #27
 8006b30:	4311      	orrs	r1, r2
 8006b32:	687a      	ldr	r2, [r7, #4]
 8006b34:	6852      	ldr	r2, [r2, #4]
 8006b36:	3a01      	subs	r2, #1
 8006b38:	0112      	lsls	r2, r2, #4
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	492d      	ldr	r1, [pc, #180]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	614b      	str	r3, [r1, #20]
 8006b42:	e02d      	b.n	8006ba0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	2b01      	cmp	r3, #1
 8006b48:	d115      	bne.n	8006b76 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b4a:	4b2a      	ldr	r3, [pc, #168]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b4c:	695a      	ldr	r2, [r3, #20]
 8006b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8006bfc <RCCEx_PLLSAI2_Config+0x1e0>)
 8006b50:	4013      	ands	r3, r2
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	6892      	ldr	r2, [r2, #8]
 8006b56:	0211      	lsls	r1, r2, #8
 8006b58:	687a      	ldr	r2, [r7, #4]
 8006b5a:	6912      	ldr	r2, [r2, #16]
 8006b5c:	0852      	lsrs	r2, r2, #1
 8006b5e:	3a01      	subs	r2, #1
 8006b60:	0552      	lsls	r2, r2, #21
 8006b62:	4311      	orrs	r1, r2
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	6852      	ldr	r2, [r2, #4]
 8006b68:	3a01      	subs	r2, #1
 8006b6a:	0112      	lsls	r2, r2, #4
 8006b6c:	430a      	orrs	r2, r1
 8006b6e:	4921      	ldr	r1, [pc, #132]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b70:	4313      	orrs	r3, r2
 8006b72:	614b      	str	r3, [r1, #20]
 8006b74:	e014      	b.n	8006ba0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006b76:	4b1f      	ldr	r3, [pc, #124]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b78:	695a      	ldr	r2, [r3, #20]
 8006b7a:	4b21      	ldr	r3, [pc, #132]	@ (8006c00 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	6892      	ldr	r2, [r2, #8]
 8006b82:	0211      	lsls	r1, r2, #8
 8006b84:	687a      	ldr	r2, [r7, #4]
 8006b86:	6952      	ldr	r2, [r2, #20]
 8006b88:	0852      	lsrs	r2, r2, #1
 8006b8a:	3a01      	subs	r2, #1
 8006b8c:	0652      	lsls	r2, r2, #25
 8006b8e:	4311      	orrs	r1, r2
 8006b90:	687a      	ldr	r2, [r7, #4]
 8006b92:	6852      	ldr	r2, [r2, #4]
 8006b94:	3a01      	subs	r2, #1
 8006b96:	0112      	lsls	r2, r2, #4
 8006b98:	430a      	orrs	r2, r1
 8006b9a:	4916      	ldr	r1, [pc, #88]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006ba0:	4b14      	ldr	r3, [pc, #80]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a13      	ldr	r2, [pc, #76]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006ba6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006baa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006bac:	f7fc f8ac 	bl	8002d08 <HAL_GetTick>
 8006bb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006bb2:	e009      	b.n	8006bc8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006bb4:	f7fc f8a8 	bl	8002d08 <HAL_GetTick>
 8006bb8:	4602      	mov	r2, r0
 8006bba:	68bb      	ldr	r3, [r7, #8]
 8006bbc:	1ad3      	subs	r3, r2, r3
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d902      	bls.n	8006bc8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	73fb      	strb	r3, [r7, #15]
          break;
 8006bc6:	e005      	b.n	8006bd4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006bc8:	4b0a      	ldr	r3, [pc, #40]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d0ef      	beq.n	8006bb4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006bd4:	7bfb      	ldrb	r3, [r7, #15]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d106      	bne.n	8006be8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006bda:	4b06      	ldr	r3, [pc, #24]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006bdc:	695a      	ldr	r2, [r3, #20]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	699b      	ldr	r3, [r3, #24]
 8006be2:	4904      	ldr	r1, [pc, #16]	@ (8006bf4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006be4:	4313      	orrs	r3, r2
 8006be6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006be8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bea:	4618      	mov	r0, r3
 8006bec:	3710      	adds	r7, #16
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
 8006bf2:	bf00      	nop
 8006bf4:	40021000 	.word	0x40021000
 8006bf8:	07ff800f 	.word	0x07ff800f
 8006bfc:	ff9f800f 	.word	0xff9f800f
 8006c00:	f9ff800f 	.word	0xf9ff800f

08006c04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e049      	b.n	8006caa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c1c:	b2db      	uxtb	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d106      	bne.n	8006c30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	2200      	movs	r2, #0
 8006c26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f841 	bl	8006cb2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2202      	movs	r2, #2
 8006c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	3304      	adds	r3, #4
 8006c40:	4619      	mov	r1, r3
 8006c42:	4610      	mov	r0, r2
 8006c44:	f000 f9e0 	bl	8007008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2201      	movs	r2, #1
 8006c54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	2201      	movs	r2, #1
 8006c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2201      	movs	r2, #1
 8006c74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2201      	movs	r2, #1
 8006c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2201      	movs	r2, #1
 8006c9c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006cb2:	b480      	push	{r7}
 8006cb4:	b083      	sub	sp, #12
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006cba:	bf00      	nop
 8006cbc:	370c      	adds	r7, #12
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc4:	4770      	bx	lr
	...

08006cc8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006cc8:	b480      	push	{r7}
 8006cca:	b085      	sub	sp, #20
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006cd6:	b2db      	uxtb	r3, r3
 8006cd8:	2b01      	cmp	r3, #1
 8006cda:	d001      	beq.n	8006ce0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006cdc:	2301      	movs	r3, #1
 8006cde:	e04f      	b.n	8006d80 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68da      	ldr	r2, [r3, #12]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f042 0201 	orr.w	r2, r2, #1
 8006cf6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	4a23      	ldr	r2, [pc, #140]	@ (8006d8c <HAL_TIM_Base_Start_IT+0xc4>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d01d      	beq.n	8006d3e <HAL_TIM_Base_Start_IT+0x76>
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d0a:	d018      	beq.n	8006d3e <HAL_TIM_Base_Start_IT+0x76>
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	4a1f      	ldr	r2, [pc, #124]	@ (8006d90 <HAL_TIM_Base_Start_IT+0xc8>)
 8006d12:	4293      	cmp	r3, r2
 8006d14:	d013      	beq.n	8006d3e <HAL_TIM_Base_Start_IT+0x76>
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a1e      	ldr	r2, [pc, #120]	@ (8006d94 <HAL_TIM_Base_Start_IT+0xcc>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d00e      	beq.n	8006d3e <HAL_TIM_Base_Start_IT+0x76>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	4a1c      	ldr	r2, [pc, #112]	@ (8006d98 <HAL_TIM_Base_Start_IT+0xd0>)
 8006d26:	4293      	cmp	r3, r2
 8006d28:	d009      	beq.n	8006d3e <HAL_TIM_Base_Start_IT+0x76>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a1b      	ldr	r2, [pc, #108]	@ (8006d9c <HAL_TIM_Base_Start_IT+0xd4>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d004      	beq.n	8006d3e <HAL_TIM_Base_Start_IT+0x76>
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a19      	ldr	r2, [pc, #100]	@ (8006da0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006d3a:	4293      	cmp	r3, r2
 8006d3c:	d115      	bne.n	8006d6a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	689a      	ldr	r2, [r3, #8]
 8006d44:	4b17      	ldr	r3, [pc, #92]	@ (8006da4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006d46:	4013      	ands	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	2b06      	cmp	r3, #6
 8006d4e:	d015      	beq.n	8006d7c <HAL_TIM_Base_Start_IT+0xb4>
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d56:	d011      	beq.n	8006d7c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	f042 0201 	orr.w	r2, r2, #1
 8006d66:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d68:	e008      	b.n	8006d7c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681a      	ldr	r2, [r3, #0]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f042 0201 	orr.w	r2, r2, #1
 8006d78:	601a      	str	r2, [r3, #0]
 8006d7a:	e000      	b.n	8006d7e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d7c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006d7e:	2300      	movs	r3, #0
}
 8006d80:	4618      	mov	r0, r3
 8006d82:	3714      	adds	r7, #20
 8006d84:	46bd      	mov	sp, r7
 8006d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8a:	4770      	bx	lr
 8006d8c:	40012c00 	.word	0x40012c00
 8006d90:	40000400 	.word	0x40000400
 8006d94:	40000800 	.word	0x40000800
 8006d98:	40000c00 	.word	0x40000c00
 8006d9c:	40013400 	.word	0x40013400
 8006da0:	40014000 	.word	0x40014000
 8006da4:	00010007 	.word	0x00010007

08006da8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b084      	sub	sp, #16
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	68db      	ldr	r3, [r3, #12]
 8006db6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	691b      	ldr	r3, [r3, #16]
 8006dbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006dc0:	68bb      	ldr	r3, [r7, #8]
 8006dc2:	f003 0302 	and.w	r3, r3, #2
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d020      	beq.n	8006e0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	f003 0302 	and.w	r3, r3, #2
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d01b      	beq.n	8006e0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	f06f 0202 	mvn.w	r2, #2
 8006ddc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	699b      	ldr	r3, [r3, #24]
 8006dea:	f003 0303 	and.w	r3, r3, #3
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d003      	beq.n	8006dfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f8e9 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006df8:	e005      	b.n	8006e06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dfa:	6878      	ldr	r0, [r7, #4]
 8006dfc:	f000 f8db 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f000 f8ec 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	f003 0304 	and.w	r3, r3, #4
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d020      	beq.n	8006e58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	f003 0304 	and.w	r3, r3, #4
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d01b      	beq.n	8006e58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f06f 0204 	mvn.w	r2, #4
 8006e28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2202      	movs	r2, #2
 8006e2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	699b      	ldr	r3, [r3, #24]
 8006e36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d003      	beq.n	8006e46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f000 f8c3 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006e44:	e005      	b.n	8006e52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 f8b5 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e4c:	6878      	ldr	r0, [r7, #4]
 8006e4e:	f000 f8c6 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2200      	movs	r2, #0
 8006e56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	f003 0308 	and.w	r3, r3, #8
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d020      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	f003 0308 	and.w	r3, r3, #8
 8006e68:	2b00      	cmp	r3, #0
 8006e6a:	d01b      	beq.n	8006ea4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f06f 0208 	mvn.w	r2, #8
 8006e74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2204      	movs	r2, #4
 8006e7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	69db      	ldr	r3, [r3, #28]
 8006e82:	f003 0303 	and.w	r3, r3, #3
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d003      	beq.n	8006e92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e8a:	6878      	ldr	r0, [r7, #4]
 8006e8c:	f000 f89d 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006e90:	e005      	b.n	8006e9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e92:	6878      	ldr	r0, [r7, #4]
 8006e94:	f000 f88f 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f000 f8a0 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	f003 0310 	and.w	r3, r3, #16
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d020      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	f003 0310 	and.w	r3, r3, #16
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d01b      	beq.n	8006ef0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f06f 0210 	mvn.w	r2, #16
 8006ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2208      	movs	r2, #8
 8006ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	69db      	ldr	r3, [r3, #28]
 8006ece:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d003      	beq.n	8006ede <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ed6:	6878      	ldr	r0, [r7, #4]
 8006ed8:	f000 f877 	bl	8006fca <HAL_TIM_IC_CaptureCallback>
 8006edc:	e005      	b.n	8006eea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f000 f869 	bl	8006fb6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ee4:	6878      	ldr	r0, [r7, #4]
 8006ee6:	f000 f87a 	bl	8006fde <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2200      	movs	r2, #0
 8006eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	d00c      	beq.n	8006f14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	f003 0301 	and.w	r3, r3, #1
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d007      	beq.n	8006f14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f06f 0201 	mvn.w	r2, #1
 8006f0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f7fa f954 	bl	80011bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d104      	bne.n	8006f28 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00c      	beq.n	8006f42 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d007      	beq.n	8006f42 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 f913 	bl	8007168 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006f42:	68bb      	ldr	r3, [r7, #8]
 8006f44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d00c      	beq.n	8006f66 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d007      	beq.n	8006f66 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006f5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f60:	6878      	ldr	r0, [r7, #4]
 8006f62:	f000 f90b 	bl	800717c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00c      	beq.n	8006f8a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d007      	beq.n	8006f8a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006f82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f84:	6878      	ldr	r0, [r7, #4]
 8006f86:	f000 f834 	bl	8006ff2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006f8a:	68bb      	ldr	r3, [r7, #8]
 8006f8c:	f003 0320 	and.w	r3, r3, #32
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00c      	beq.n	8006fae <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	f003 0320 	and.w	r3, r3, #32
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d007      	beq.n	8006fae <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	f06f 0220 	mvn.w	r2, #32
 8006fa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f000 f8d3 	bl	8007154 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006fae:	bf00      	nop
 8006fb0:	3710      	adds	r7, #16
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006fb6:	b480      	push	{r7}
 8006fb8:	b083      	sub	sp, #12
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006fbe:	bf00      	nop
 8006fc0:	370c      	adds	r7, #12
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr

08006fca <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006fca:	b480      	push	{r7}
 8006fcc:	b083      	sub	sp, #12
 8006fce:	af00      	add	r7, sp, #0
 8006fd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006fd2:	bf00      	nop
 8006fd4:	370c      	adds	r7, #12
 8006fd6:	46bd      	mov	sp, r7
 8006fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fdc:	4770      	bx	lr

08006fde <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fde:	b480      	push	{r7}
 8006fe0:	b083      	sub	sp, #12
 8006fe2:	af00      	add	r7, sp, #0
 8006fe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fe6:	bf00      	nop
 8006fe8:	370c      	adds	r7, #12
 8006fea:	46bd      	mov	sp, r7
 8006fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff0:	4770      	bx	lr

08006ff2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ff2:	b480      	push	{r7}
 8006ff4:	b083      	sub	sp, #12
 8006ff6:	af00      	add	r7, sp, #0
 8006ff8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ffa:	bf00      	nop
 8006ffc:	370c      	adds	r7, #12
 8006ffe:	46bd      	mov	sp, r7
 8007000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007004:	4770      	bx	lr
	...

08007008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007008:	b480      	push	{r7}
 800700a:	b085      	sub	sp, #20
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
 8007010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	4a46      	ldr	r2, [pc, #280]	@ (8007134 <TIM_Base_SetConfig+0x12c>)
 800701c:	4293      	cmp	r3, r2
 800701e:	d013      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007026:	d00f      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	4a43      	ldr	r2, [pc, #268]	@ (8007138 <TIM_Base_SetConfig+0x130>)
 800702c:	4293      	cmp	r3, r2
 800702e:	d00b      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	4a42      	ldr	r2, [pc, #264]	@ (800713c <TIM_Base_SetConfig+0x134>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d007      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	4a41      	ldr	r2, [pc, #260]	@ (8007140 <TIM_Base_SetConfig+0x138>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d003      	beq.n	8007048 <TIM_Base_SetConfig+0x40>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	4a40      	ldr	r2, [pc, #256]	@ (8007144 <TIM_Base_SetConfig+0x13c>)
 8007044:	4293      	cmp	r3, r2
 8007046:	d108      	bne.n	800705a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800704e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007050:	683b      	ldr	r3, [r7, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	68fa      	ldr	r2, [r7, #12]
 8007056:	4313      	orrs	r3, r2
 8007058:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a35      	ldr	r2, [pc, #212]	@ (8007134 <TIM_Base_SetConfig+0x12c>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d01f      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007068:	d01b      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a32      	ldr	r2, [pc, #200]	@ (8007138 <TIM_Base_SetConfig+0x130>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d017      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a31      	ldr	r2, [pc, #196]	@ (800713c <TIM_Base_SetConfig+0x134>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d013      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a30      	ldr	r2, [pc, #192]	@ (8007140 <TIM_Base_SetConfig+0x138>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d00f      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a2f      	ldr	r2, [pc, #188]	@ (8007144 <TIM_Base_SetConfig+0x13c>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d00b      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a2e      	ldr	r2, [pc, #184]	@ (8007148 <TIM_Base_SetConfig+0x140>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d007      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a2d      	ldr	r2, [pc, #180]	@ (800714c <TIM_Base_SetConfig+0x144>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d003      	beq.n	80070a2 <TIM_Base_SetConfig+0x9a>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a2c      	ldr	r2, [pc, #176]	@ (8007150 <TIM_Base_SetConfig+0x148>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d108      	bne.n	80070b4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80070a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	68db      	ldr	r3, [r3, #12]
 80070ae:	68fa      	ldr	r2, [r7, #12]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	695b      	ldr	r3, [r3, #20]
 80070be:	4313      	orrs	r3, r2
 80070c0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	68fa      	ldr	r2, [r7, #12]
 80070c6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	689a      	ldr	r2, [r3, #8]
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	4a16      	ldr	r2, [pc, #88]	@ (8007134 <TIM_Base_SetConfig+0x12c>)
 80070dc:	4293      	cmp	r3, r2
 80070de:	d00f      	beq.n	8007100 <TIM_Base_SetConfig+0xf8>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	4a18      	ldr	r2, [pc, #96]	@ (8007144 <TIM_Base_SetConfig+0x13c>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d00b      	beq.n	8007100 <TIM_Base_SetConfig+0xf8>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	4a17      	ldr	r2, [pc, #92]	@ (8007148 <TIM_Base_SetConfig+0x140>)
 80070ec:	4293      	cmp	r3, r2
 80070ee:	d007      	beq.n	8007100 <TIM_Base_SetConfig+0xf8>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	4a16      	ldr	r2, [pc, #88]	@ (800714c <TIM_Base_SetConfig+0x144>)
 80070f4:	4293      	cmp	r3, r2
 80070f6:	d003      	beq.n	8007100 <TIM_Base_SetConfig+0xf8>
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	4a15      	ldr	r2, [pc, #84]	@ (8007150 <TIM_Base_SetConfig+0x148>)
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d103      	bne.n	8007108 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	691a      	ldr	r2, [r3, #16]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	2201      	movs	r2, #1
 800710c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	691b      	ldr	r3, [r3, #16]
 8007112:	f003 0301 	and.w	r3, r3, #1
 8007116:	2b01      	cmp	r3, #1
 8007118:	d105      	bne.n	8007126 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	691b      	ldr	r3, [r3, #16]
 800711e:	f023 0201 	bic.w	r2, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	611a      	str	r2, [r3, #16]
  }
}
 8007126:	bf00      	nop
 8007128:	3714      	adds	r7, #20
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr
 8007132:	bf00      	nop
 8007134:	40012c00 	.word	0x40012c00
 8007138:	40000400 	.word	0x40000400
 800713c:	40000800 	.word	0x40000800
 8007140:	40000c00 	.word	0x40000c00
 8007144:	40013400 	.word	0x40013400
 8007148:	40014000 	.word	0x40014000
 800714c:	40014400 	.word	0x40014400
 8007150:	40014800 	.word	0x40014800

08007154 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007154:	b480      	push	{r7}
 8007156:	b083      	sub	sp, #12
 8007158:	af00      	add	r7, sp, #0
 800715a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800715c:	bf00      	nop
 800715e:	370c      	adds	r7, #12
 8007160:	46bd      	mov	sp, r7
 8007162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007166:	4770      	bx	lr

08007168 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007168:	b480      	push	{r7}
 800716a:	b083      	sub	sp, #12
 800716c:	af00      	add	r7, sp, #0
 800716e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr

08007190 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b082      	sub	sp, #8
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d101      	bne.n	80071a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e042      	b.n	8007228 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d106      	bne.n	80071ba <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071b4:	6878      	ldr	r0, [r7, #4]
 80071b6:	f7fb f96f 	bl	8002498 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2224      	movs	r2, #36	@ 0x24
 80071be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	681a      	ldr	r2, [r3, #0]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f022 0201 	bic.w	r2, r2, #1
 80071d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f000 fbb2 	bl	8007944 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f000 f8b3 	bl	800734c <UART_SetConfig>
 80071e6:	4603      	mov	r3, r0
 80071e8:	2b01      	cmp	r3, #1
 80071ea:	d101      	bne.n	80071f0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80071ec:	2301      	movs	r3, #1
 80071ee:	e01b      	b.n	8007228 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	685a      	ldr	r2, [r3, #4]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80071fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	689a      	ldr	r2, [r3, #8]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800720e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f042 0201 	orr.w	r2, r2, #1
 800721e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	f000 fc31 	bl	8007a88 <UART_CheckIdleState>
 8007226:	4603      	mov	r3, r0
}
 8007228:	4618      	mov	r0, r3
 800722a:	3708      	adds	r7, #8
 800722c:	46bd      	mov	sp, r7
 800722e:	bd80      	pop	{r7, pc}

08007230 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b08a      	sub	sp, #40	@ 0x28
 8007234:	af02      	add	r7, sp, #8
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	603b      	str	r3, [r7, #0]
 800723c:	4613      	mov	r3, r2
 800723e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007246:	2b20      	cmp	r3, #32
 8007248:	d17b      	bne.n	8007342 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d002      	beq.n	8007256 <HAL_UART_Transmit+0x26>
 8007250:	88fb      	ldrh	r3, [r7, #6]
 8007252:	2b00      	cmp	r3, #0
 8007254:	d101      	bne.n	800725a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e074      	b.n	8007344 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	2200      	movs	r2, #0
 800725e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2221      	movs	r2, #33	@ 0x21
 8007266:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800726a:	f7fb fd4d 	bl	8002d08 <HAL_GetTick>
 800726e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	88fa      	ldrh	r2, [r7, #6]
 8007274:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	88fa      	ldrh	r2, [r7, #6]
 800727c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007288:	d108      	bne.n	800729c <HAL_UART_Transmit+0x6c>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	691b      	ldr	r3, [r3, #16]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d104      	bne.n	800729c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007292:	2300      	movs	r3, #0
 8007294:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	61bb      	str	r3, [r7, #24]
 800729a:	e003      	b.n	80072a4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800729c:	68bb      	ldr	r3, [r7, #8]
 800729e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80072a0:	2300      	movs	r3, #0
 80072a2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80072a4:	e030      	b.n	8007308 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	9300      	str	r3, [sp, #0]
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2200      	movs	r2, #0
 80072ae:	2180      	movs	r1, #128	@ 0x80
 80072b0:	68f8      	ldr	r0, [r7, #12]
 80072b2:	f000 fc93 	bl	8007bdc <UART_WaitOnFlagUntilTimeout>
 80072b6:	4603      	mov	r3, r0
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d005      	beq.n	80072c8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	2220      	movs	r2, #32
 80072c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80072c4:	2303      	movs	r3, #3
 80072c6:	e03d      	b.n	8007344 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d10b      	bne.n	80072e6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80072ce:	69bb      	ldr	r3, [r7, #24]
 80072d0:	881a      	ldrh	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80072da:	b292      	uxth	r2, r2
 80072dc:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80072de:	69bb      	ldr	r3, [r7, #24]
 80072e0:	3302      	adds	r3, #2
 80072e2:	61bb      	str	r3, [r7, #24]
 80072e4:	e007      	b.n	80072f6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	781a      	ldrb	r2, [r3, #0]
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80072f0:	69fb      	ldr	r3, [r7, #28]
 80072f2:	3301      	adds	r3, #1
 80072f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	3b01      	subs	r3, #1
 8007300:	b29a      	uxth	r2, r3
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800730e:	b29b      	uxth	r3, r3
 8007310:	2b00      	cmp	r3, #0
 8007312:	d1c8      	bne.n	80072a6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	9300      	str	r3, [sp, #0]
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	2200      	movs	r2, #0
 800731c:	2140      	movs	r1, #64	@ 0x40
 800731e:	68f8      	ldr	r0, [r7, #12]
 8007320:	f000 fc5c 	bl	8007bdc <UART_WaitOnFlagUntilTimeout>
 8007324:	4603      	mov	r3, r0
 8007326:	2b00      	cmp	r3, #0
 8007328:	d005      	beq.n	8007336 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	2220      	movs	r2, #32
 800732e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007332:	2303      	movs	r3, #3
 8007334:	e006      	b.n	8007344 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	2220      	movs	r2, #32
 800733a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800733e:	2300      	movs	r3, #0
 8007340:	e000      	b.n	8007344 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007342:	2302      	movs	r3, #2
  }
}
 8007344:	4618      	mov	r0, r3
 8007346:	3720      	adds	r7, #32
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}

0800734c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800734c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007350:	b08c      	sub	sp, #48	@ 0x30
 8007352:	af00      	add	r7, sp, #0
 8007354:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007356:	2300      	movs	r3, #0
 8007358:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800735c:	697b      	ldr	r3, [r7, #20]
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	431a      	orrs	r2, r3
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	431a      	orrs	r2, r3
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	69db      	ldr	r3, [r3, #28]
 8007370:	4313      	orrs	r3, r2
 8007372:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	4baa      	ldr	r3, [pc, #680]	@ (8007624 <UART_SetConfig+0x2d8>)
 800737c:	4013      	ands	r3, r2
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	6812      	ldr	r2, [r2, #0]
 8007382:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007384:	430b      	orrs	r3, r1
 8007386:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	685b      	ldr	r3, [r3, #4]
 800738e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007392:	697b      	ldr	r3, [r7, #20]
 8007394:	68da      	ldr	r2, [r3, #12]
 8007396:	697b      	ldr	r3, [r7, #20]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	699b      	ldr	r3, [r3, #24]
 80073a2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80073a4:	697b      	ldr	r3, [r7, #20]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a9f      	ldr	r2, [pc, #636]	@ (8007628 <UART_SetConfig+0x2dc>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d004      	beq.n	80073b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	6a1b      	ldr	r3, [r3, #32]
 80073b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80073b4:	4313      	orrs	r3, r2
 80073b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80073c2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80073c6:	697a      	ldr	r2, [r7, #20]
 80073c8:	6812      	ldr	r2, [r2, #0]
 80073ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073cc:	430b      	orrs	r3, r1
 80073ce:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80073d0:	697b      	ldr	r3, [r7, #20]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073d6:	f023 010f 	bic.w	r1, r3, #15
 80073da:	697b      	ldr	r3, [r7, #20]
 80073dc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	430a      	orrs	r2, r1
 80073e4:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a90      	ldr	r2, [pc, #576]	@ (800762c <UART_SetConfig+0x2e0>)
 80073ec:	4293      	cmp	r3, r2
 80073ee:	d125      	bne.n	800743c <UART_SetConfig+0xf0>
 80073f0:	4b8f      	ldr	r3, [pc, #572]	@ (8007630 <UART_SetConfig+0x2e4>)
 80073f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073f6:	f003 0303 	and.w	r3, r3, #3
 80073fa:	2b03      	cmp	r3, #3
 80073fc:	d81a      	bhi.n	8007434 <UART_SetConfig+0xe8>
 80073fe:	a201      	add	r2, pc, #4	@ (adr r2, 8007404 <UART_SetConfig+0xb8>)
 8007400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007404:	08007415 	.word	0x08007415
 8007408:	08007425 	.word	0x08007425
 800740c:	0800741d 	.word	0x0800741d
 8007410:	0800742d 	.word	0x0800742d
 8007414:	2301      	movs	r3, #1
 8007416:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800741a:	e116      	b.n	800764a <UART_SetConfig+0x2fe>
 800741c:	2302      	movs	r3, #2
 800741e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007422:	e112      	b.n	800764a <UART_SetConfig+0x2fe>
 8007424:	2304      	movs	r3, #4
 8007426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800742a:	e10e      	b.n	800764a <UART_SetConfig+0x2fe>
 800742c:	2308      	movs	r3, #8
 800742e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007432:	e10a      	b.n	800764a <UART_SetConfig+0x2fe>
 8007434:	2310      	movs	r3, #16
 8007436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800743a:	e106      	b.n	800764a <UART_SetConfig+0x2fe>
 800743c:	697b      	ldr	r3, [r7, #20]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	4a7c      	ldr	r2, [pc, #496]	@ (8007634 <UART_SetConfig+0x2e8>)
 8007442:	4293      	cmp	r3, r2
 8007444:	d138      	bne.n	80074b8 <UART_SetConfig+0x16c>
 8007446:	4b7a      	ldr	r3, [pc, #488]	@ (8007630 <UART_SetConfig+0x2e4>)
 8007448:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800744c:	f003 030c 	and.w	r3, r3, #12
 8007450:	2b0c      	cmp	r3, #12
 8007452:	d82d      	bhi.n	80074b0 <UART_SetConfig+0x164>
 8007454:	a201      	add	r2, pc, #4	@ (adr r2, 800745c <UART_SetConfig+0x110>)
 8007456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800745a:	bf00      	nop
 800745c:	08007491 	.word	0x08007491
 8007460:	080074b1 	.word	0x080074b1
 8007464:	080074b1 	.word	0x080074b1
 8007468:	080074b1 	.word	0x080074b1
 800746c:	080074a1 	.word	0x080074a1
 8007470:	080074b1 	.word	0x080074b1
 8007474:	080074b1 	.word	0x080074b1
 8007478:	080074b1 	.word	0x080074b1
 800747c:	08007499 	.word	0x08007499
 8007480:	080074b1 	.word	0x080074b1
 8007484:	080074b1 	.word	0x080074b1
 8007488:	080074b1 	.word	0x080074b1
 800748c:	080074a9 	.word	0x080074a9
 8007490:	2300      	movs	r3, #0
 8007492:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007496:	e0d8      	b.n	800764a <UART_SetConfig+0x2fe>
 8007498:	2302      	movs	r3, #2
 800749a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800749e:	e0d4      	b.n	800764a <UART_SetConfig+0x2fe>
 80074a0:	2304      	movs	r3, #4
 80074a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074a6:	e0d0      	b.n	800764a <UART_SetConfig+0x2fe>
 80074a8:	2308      	movs	r3, #8
 80074aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ae:	e0cc      	b.n	800764a <UART_SetConfig+0x2fe>
 80074b0:	2310      	movs	r3, #16
 80074b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074b6:	e0c8      	b.n	800764a <UART_SetConfig+0x2fe>
 80074b8:	697b      	ldr	r3, [r7, #20]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a5e      	ldr	r2, [pc, #376]	@ (8007638 <UART_SetConfig+0x2ec>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d125      	bne.n	800750e <UART_SetConfig+0x1c2>
 80074c2:	4b5b      	ldr	r3, [pc, #364]	@ (8007630 <UART_SetConfig+0x2e4>)
 80074c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074c8:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80074cc:	2b30      	cmp	r3, #48	@ 0x30
 80074ce:	d016      	beq.n	80074fe <UART_SetConfig+0x1b2>
 80074d0:	2b30      	cmp	r3, #48	@ 0x30
 80074d2:	d818      	bhi.n	8007506 <UART_SetConfig+0x1ba>
 80074d4:	2b20      	cmp	r3, #32
 80074d6:	d00a      	beq.n	80074ee <UART_SetConfig+0x1a2>
 80074d8:	2b20      	cmp	r3, #32
 80074da:	d814      	bhi.n	8007506 <UART_SetConfig+0x1ba>
 80074dc:	2b00      	cmp	r3, #0
 80074de:	d002      	beq.n	80074e6 <UART_SetConfig+0x19a>
 80074e0:	2b10      	cmp	r3, #16
 80074e2:	d008      	beq.n	80074f6 <UART_SetConfig+0x1aa>
 80074e4:	e00f      	b.n	8007506 <UART_SetConfig+0x1ba>
 80074e6:	2300      	movs	r3, #0
 80074e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074ec:	e0ad      	b.n	800764a <UART_SetConfig+0x2fe>
 80074ee:	2302      	movs	r3, #2
 80074f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074f4:	e0a9      	b.n	800764a <UART_SetConfig+0x2fe>
 80074f6:	2304      	movs	r3, #4
 80074f8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80074fc:	e0a5      	b.n	800764a <UART_SetConfig+0x2fe>
 80074fe:	2308      	movs	r3, #8
 8007500:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007504:	e0a1      	b.n	800764a <UART_SetConfig+0x2fe>
 8007506:	2310      	movs	r3, #16
 8007508:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800750c:	e09d      	b.n	800764a <UART_SetConfig+0x2fe>
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a4a      	ldr	r2, [pc, #296]	@ (800763c <UART_SetConfig+0x2f0>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d125      	bne.n	8007564 <UART_SetConfig+0x218>
 8007518:	4b45      	ldr	r3, [pc, #276]	@ (8007630 <UART_SetConfig+0x2e4>)
 800751a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800751e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007522:	2bc0      	cmp	r3, #192	@ 0xc0
 8007524:	d016      	beq.n	8007554 <UART_SetConfig+0x208>
 8007526:	2bc0      	cmp	r3, #192	@ 0xc0
 8007528:	d818      	bhi.n	800755c <UART_SetConfig+0x210>
 800752a:	2b80      	cmp	r3, #128	@ 0x80
 800752c:	d00a      	beq.n	8007544 <UART_SetConfig+0x1f8>
 800752e:	2b80      	cmp	r3, #128	@ 0x80
 8007530:	d814      	bhi.n	800755c <UART_SetConfig+0x210>
 8007532:	2b00      	cmp	r3, #0
 8007534:	d002      	beq.n	800753c <UART_SetConfig+0x1f0>
 8007536:	2b40      	cmp	r3, #64	@ 0x40
 8007538:	d008      	beq.n	800754c <UART_SetConfig+0x200>
 800753a:	e00f      	b.n	800755c <UART_SetConfig+0x210>
 800753c:	2300      	movs	r3, #0
 800753e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007542:	e082      	b.n	800764a <UART_SetConfig+0x2fe>
 8007544:	2302      	movs	r3, #2
 8007546:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800754a:	e07e      	b.n	800764a <UART_SetConfig+0x2fe>
 800754c:	2304      	movs	r3, #4
 800754e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007552:	e07a      	b.n	800764a <UART_SetConfig+0x2fe>
 8007554:	2308      	movs	r3, #8
 8007556:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800755a:	e076      	b.n	800764a <UART_SetConfig+0x2fe>
 800755c:	2310      	movs	r3, #16
 800755e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007562:	e072      	b.n	800764a <UART_SetConfig+0x2fe>
 8007564:	697b      	ldr	r3, [r7, #20]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	4a35      	ldr	r2, [pc, #212]	@ (8007640 <UART_SetConfig+0x2f4>)
 800756a:	4293      	cmp	r3, r2
 800756c:	d12a      	bne.n	80075c4 <UART_SetConfig+0x278>
 800756e:	4b30      	ldr	r3, [pc, #192]	@ (8007630 <UART_SetConfig+0x2e4>)
 8007570:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007574:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007578:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800757c:	d01a      	beq.n	80075b4 <UART_SetConfig+0x268>
 800757e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007582:	d81b      	bhi.n	80075bc <UART_SetConfig+0x270>
 8007584:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007588:	d00c      	beq.n	80075a4 <UART_SetConfig+0x258>
 800758a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800758e:	d815      	bhi.n	80075bc <UART_SetConfig+0x270>
 8007590:	2b00      	cmp	r3, #0
 8007592:	d003      	beq.n	800759c <UART_SetConfig+0x250>
 8007594:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007598:	d008      	beq.n	80075ac <UART_SetConfig+0x260>
 800759a:	e00f      	b.n	80075bc <UART_SetConfig+0x270>
 800759c:	2300      	movs	r3, #0
 800759e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075a2:	e052      	b.n	800764a <UART_SetConfig+0x2fe>
 80075a4:	2302      	movs	r3, #2
 80075a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075aa:	e04e      	b.n	800764a <UART_SetConfig+0x2fe>
 80075ac:	2304      	movs	r3, #4
 80075ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075b2:	e04a      	b.n	800764a <UART_SetConfig+0x2fe>
 80075b4:	2308      	movs	r3, #8
 80075b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075ba:	e046      	b.n	800764a <UART_SetConfig+0x2fe>
 80075bc:	2310      	movs	r3, #16
 80075be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80075c2:	e042      	b.n	800764a <UART_SetConfig+0x2fe>
 80075c4:	697b      	ldr	r3, [r7, #20]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a17      	ldr	r2, [pc, #92]	@ (8007628 <UART_SetConfig+0x2dc>)
 80075ca:	4293      	cmp	r3, r2
 80075cc:	d13a      	bne.n	8007644 <UART_SetConfig+0x2f8>
 80075ce:	4b18      	ldr	r3, [pc, #96]	@ (8007630 <UART_SetConfig+0x2e4>)
 80075d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80075d4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80075d8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80075dc:	d01a      	beq.n	8007614 <UART_SetConfig+0x2c8>
 80075de:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80075e2:	d81b      	bhi.n	800761c <UART_SetConfig+0x2d0>
 80075e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075e8:	d00c      	beq.n	8007604 <UART_SetConfig+0x2b8>
 80075ea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80075ee:	d815      	bhi.n	800761c <UART_SetConfig+0x2d0>
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d003      	beq.n	80075fc <UART_SetConfig+0x2b0>
 80075f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f8:	d008      	beq.n	800760c <UART_SetConfig+0x2c0>
 80075fa:	e00f      	b.n	800761c <UART_SetConfig+0x2d0>
 80075fc:	2300      	movs	r3, #0
 80075fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007602:	e022      	b.n	800764a <UART_SetConfig+0x2fe>
 8007604:	2302      	movs	r3, #2
 8007606:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800760a:	e01e      	b.n	800764a <UART_SetConfig+0x2fe>
 800760c:	2304      	movs	r3, #4
 800760e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007612:	e01a      	b.n	800764a <UART_SetConfig+0x2fe>
 8007614:	2308      	movs	r3, #8
 8007616:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800761a:	e016      	b.n	800764a <UART_SetConfig+0x2fe>
 800761c:	2310      	movs	r3, #16
 800761e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007622:	e012      	b.n	800764a <UART_SetConfig+0x2fe>
 8007624:	cfff69f3 	.word	0xcfff69f3
 8007628:	40008000 	.word	0x40008000
 800762c:	40013800 	.word	0x40013800
 8007630:	40021000 	.word	0x40021000
 8007634:	40004400 	.word	0x40004400
 8007638:	40004800 	.word	0x40004800
 800763c:	40004c00 	.word	0x40004c00
 8007640:	40005000 	.word	0x40005000
 8007644:	2310      	movs	r3, #16
 8007646:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800764a:	697b      	ldr	r3, [r7, #20]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4aae      	ldr	r2, [pc, #696]	@ (8007908 <UART_SetConfig+0x5bc>)
 8007650:	4293      	cmp	r3, r2
 8007652:	f040 8097 	bne.w	8007784 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007656:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800765a:	2b08      	cmp	r3, #8
 800765c:	d823      	bhi.n	80076a6 <UART_SetConfig+0x35a>
 800765e:	a201      	add	r2, pc, #4	@ (adr r2, 8007664 <UART_SetConfig+0x318>)
 8007660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007664:	08007689 	.word	0x08007689
 8007668:	080076a7 	.word	0x080076a7
 800766c:	08007691 	.word	0x08007691
 8007670:	080076a7 	.word	0x080076a7
 8007674:	08007697 	.word	0x08007697
 8007678:	080076a7 	.word	0x080076a7
 800767c:	080076a7 	.word	0x080076a7
 8007680:	080076a7 	.word	0x080076a7
 8007684:	0800769f 	.word	0x0800769f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007688:	f7fe fc86 	bl	8005f98 <HAL_RCC_GetPCLK1Freq>
 800768c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800768e:	e010      	b.n	80076b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007690:	4b9e      	ldr	r3, [pc, #632]	@ (800790c <UART_SetConfig+0x5c0>)
 8007692:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007694:	e00d      	b.n	80076b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007696:	f7fe fbe7 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 800769a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800769c:	e009      	b.n	80076b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800769e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80076a4:	e005      	b.n	80076b2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80076a6:	2300      	movs	r3, #0
 80076a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80076b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80076b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	f000 8130 	beq.w	800791a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80076ba:	697b      	ldr	r3, [r7, #20]
 80076bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076be:	4a94      	ldr	r2, [pc, #592]	@ (8007910 <UART_SetConfig+0x5c4>)
 80076c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076c4:	461a      	mov	r2, r3
 80076c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80076cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076ce:	697b      	ldr	r3, [r7, #20]
 80076d0:	685a      	ldr	r2, [r3, #4]
 80076d2:	4613      	mov	r3, r2
 80076d4:	005b      	lsls	r3, r3, #1
 80076d6:	4413      	add	r3, r2
 80076d8:	69ba      	ldr	r2, [r7, #24]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d305      	bcc.n	80076ea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80076e4:	69ba      	ldr	r2, [r7, #24]
 80076e6:	429a      	cmp	r2, r3
 80076e8:	d903      	bls.n	80076f2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80076ea:	2301      	movs	r3, #1
 80076ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80076f0:	e113      	b.n	800791a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076f4:	2200      	movs	r2, #0
 80076f6:	60bb      	str	r3, [r7, #8]
 80076f8:	60fa      	str	r2, [r7, #12]
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076fe:	4a84      	ldr	r2, [pc, #528]	@ (8007910 <UART_SetConfig+0x5c4>)
 8007700:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007704:	b29b      	uxth	r3, r3
 8007706:	2200      	movs	r2, #0
 8007708:	603b      	str	r3, [r7, #0]
 800770a:	607a      	str	r2, [r7, #4]
 800770c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007710:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007714:	f7f8 fdcc 	bl	80002b0 <__aeabi_uldivmod>
 8007718:	4602      	mov	r2, r0
 800771a:	460b      	mov	r3, r1
 800771c:	4610      	mov	r0, r2
 800771e:	4619      	mov	r1, r3
 8007720:	f04f 0200 	mov.w	r2, #0
 8007724:	f04f 0300 	mov.w	r3, #0
 8007728:	020b      	lsls	r3, r1, #8
 800772a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800772e:	0202      	lsls	r2, r0, #8
 8007730:	6979      	ldr	r1, [r7, #20]
 8007732:	6849      	ldr	r1, [r1, #4]
 8007734:	0849      	lsrs	r1, r1, #1
 8007736:	2000      	movs	r0, #0
 8007738:	460c      	mov	r4, r1
 800773a:	4605      	mov	r5, r0
 800773c:	eb12 0804 	adds.w	r8, r2, r4
 8007740:	eb43 0905 	adc.w	r9, r3, r5
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	685b      	ldr	r3, [r3, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	469a      	mov	sl, r3
 800774c:	4693      	mov	fp, r2
 800774e:	4652      	mov	r2, sl
 8007750:	465b      	mov	r3, fp
 8007752:	4640      	mov	r0, r8
 8007754:	4649      	mov	r1, r9
 8007756:	f7f8 fdab 	bl	80002b0 <__aeabi_uldivmod>
 800775a:	4602      	mov	r2, r0
 800775c:	460b      	mov	r3, r1
 800775e:	4613      	mov	r3, r2
 8007760:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007762:	6a3b      	ldr	r3, [r7, #32]
 8007764:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007768:	d308      	bcc.n	800777c <UART_SetConfig+0x430>
 800776a:	6a3b      	ldr	r3, [r7, #32]
 800776c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007770:	d204      	bcs.n	800777c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6a3a      	ldr	r2, [r7, #32]
 8007778:	60da      	str	r2, [r3, #12]
 800777a:	e0ce      	b.n	800791a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800777c:	2301      	movs	r3, #1
 800777e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007782:	e0ca      	b.n	800791a <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007784:	697b      	ldr	r3, [r7, #20]
 8007786:	69db      	ldr	r3, [r3, #28]
 8007788:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800778c:	d166      	bne.n	800785c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800778e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007792:	2b08      	cmp	r3, #8
 8007794:	d827      	bhi.n	80077e6 <UART_SetConfig+0x49a>
 8007796:	a201      	add	r2, pc, #4	@ (adr r2, 800779c <UART_SetConfig+0x450>)
 8007798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800779c:	080077c1 	.word	0x080077c1
 80077a0:	080077c9 	.word	0x080077c9
 80077a4:	080077d1 	.word	0x080077d1
 80077a8:	080077e7 	.word	0x080077e7
 80077ac:	080077d7 	.word	0x080077d7
 80077b0:	080077e7 	.word	0x080077e7
 80077b4:	080077e7 	.word	0x080077e7
 80077b8:	080077e7 	.word	0x080077e7
 80077bc:	080077df 	.word	0x080077df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077c0:	f7fe fbea 	bl	8005f98 <HAL_RCC_GetPCLK1Freq>
 80077c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077c6:	e014      	b.n	80077f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077c8:	f7fe fbfc 	bl	8005fc4 <HAL_RCC_GetPCLK2Freq>
 80077cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077ce:	e010      	b.n	80077f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80077d0:	4b4e      	ldr	r3, [pc, #312]	@ (800790c <UART_SetConfig+0x5c0>)
 80077d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077d4:	e00d      	b.n	80077f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077d6:	f7fe fb47 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 80077da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077dc:	e009      	b.n	80077f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80077e4:	e005      	b.n	80077f2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80077e6:	2300      	movs	r3, #0
 80077e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80077f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80077f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	f000 8090 	beq.w	800791a <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077fe:	4a44      	ldr	r2, [pc, #272]	@ (8007910 <UART_SetConfig+0x5c4>)
 8007800:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007804:	461a      	mov	r2, r3
 8007806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007808:	fbb3 f3f2 	udiv	r3, r3, r2
 800780c:	005a      	lsls	r2, r3, #1
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	685b      	ldr	r3, [r3, #4]
 8007812:	085b      	lsrs	r3, r3, #1
 8007814:	441a      	add	r2, r3
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	fbb2 f3f3 	udiv	r3, r2, r3
 800781e:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007820:	6a3b      	ldr	r3, [r7, #32]
 8007822:	2b0f      	cmp	r3, #15
 8007824:	d916      	bls.n	8007854 <UART_SetConfig+0x508>
 8007826:	6a3b      	ldr	r3, [r7, #32]
 8007828:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800782c:	d212      	bcs.n	8007854 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800782e:	6a3b      	ldr	r3, [r7, #32]
 8007830:	b29b      	uxth	r3, r3
 8007832:	f023 030f 	bic.w	r3, r3, #15
 8007836:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007838:	6a3b      	ldr	r3, [r7, #32]
 800783a:	085b      	lsrs	r3, r3, #1
 800783c:	b29b      	uxth	r3, r3
 800783e:	f003 0307 	and.w	r3, r3, #7
 8007842:	b29a      	uxth	r2, r3
 8007844:	8bfb      	ldrh	r3, [r7, #30]
 8007846:	4313      	orrs	r3, r2
 8007848:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	8bfa      	ldrh	r2, [r7, #30]
 8007850:	60da      	str	r2, [r3, #12]
 8007852:	e062      	b.n	800791a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800785a:	e05e      	b.n	800791a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800785c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007860:	2b08      	cmp	r3, #8
 8007862:	d828      	bhi.n	80078b6 <UART_SetConfig+0x56a>
 8007864:	a201      	add	r2, pc, #4	@ (adr r2, 800786c <UART_SetConfig+0x520>)
 8007866:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800786a:	bf00      	nop
 800786c:	08007891 	.word	0x08007891
 8007870:	08007899 	.word	0x08007899
 8007874:	080078a1 	.word	0x080078a1
 8007878:	080078b7 	.word	0x080078b7
 800787c:	080078a7 	.word	0x080078a7
 8007880:	080078b7 	.word	0x080078b7
 8007884:	080078b7 	.word	0x080078b7
 8007888:	080078b7 	.word	0x080078b7
 800788c:	080078af 	.word	0x080078af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007890:	f7fe fb82 	bl	8005f98 <HAL_RCC_GetPCLK1Freq>
 8007894:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007896:	e014      	b.n	80078c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007898:	f7fe fb94 	bl	8005fc4 <HAL_RCC_GetPCLK2Freq>
 800789c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800789e:	e010      	b.n	80078c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078a0:	4b1a      	ldr	r3, [pc, #104]	@ (800790c <UART_SetConfig+0x5c0>)
 80078a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80078a4:	e00d      	b.n	80078c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078a6:	f7fe fadf 	bl	8005e68 <HAL_RCC_GetSysClockFreq>
 80078aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80078ac:	e009      	b.n	80078c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80078ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80078b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80078b4:	e005      	b.n	80078c2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80078b6:	2300      	movs	r3, #0
 80078b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80078ba:	2301      	movs	r3, #1
 80078bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80078c0:	bf00      	nop
    }

    if (pclk != 0U)
 80078c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d028      	beq.n	800791a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078cc:	4a10      	ldr	r2, [pc, #64]	@ (8007910 <UART_SetConfig+0x5c4>)
 80078ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80078d2:	461a      	mov	r2, r3
 80078d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	685b      	ldr	r3, [r3, #4]
 80078de:	085b      	lsrs	r3, r3, #1
 80078e0:	441a      	add	r2, r3
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	685b      	ldr	r3, [r3, #4]
 80078e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80078ea:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80078ec:	6a3b      	ldr	r3, [r7, #32]
 80078ee:	2b0f      	cmp	r3, #15
 80078f0:	d910      	bls.n	8007914 <UART_SetConfig+0x5c8>
 80078f2:	6a3b      	ldr	r3, [r7, #32]
 80078f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078f8:	d20c      	bcs.n	8007914 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80078fa:	6a3b      	ldr	r3, [r7, #32]
 80078fc:	b29a      	uxth	r2, r3
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	60da      	str	r2, [r3, #12]
 8007904:	e009      	b.n	800791a <UART_SetConfig+0x5ce>
 8007906:	bf00      	nop
 8007908:	40008000 	.word	0x40008000
 800790c:	00f42400 	.word	0x00f42400
 8007910:	08009f70 	.word	0x08009f70
      }
      else
      {
        ret = HAL_ERROR;
 8007914:	2301      	movs	r3, #1
 8007916:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	2201      	movs	r2, #1
 800791e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007922:	697b      	ldr	r3, [r7, #20]
 8007924:	2201      	movs	r2, #1
 8007926:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	2200      	movs	r2, #0
 800792e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007930:	697b      	ldr	r3, [r7, #20]
 8007932:	2200      	movs	r2, #0
 8007934:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007936:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800793a:	4618      	mov	r0, r3
 800793c:	3730      	adds	r7, #48	@ 0x30
 800793e:	46bd      	mov	sp, r7
 8007940:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007944 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007950:	f003 0308 	and.w	r3, r3, #8
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00a      	beq.n	800796e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	430a      	orrs	r2, r1
 800796c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007972:	f003 0301 	and.w	r3, r3, #1
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00a      	beq.n	8007990 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	685b      	ldr	r3, [r3, #4]
 8007980:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	430a      	orrs	r2, r1
 800798e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007994:	f003 0302 	and.w	r3, r3, #2
 8007998:	2b00      	cmp	r3, #0
 800799a:	d00a      	beq.n	80079b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	430a      	orrs	r2, r1
 80079b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079b6:	f003 0304 	and.w	r3, r3, #4
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d00a      	beq.n	80079d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	685b      	ldr	r3, [r3, #4]
 80079c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	430a      	orrs	r2, r1
 80079d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d8:	f003 0310 	and.w	r3, r3, #16
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d00a      	beq.n	80079f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	430a      	orrs	r2, r1
 80079f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079fa:	f003 0320 	and.w	r3, r3, #32
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d00a      	beq.n	8007a18 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	689b      	ldr	r3, [r3, #8]
 8007a08:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	430a      	orrs	r2, r1
 8007a16:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d01a      	beq.n	8007a5a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	430a      	orrs	r2, r1
 8007a38:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a3e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007a42:	d10a      	bne.n	8007a5a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	685b      	ldr	r3, [r3, #4]
 8007a4a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	430a      	orrs	r2, r1
 8007a58:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d00a      	beq.n	8007a7c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	430a      	orrs	r2, r1
 8007a7a:	605a      	str	r2, [r3, #4]
  }
}
 8007a7c:	bf00      	nop
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr

08007a88 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b098      	sub	sp, #96	@ 0x60
 8007a8c:	af02      	add	r7, sp, #8
 8007a8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2200      	movs	r2, #0
 8007a94:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a98:	f7fb f936 	bl	8002d08 <HAL_GetTick>
 8007a9c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	f003 0308 	and.w	r3, r3, #8
 8007aa8:	2b08      	cmp	r3, #8
 8007aaa:	d12f      	bne.n	8007b0c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007aac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007ab0:	9300      	str	r3, [sp, #0]
 8007ab2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007aba:	6878      	ldr	r0, [r7, #4]
 8007abc:	f000 f88e 	bl	8007bdc <UART_WaitOnFlagUntilTimeout>
 8007ac0:	4603      	mov	r3, r0
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d022      	beq.n	8007b0c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007acc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ace:	e853 3f00 	ldrex	r3, [r3]
 8007ad2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007ad4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ad6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ada:	653b      	str	r3, [r7, #80]	@ 0x50
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	461a      	mov	r2, r3
 8007ae2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007ae4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ae6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ae8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007aea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007aec:	e841 2300 	strex	r3, r2, [r1]
 8007af0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	d1e6      	bne.n	8007ac6 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2220      	movs	r2, #32
 8007afc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	2200      	movs	r2, #0
 8007b04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e063      	b.n	8007bd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f003 0304 	and.w	r3, r3, #4
 8007b16:	2b04      	cmp	r3, #4
 8007b18:	d149      	bne.n	8007bae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b1a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007b1e:	9300      	str	r3, [sp, #0]
 8007b20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007b22:	2200      	movs	r2, #0
 8007b24:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007b28:	6878      	ldr	r0, [r7, #4]
 8007b2a:	f000 f857 	bl	8007bdc <UART_WaitOnFlagUntilTimeout>
 8007b2e:	4603      	mov	r3, r0
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d03c      	beq.n	8007bae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3c:	e853 3f00 	ldrex	r3, [r3]
 8007b40:	623b      	str	r3, [r7, #32]
   return(result);
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007b48:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b52:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b54:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007b58:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007b5a:	e841 2300 	strex	r3, r2, [r1]
 8007b5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d1e6      	bne.n	8007b34 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3308      	adds	r3, #8
 8007b6c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b6e:	693b      	ldr	r3, [r7, #16]
 8007b70:	e853 3f00 	ldrex	r3, [r3]
 8007b74:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	f023 0301 	bic.w	r3, r3, #1
 8007b7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	3308      	adds	r3, #8
 8007b84:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007b86:	61fa      	str	r2, [r7, #28]
 8007b88:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b8a:	69b9      	ldr	r1, [r7, #24]
 8007b8c:	69fa      	ldr	r2, [r7, #28]
 8007b8e:	e841 2300 	strex	r3, r2, [r1]
 8007b92:	617b      	str	r3, [r7, #20]
   return(result);
 8007b94:	697b      	ldr	r3, [r7, #20]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d1e5      	bne.n	8007b66 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2220      	movs	r2, #32
 8007b9e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2200      	movs	r2, #0
 8007ba6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007baa:	2303      	movs	r3, #3
 8007bac:	e012      	b.n	8007bd4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	2220      	movs	r2, #32
 8007bb2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2220      	movs	r2, #32
 8007bba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2200      	movs	r2, #0
 8007bce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3758      	adds	r7, #88	@ 0x58
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	60f8      	str	r0, [r7, #12]
 8007be4:	60b9      	str	r1, [r7, #8]
 8007be6:	603b      	str	r3, [r7, #0]
 8007be8:	4613      	mov	r3, r2
 8007bea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007bec:	e04f      	b.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007bee:	69bb      	ldr	r3, [r7, #24]
 8007bf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf4:	d04b      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007bf6:	f7fb f887 	bl	8002d08 <HAL_GetTick>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	1ad3      	subs	r3, r2, r3
 8007c00:	69ba      	ldr	r2, [r7, #24]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d302      	bcc.n	8007c0c <UART_WaitOnFlagUntilTimeout+0x30>
 8007c06:	69bb      	ldr	r3, [r7, #24]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d101      	bne.n	8007c10 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007c0c:	2303      	movs	r3, #3
 8007c0e:	e04e      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f003 0304 	and.w	r3, r3, #4
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d037      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	2b80      	cmp	r3, #128	@ 0x80
 8007c22:	d034      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xb2>
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2b40      	cmp	r3, #64	@ 0x40
 8007c28:	d031      	beq.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	69db      	ldr	r3, [r3, #28]
 8007c30:	f003 0308 	and.w	r3, r3, #8
 8007c34:	2b08      	cmp	r3, #8
 8007c36:	d110      	bne.n	8007c5a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2208      	movs	r2, #8
 8007c3e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c40:	68f8      	ldr	r0, [r7, #12]
 8007c42:	f000 f838 	bl	8007cb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	2208      	movs	r2, #8
 8007c4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	e029      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	69db      	ldr	r3, [r3, #28]
 8007c60:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007c68:	d111      	bne.n	8007c8e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007c72:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f81e 	bl	8007cb6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c8a:	2303      	movs	r3, #3
 8007c8c:	e00f      	b.n	8007cae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	69da      	ldr	r2, [r3, #28]
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	4013      	ands	r3, r2
 8007c98:	68ba      	ldr	r2, [r7, #8]
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	bf0c      	ite	eq
 8007c9e:	2301      	moveq	r3, #1
 8007ca0:	2300      	movne	r3, #0
 8007ca2:	b2db      	uxtb	r3, r3
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	79fb      	ldrb	r3, [r7, #7]
 8007ca8:	429a      	cmp	r2, r3
 8007caa:	d0a0      	beq.n	8007bee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007cac:	2300      	movs	r3, #0
}
 8007cae:	4618      	mov	r0, r3
 8007cb0:	3710      	adds	r7, #16
 8007cb2:	46bd      	mov	sp, r7
 8007cb4:	bd80      	pop	{r7, pc}

08007cb6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007cb6:	b480      	push	{r7}
 8007cb8:	b095      	sub	sp, #84	@ 0x54
 8007cba:	af00      	add	r7, sp, #0
 8007cbc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cc6:	e853 3f00 	ldrex	r3, [r3]
 8007cca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ccc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007cd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	461a      	mov	r2, r3
 8007cda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007cdc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007cde:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ce0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007ce2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007ce4:	e841 2300 	strex	r3, r2, [r1]
 8007ce8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007cea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d1e6      	bne.n	8007cbe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	3308      	adds	r3, #8
 8007cf6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cf8:	6a3b      	ldr	r3, [r7, #32]
 8007cfa:	e853 3f00 	ldrex	r3, [r3]
 8007cfe:	61fb      	str	r3, [r7, #28]
   return(result);
 8007d00:	69fb      	ldr	r3, [r7, #28]
 8007d02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007d06:	f023 0301 	bic.w	r3, r3, #1
 8007d0a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	3308      	adds	r3, #8
 8007d12:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007d14:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007d16:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007d1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007d1c:	e841 2300 	strex	r3, r2, [r1]
 8007d20:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d1e3      	bne.n	8007cf0 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d118      	bne.n	8007d62 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	e853 3f00 	ldrex	r3, [r3]
 8007d3c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d3e:	68bb      	ldr	r3, [r7, #8]
 8007d40:	f023 0310 	bic.w	r3, r3, #16
 8007d44:	647b      	str	r3, [r7, #68]	@ 0x44
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	461a      	mov	r2, r3
 8007d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007d4e:	61bb      	str	r3, [r7, #24]
 8007d50:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d52:	6979      	ldr	r1, [r7, #20]
 8007d54:	69ba      	ldr	r2, [r7, #24]
 8007d56:	e841 2300 	strex	r3, r2, [r1]
 8007d5a:	613b      	str	r3, [r7, #16]
   return(result);
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1e6      	bne.n	8007d30 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2220      	movs	r2, #32
 8007d66:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007d76:	bf00      	nop
 8007d78:	3754      	adds	r7, #84	@ 0x54
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr

08007d82 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b085      	sub	sp, #20
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d90:	2b01      	cmp	r3, #1
 8007d92:	d101      	bne.n	8007d98 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d94:	2302      	movs	r3, #2
 8007d96:	e027      	b.n	8007de8 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2201      	movs	r2, #1
 8007d9c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2224      	movs	r2, #36	@ 0x24
 8007da4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	681a      	ldr	r2, [r3, #0]
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	f022 0201 	bic.w	r2, r2, #1
 8007dbe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007dc6:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2220      	movs	r2, #32
 8007dda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3714      	adds	r7, #20
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr

08007df4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
 8007dfc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e04:	2b01      	cmp	r3, #1
 8007e06:	d101      	bne.n	8007e0c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007e08:	2302      	movs	r3, #2
 8007e0a:	e02d      	b.n	8007e68 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	2224      	movs	r2, #36	@ 0x24
 8007e18:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	681a      	ldr	r2, [r3, #0]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 0201 	bic.w	r2, r2, #1
 8007e32:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	689b      	ldr	r3, [r3, #8]
 8007e3a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	683a      	ldr	r2, [r7, #0]
 8007e44:	430a      	orrs	r2, r1
 8007e46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f000 f84f 	bl	8007eec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	68fa      	ldr	r2, [r7, #12]
 8007e54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2220      	movs	r2, #32
 8007e5a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	2200      	movs	r2, #0
 8007e62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e66:	2300      	movs	r3, #0
}
 8007e68:	4618      	mov	r0, r3
 8007e6a:	3710      	adds	r7, #16
 8007e6c:	46bd      	mov	sp, r7
 8007e6e:	bd80      	pop	{r7, pc}

08007e70 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b084      	sub	sp, #16
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e80:	2b01      	cmp	r3, #1
 8007e82:	d101      	bne.n	8007e88 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007e84:	2302      	movs	r3, #2
 8007e86:	e02d      	b.n	8007ee4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2224      	movs	r2, #36	@ 0x24
 8007e94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 0201 	bic.w	r2, r2, #1
 8007eae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	689b      	ldr	r3, [r3, #8]
 8007eb6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	683a      	ldr	r2, [r7, #0]
 8007ec0:	430a      	orrs	r2, r1
 8007ec2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007ec4:	6878      	ldr	r0, [r7, #4]
 8007ec6:	f000 f811 	bl	8007eec <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	68fa      	ldr	r2, [r7, #12]
 8007ed0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2220      	movs	r2, #32
 8007ed6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3710      	adds	r7, #16
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	bd80      	pop	{r7, pc}

08007eec <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007eec:	b480      	push	{r7}
 8007eee:	b085      	sub	sp, #20
 8007ef0:	af00      	add	r7, sp, #0
 8007ef2:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d108      	bne.n	8007f0e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2201      	movs	r2, #1
 8007f00:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007f0c:	e031      	b.n	8007f72 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007f0e:	2308      	movs	r3, #8
 8007f10:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007f12:	2308      	movs	r3, #8
 8007f14:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	689b      	ldr	r3, [r3, #8]
 8007f1c:	0e5b      	lsrs	r3, r3, #25
 8007f1e:	b2db      	uxtb	r3, r3
 8007f20:	f003 0307 	and.w	r3, r3, #7
 8007f24:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	0f5b      	lsrs	r3, r3, #29
 8007f2e:	b2db      	uxtb	r3, r3
 8007f30:	f003 0307 	and.w	r3, r3, #7
 8007f34:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f36:	7bbb      	ldrb	r3, [r7, #14]
 8007f38:	7b3a      	ldrb	r2, [r7, #12]
 8007f3a:	4911      	ldr	r1, [pc, #68]	@ (8007f80 <UARTEx_SetNbDataToProcess+0x94>)
 8007f3c:	5c8a      	ldrb	r2, [r1, r2]
 8007f3e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007f42:	7b3a      	ldrb	r2, [r7, #12]
 8007f44:	490f      	ldr	r1, [pc, #60]	@ (8007f84 <UARTEx_SetNbDataToProcess+0x98>)
 8007f46:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007f48:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f4c:	b29a      	uxth	r2, r3
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f54:	7bfb      	ldrb	r3, [r7, #15]
 8007f56:	7b7a      	ldrb	r2, [r7, #13]
 8007f58:	4909      	ldr	r1, [pc, #36]	@ (8007f80 <UARTEx_SetNbDataToProcess+0x94>)
 8007f5a:	5c8a      	ldrb	r2, [r1, r2]
 8007f5c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007f60:	7b7a      	ldrb	r2, [r7, #13]
 8007f62:	4908      	ldr	r1, [pc, #32]	@ (8007f84 <UARTEx_SetNbDataToProcess+0x98>)
 8007f64:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007f66:	fb93 f3f2 	sdiv	r3, r3, r2
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007f72:	bf00      	nop
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
 8007f7e:	bf00      	nop
 8007f80:	08009f88 	.word	0x08009f88
 8007f84:	08009f90 	.word	0x08009f90

08007f88 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	4603      	mov	r3, r0
 8007f90:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8007f92:	2300      	movs	r3, #0
 8007f94:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8007f96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007f9a:	2b84      	cmp	r3, #132	@ 0x84
 8007f9c:	d005      	beq.n	8007faa <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8007f9e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	4413      	add	r3, r2
 8007fa6:	3303      	adds	r3, #3
 8007fa8:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8007faa:	68fb      	ldr	r3, [r7, #12]
}
 8007fac:	4618      	mov	r0, r3
 8007fae:	3714      	adds	r7, #20
 8007fb0:	46bd      	mov	sp, r7
 8007fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb6:	4770      	bx	lr

08007fb8 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8007fbc:	f000 fae4 	bl	8008588 <vTaskStartScheduler>
  
  return osOK;
 8007fc0:	2300      	movs	r3, #0
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	bd80      	pop	{r7, pc}

08007fc6 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8007fc6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007fc8:	b089      	sub	sp, #36	@ 0x24
 8007fca:	af04      	add	r7, sp, #16
 8007fcc:	6078      	str	r0, [r7, #4]
 8007fce:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	695b      	ldr	r3, [r3, #20]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d020      	beq.n	800801a <osThreadCreate+0x54>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	699b      	ldr	r3, [r3, #24]
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	d01c      	beq.n	800801a <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	685c      	ldr	r4, [r3, #4]
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	691e      	ldr	r6, [r3, #16]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8007ff2:	4618      	mov	r0, r3
 8007ff4:	f7ff ffc8 	bl	8007f88 <makeFreeRtosPriority>
 8007ff8:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008002:	9202      	str	r2, [sp, #8]
 8008004:	9301      	str	r3, [sp, #4]
 8008006:	9100      	str	r1, [sp, #0]
 8008008:	683b      	ldr	r3, [r7, #0]
 800800a:	4632      	mov	r2, r6
 800800c:	4629      	mov	r1, r5
 800800e:	4620      	mov	r0, r4
 8008010:	f000 f8ed 	bl	80081ee <xTaskCreateStatic>
 8008014:	4603      	mov	r3, r0
 8008016:	60fb      	str	r3, [r7, #12]
 8008018:	e01c      	b.n	8008054 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	685c      	ldr	r4, [r3, #4]
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008026:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800802e:	4618      	mov	r0, r3
 8008030:	f7ff ffaa 	bl	8007f88 <makeFreeRtosPriority>
 8008034:	4602      	mov	r2, r0
 8008036:	f107 030c 	add.w	r3, r7, #12
 800803a:	9301      	str	r3, [sp, #4]
 800803c:	9200      	str	r2, [sp, #0]
 800803e:	683b      	ldr	r3, [r7, #0]
 8008040:	4632      	mov	r2, r6
 8008042:	4629      	mov	r1, r5
 8008044:	4620      	mov	r0, r4
 8008046:	f000 f932 	bl	80082ae <xTaskCreate>
 800804a:	4603      	mov	r3, r0
 800804c:	2b01      	cmp	r3, #1
 800804e:	d001      	beq.n	8008054 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8008050:	2300      	movs	r3, #0
 8008052:	e000      	b.n	8008056 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8008054:	68fb      	ldr	r3, [r7, #12]
}
 8008056:	4618      	mov	r0, r3
 8008058:	3714      	adds	r7, #20
 800805a:	46bd      	mov	sp, r7
 800805c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800805e <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800805e:	b580      	push	{r7, lr}
 8008060:	b084      	sub	sp, #16
 8008062:	af00      	add	r7, sp, #0
 8008064:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d001      	beq.n	8008074 <osDelay+0x16>
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	e000      	b.n	8008076 <osDelay+0x18>
 8008074:	2301      	movs	r3, #1
 8008076:	4618      	mov	r0, r3
 8008078:	f000 fa50 	bl	800851c <vTaskDelay>
  
  return osOK;
 800807c:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800807e:	4618      	mov	r0, r3
 8008080:	3710      	adds	r7, #16
 8008082:	46bd      	mov	sp, r7
 8008084:	bd80      	pop	{r7, pc}

08008086 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008086:	b480      	push	{r7}
 8008088:	b083      	sub	sp, #12
 800808a:	af00      	add	r7, sp, #0
 800808c:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	f103 0208 	add.w	r2, r3, #8
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f04f 32ff 	mov.w	r2, #4294967295
 800809e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f103 0208 	add.w	r2, r3, #8
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	f103 0208 	add.w	r2, r3, #8
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2200      	movs	r2, #0
 80080b8:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80080ba:	bf00      	nop
 80080bc:	370c      	adds	r7, #12
 80080be:	46bd      	mov	sp, r7
 80080c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c4:	4770      	bx	lr

080080c6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80080c6:	b480      	push	{r7}
 80080c8:	b083      	sub	sp, #12
 80080ca:	af00      	add	r7, sp, #0
 80080cc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2200      	movs	r2, #0
 80080d2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80080d4:	bf00      	nop
 80080d6:	370c      	adds	r7, #12
 80080d8:	46bd      	mov	sp, r7
 80080da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080de:	4770      	bx	lr

080080e0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80080e0:	b480      	push	{r7}
 80080e2:	b085      	sub	sp, #20
 80080e4:	af00      	add	r7, sp, #0
 80080e6:	6078      	str	r0, [r7, #4]
 80080e8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	685b      	ldr	r3, [r3, #4]
 80080ee:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80080f0:	683b      	ldr	r3, [r7, #0]
 80080f2:	68fa      	ldr	r2, [r7, #12]
 80080f4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	689a      	ldr	r2, [r3, #8]
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	683a      	ldr	r2, [r7, #0]
 8008104:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	683a      	ldr	r2, [r7, #0]
 800810a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800810c:	683b      	ldr	r3, [r7, #0]
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	1c5a      	adds	r2, r3, #1
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	601a      	str	r2, [r3, #0]
}
 800811c:	bf00      	nop
 800811e:	3714      	adds	r7, #20
 8008120:	46bd      	mov	sp, r7
 8008122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008126:	4770      	bx	lr

08008128 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008128:	b480      	push	{r7}
 800812a:	b085      	sub	sp, #20
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
 8008130:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813e:	d103      	bne.n	8008148 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	691b      	ldr	r3, [r3, #16]
 8008144:	60fb      	str	r3, [r7, #12]
 8008146:	e00c      	b.n	8008162 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	3308      	adds	r3, #8
 800814c:	60fb      	str	r3, [r7, #12]
 800814e:	e002      	b.n	8008156 <vListInsert+0x2e>
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	60fb      	str	r3, [r7, #12]
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	685b      	ldr	r3, [r3, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	68ba      	ldr	r2, [r7, #8]
 800815e:	429a      	cmp	r2, r3
 8008160:	d2f6      	bcs.n	8008150 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	685a      	ldr	r2, [r3, #4]
 8008166:	683b      	ldr	r3, [r7, #0]
 8008168:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	68fa      	ldr	r2, [r7, #12]
 8008176:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	683a      	ldr	r2, [r7, #0]
 800817c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	687a      	ldr	r2, [r7, #4]
 8008182:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	1c5a      	adds	r2, r3, #1
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	601a      	str	r2, [r3, #0]
}
 800818e:	bf00      	nop
 8008190:	3714      	adds	r7, #20
 8008192:	46bd      	mov	sp, r7
 8008194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008198:	4770      	bx	lr

0800819a <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800819a:	b480      	push	{r7}
 800819c:	b085      	sub	sp, #20
 800819e:	af00      	add	r7, sp, #0
 80081a0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	691b      	ldr	r3, [r3, #16]
 80081a6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	685b      	ldr	r3, [r3, #4]
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	6892      	ldr	r2, [r2, #8]
 80081b0:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	689b      	ldr	r3, [r3, #8]
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	6852      	ldr	r2, [r2, #4]
 80081ba:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	685b      	ldr	r3, [r3, #4]
 80081c0:	687a      	ldr	r2, [r7, #4]
 80081c2:	429a      	cmp	r2, r3
 80081c4:	d103      	bne.n	80081ce <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	689a      	ldr	r2, [r3, #8]
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	2200      	movs	r2, #0
 80081d2:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	1e5a      	subs	r2, r3, #1
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3714      	adds	r7, #20
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80081ee:	b580      	push	{r7, lr}
 80081f0:	b08e      	sub	sp, #56	@ 0x38
 80081f2:	af04      	add	r7, sp, #16
 80081f4:	60f8      	str	r0, [r7, #12]
 80081f6:	60b9      	str	r1, [r7, #8]
 80081f8:	607a      	str	r2, [r7, #4]
 80081fa:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80081fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10b      	bne.n	800821a <xTaskCreateStatic+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008206:	f383 8811 	msr	BASEPRI, r3
 800820a:	f3bf 8f6f 	isb	sy
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008214:	bf00      	nop
 8008216:	bf00      	nop
 8008218:	e7fd      	b.n	8008216 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800821a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800821c:	2b00      	cmp	r3, #0
 800821e:	d10b      	bne.n	8008238 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008220:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008224:	f383 8811 	msr	BASEPRI, r3
 8008228:	f3bf 8f6f 	isb	sy
 800822c:	f3bf 8f4f 	dsb	sy
 8008230:	61fb      	str	r3, [r7, #28]
}
 8008232:	bf00      	nop
 8008234:	bf00      	nop
 8008236:	e7fd      	b.n	8008234 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008238:	2354      	movs	r3, #84	@ 0x54
 800823a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800823c:	693b      	ldr	r3, [r7, #16]
 800823e:	2b54      	cmp	r3, #84	@ 0x54
 8008240:	d00b      	beq.n	800825a <xTaskCreateStatic+0x6c>
	__asm volatile
 8008242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
 8008252:	61bb      	str	r3, [r7, #24]
}
 8008254:	bf00      	nop
 8008256:	bf00      	nop
 8008258:	e7fd      	b.n	8008256 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800825a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800825c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800825e:	2b00      	cmp	r3, #0
 8008260:	d01e      	beq.n	80082a0 <xTaskCreateStatic+0xb2>
 8008262:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008264:	2b00      	cmp	r3, #0
 8008266:	d01b      	beq.n	80082a0 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800826a:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800826c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800826e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008270:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008272:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008274:	2202      	movs	r2, #2
 8008276:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800827a:	2300      	movs	r3, #0
 800827c:	9303      	str	r3, [sp, #12]
 800827e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008280:	9302      	str	r3, [sp, #8]
 8008282:	f107 0314 	add.w	r3, r7, #20
 8008286:	9301      	str	r3, [sp, #4]
 8008288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828a:	9300      	str	r3, [sp, #0]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	687a      	ldr	r2, [r7, #4]
 8008290:	68b9      	ldr	r1, [r7, #8]
 8008292:	68f8      	ldr	r0, [r7, #12]
 8008294:	f000 f850 	bl	8008338 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008298:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800829a:	f000 f8d5 	bl	8008448 <prvAddNewTaskToReadyList>
 800829e:	e001      	b.n	80082a4 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80082a0:	2300      	movs	r3, #0
 80082a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80082a4:	697b      	ldr	r3, [r7, #20]
	}
 80082a6:	4618      	mov	r0, r3
 80082a8:	3728      	adds	r7, #40	@ 0x28
 80082aa:	46bd      	mov	sp, r7
 80082ac:	bd80      	pop	{r7, pc}

080082ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80082ae:	b580      	push	{r7, lr}
 80082b0:	b08c      	sub	sp, #48	@ 0x30
 80082b2:	af04      	add	r7, sp, #16
 80082b4:	60f8      	str	r0, [r7, #12]
 80082b6:	60b9      	str	r1, [r7, #8]
 80082b8:	603b      	str	r3, [r7, #0]
 80082ba:	4613      	mov	r3, r2
 80082bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80082be:	88fb      	ldrh	r3, [r7, #6]
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4618      	mov	r0, r3
 80082c4:	f000 fed0 	bl	8009068 <pvPortMalloc>
 80082c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00e      	beq.n	80082ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80082d0:	2054      	movs	r0, #84	@ 0x54
 80082d2:	f000 fec9 	bl	8009068 <pvPortMalloc>
 80082d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80082d8:	69fb      	ldr	r3, [r7, #28]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d003      	beq.n	80082e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80082de:	69fb      	ldr	r3, [r7, #28]
 80082e0:	697a      	ldr	r2, [r7, #20]
 80082e2:	631a      	str	r2, [r3, #48]	@ 0x30
 80082e4:	e005      	b.n	80082f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80082e6:	6978      	ldr	r0, [r7, #20]
 80082e8:	f000 ff8c 	bl	8009204 <vPortFree>
 80082ec:	e001      	b.n	80082f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80082ee:	2300      	movs	r3, #0
 80082f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80082f2:	69fb      	ldr	r3, [r7, #28]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d017      	beq.n	8008328 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	2200      	movs	r2, #0
 80082fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008300:	88fa      	ldrh	r2, [r7, #6]
 8008302:	2300      	movs	r3, #0
 8008304:	9303      	str	r3, [sp, #12]
 8008306:	69fb      	ldr	r3, [r7, #28]
 8008308:	9302      	str	r3, [sp, #8]
 800830a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800830c:	9301      	str	r3, [sp, #4]
 800830e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	68b9      	ldr	r1, [r7, #8]
 8008316:	68f8      	ldr	r0, [r7, #12]
 8008318:	f000 f80e 	bl	8008338 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800831c:	69f8      	ldr	r0, [r7, #28]
 800831e:	f000 f893 	bl	8008448 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008322:	2301      	movs	r3, #1
 8008324:	61bb      	str	r3, [r7, #24]
 8008326:	e002      	b.n	800832e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008328:	f04f 33ff 	mov.w	r3, #4294967295
 800832c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800832e:	69bb      	ldr	r3, [r7, #24]
	}
 8008330:	4618      	mov	r0, r3
 8008332:	3720      	adds	r7, #32
 8008334:	46bd      	mov	sp, r7
 8008336:	bd80      	pop	{r7, pc}

08008338 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008338:	b580      	push	{r7, lr}
 800833a:	b088      	sub	sp, #32
 800833c:	af00      	add	r7, sp, #0
 800833e:	60f8      	str	r0, [r7, #12]
 8008340:	60b9      	str	r1, [r7, #8]
 8008342:	607a      	str	r2, [r7, #4]
 8008344:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008348:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8008350:	3b01      	subs	r3, #1
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008358:	69bb      	ldr	r3, [r7, #24]
 800835a:	f023 0307 	bic.w	r3, r3, #7
 800835e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	f003 0307 	and.w	r3, r3, #7
 8008366:	2b00      	cmp	r3, #0
 8008368:	d00b      	beq.n	8008382 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800836a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800836e:	f383 8811 	msr	BASEPRI, r3
 8008372:	f3bf 8f6f 	isb	sy
 8008376:	f3bf 8f4f 	dsb	sy
 800837a:	617b      	str	r3, [r7, #20]
}
 800837c:	bf00      	nop
 800837e:	bf00      	nop
 8008380:	e7fd      	b.n	800837e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	2b00      	cmp	r3, #0
 8008386:	d01f      	beq.n	80083c8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008388:	2300      	movs	r3, #0
 800838a:	61fb      	str	r3, [r7, #28]
 800838c:	e012      	b.n	80083b4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800838e:	68ba      	ldr	r2, [r7, #8]
 8008390:	69fb      	ldr	r3, [r7, #28]
 8008392:	4413      	add	r3, r2
 8008394:	7819      	ldrb	r1, [r3, #0]
 8008396:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008398:	69fb      	ldr	r3, [r7, #28]
 800839a:	4413      	add	r3, r2
 800839c:	3334      	adds	r3, #52	@ 0x34
 800839e:	460a      	mov	r2, r1
 80083a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	69fb      	ldr	r3, [r7, #28]
 80083a6:	4413      	add	r3, r2
 80083a8:	781b      	ldrb	r3, [r3, #0]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d006      	beq.n	80083bc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80083ae:	69fb      	ldr	r3, [r7, #28]
 80083b0:	3301      	adds	r3, #1
 80083b2:	61fb      	str	r3, [r7, #28]
 80083b4:	69fb      	ldr	r3, [r7, #28]
 80083b6:	2b0f      	cmp	r3, #15
 80083b8:	d9e9      	bls.n	800838e <prvInitialiseNewTask+0x56>
 80083ba:	e000      	b.n	80083be <prvInitialiseNewTask+0x86>
			{
				break;
 80083bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80083be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083c0:	2200      	movs	r2, #0
 80083c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80083c6:	e003      	b.n	80083d0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80083c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ca:	2200      	movs	r2, #0
 80083cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80083d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083d2:	2b06      	cmp	r3, #6
 80083d4:	d901      	bls.n	80083da <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80083d6:	2306      	movs	r3, #6
 80083d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80083da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80083e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80083e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80083e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083e8:	2200      	movs	r2, #0
 80083ea:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80083ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ee:	3304      	adds	r3, #4
 80083f0:	4618      	mov	r0, r3
 80083f2:	f7ff fe68 	bl	80080c6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80083f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083f8:	3318      	adds	r3, #24
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7ff fe63 	bl	80080c6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008402:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008404:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008408:	f1c3 0207 	rsb	r2, r3, #7
 800840c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800840e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008414:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008418:	2200      	movs	r2, #0
 800841a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800841c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800841e:	2200      	movs	r2, #0
 8008420:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008424:	683a      	ldr	r2, [r7, #0]
 8008426:	68f9      	ldr	r1, [r7, #12]
 8008428:	69b8      	ldr	r0, [r7, #24]
 800842a:	f000 fc0d 	bl	8008c48 <pxPortInitialiseStack>
 800842e:	4602      	mov	r2, r0
 8008430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008432:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008436:	2b00      	cmp	r3, #0
 8008438:	d002      	beq.n	8008440 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800843a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800843c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800843e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008440:	bf00      	nop
 8008442:	3720      	adds	r7, #32
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b082      	sub	sp, #8
 800844c:	af00      	add	r7, sp, #0
 800844e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008450:	f000 fd2a 	bl	8008ea8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008454:	4b2a      	ldr	r3, [pc, #168]	@ (8008500 <prvAddNewTaskToReadyList+0xb8>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	3301      	adds	r3, #1
 800845a:	4a29      	ldr	r2, [pc, #164]	@ (8008500 <prvAddNewTaskToReadyList+0xb8>)
 800845c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800845e:	4b29      	ldr	r3, [pc, #164]	@ (8008504 <prvAddNewTaskToReadyList+0xbc>)
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	2b00      	cmp	r3, #0
 8008464:	d109      	bne.n	800847a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008466:	4a27      	ldr	r2, [pc, #156]	@ (8008504 <prvAddNewTaskToReadyList+0xbc>)
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800846c:	4b24      	ldr	r3, [pc, #144]	@ (8008500 <prvAddNewTaskToReadyList+0xb8>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d110      	bne.n	8008496 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008474:	f000 fac4 	bl	8008a00 <prvInitialiseTaskLists>
 8008478:	e00d      	b.n	8008496 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800847a:	4b23      	ldr	r3, [pc, #140]	@ (8008508 <prvAddNewTaskToReadyList+0xc0>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	2b00      	cmp	r3, #0
 8008480:	d109      	bne.n	8008496 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008482:	4b20      	ldr	r3, [pc, #128]	@ (8008504 <prvAddNewTaskToReadyList+0xbc>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800848c:	429a      	cmp	r2, r3
 800848e:	d802      	bhi.n	8008496 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008490:	4a1c      	ldr	r2, [pc, #112]	@ (8008504 <prvAddNewTaskToReadyList+0xbc>)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008496:	4b1d      	ldr	r3, [pc, #116]	@ (800850c <prvAddNewTaskToReadyList+0xc4>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	3301      	adds	r3, #1
 800849c:	4a1b      	ldr	r2, [pc, #108]	@ (800850c <prvAddNewTaskToReadyList+0xc4>)
 800849e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084a4:	2201      	movs	r2, #1
 80084a6:	409a      	lsls	r2, r3
 80084a8:	4b19      	ldr	r3, [pc, #100]	@ (8008510 <prvAddNewTaskToReadyList+0xc8>)
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	4313      	orrs	r3, r2
 80084ae:	4a18      	ldr	r2, [pc, #96]	@ (8008510 <prvAddNewTaskToReadyList+0xc8>)
 80084b0:	6013      	str	r3, [r2, #0]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084b6:	4613      	mov	r3, r2
 80084b8:	009b      	lsls	r3, r3, #2
 80084ba:	4413      	add	r3, r2
 80084bc:	009b      	lsls	r3, r3, #2
 80084be:	4a15      	ldr	r2, [pc, #84]	@ (8008514 <prvAddNewTaskToReadyList+0xcc>)
 80084c0:	441a      	add	r2, r3
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	3304      	adds	r3, #4
 80084c6:	4619      	mov	r1, r3
 80084c8:	4610      	mov	r0, r2
 80084ca:	f7ff fe09 	bl	80080e0 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80084ce:	f000 fd1d 	bl	8008f0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80084d2:	4b0d      	ldr	r3, [pc, #52]	@ (8008508 <prvAddNewTaskToReadyList+0xc0>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d00e      	beq.n	80084f8 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80084da:	4b0a      	ldr	r3, [pc, #40]	@ (8008504 <prvAddNewTaskToReadyList+0xbc>)
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80084e4:	429a      	cmp	r2, r3
 80084e6:	d207      	bcs.n	80084f8 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80084e8:	4b0b      	ldr	r3, [pc, #44]	@ (8008518 <prvAddNewTaskToReadyList+0xd0>)
 80084ea:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ee:	601a      	str	r2, [r3, #0]
 80084f0:	f3bf 8f4f 	dsb	sy
 80084f4:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80084f8:	bf00      	nop
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	20000704 	.word	0x20000704
 8008504:	20000604 	.word	0x20000604
 8008508:	20000710 	.word	0x20000710
 800850c:	20000720 	.word	0x20000720
 8008510:	2000070c 	.word	0x2000070c
 8008514:	20000608 	.word	0x20000608
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008524:	2300      	movs	r3, #0
 8008526:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d018      	beq.n	8008560 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800852e:	4b14      	ldr	r3, [pc, #80]	@ (8008580 <vTaskDelay+0x64>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	2b00      	cmp	r3, #0
 8008534:	d00b      	beq.n	800854e <vTaskDelay+0x32>
	__asm volatile
 8008536:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800853a:	f383 8811 	msr	BASEPRI, r3
 800853e:	f3bf 8f6f 	isb	sy
 8008542:	f3bf 8f4f 	dsb	sy
 8008546:	60bb      	str	r3, [r7, #8]
}
 8008548:	bf00      	nop
 800854a:	bf00      	nop
 800854c:	e7fd      	b.n	800854a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800854e:	f000 f87d 	bl	800864c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008552:	2100      	movs	r1, #0
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 fb11 	bl	8008b7c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800855a:	f000 f885 	bl	8008668 <xTaskResumeAll>
 800855e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d107      	bne.n	8008576 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008566:	4b07      	ldr	r3, [pc, #28]	@ (8008584 <vTaskDelay+0x68>)
 8008568:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800856c:	601a      	str	r2, [r3, #0]
 800856e:	f3bf 8f4f 	dsb	sy
 8008572:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008576:	bf00      	nop
 8008578:	3710      	adds	r7, #16
 800857a:	46bd      	mov	sp, r7
 800857c:	bd80      	pop	{r7, pc}
 800857e:	bf00      	nop
 8008580:	2000072c 	.word	0x2000072c
 8008584:	e000ed04 	.word	0xe000ed04

08008588 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008588:	b580      	push	{r7, lr}
 800858a:	b08a      	sub	sp, #40	@ 0x28
 800858c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800858e:	2300      	movs	r3, #0
 8008590:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008592:	2300      	movs	r3, #0
 8008594:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008596:	463a      	mov	r2, r7
 8008598:	1d39      	adds	r1, r7, #4
 800859a:	f107 0308 	add.w	r3, r7, #8
 800859e:	4618      	mov	r0, r3
 80085a0:	f7f8 f81c 	bl	80005dc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80085a4:	6839      	ldr	r1, [r7, #0]
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	68ba      	ldr	r2, [r7, #8]
 80085aa:	9202      	str	r2, [sp, #8]
 80085ac:	9301      	str	r3, [sp, #4]
 80085ae:	2300      	movs	r3, #0
 80085b0:	9300      	str	r3, [sp, #0]
 80085b2:	2300      	movs	r3, #0
 80085b4:	460a      	mov	r2, r1
 80085b6:	491f      	ldr	r1, [pc, #124]	@ (8008634 <vTaskStartScheduler+0xac>)
 80085b8:	481f      	ldr	r0, [pc, #124]	@ (8008638 <vTaskStartScheduler+0xb0>)
 80085ba:	f7ff fe18 	bl	80081ee <xTaskCreateStatic>
 80085be:	4603      	mov	r3, r0
 80085c0:	4a1e      	ldr	r2, [pc, #120]	@ (800863c <vTaskStartScheduler+0xb4>)
 80085c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80085c4:	4b1d      	ldr	r3, [pc, #116]	@ (800863c <vTaskStartScheduler+0xb4>)
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d002      	beq.n	80085d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80085cc:	2301      	movs	r3, #1
 80085ce:	617b      	str	r3, [r7, #20]
 80085d0:	e001      	b.n	80085d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80085d2:	2300      	movs	r3, #0
 80085d4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	2b01      	cmp	r3, #1
 80085da:	d116      	bne.n	800860a <vTaskStartScheduler+0x82>
	__asm volatile
 80085dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e0:	f383 8811 	msr	BASEPRI, r3
 80085e4:	f3bf 8f6f 	isb	sy
 80085e8:	f3bf 8f4f 	dsb	sy
 80085ec:	613b      	str	r3, [r7, #16]
}
 80085ee:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80085f0:	4b13      	ldr	r3, [pc, #76]	@ (8008640 <vTaskStartScheduler+0xb8>)
 80085f2:	f04f 32ff 	mov.w	r2, #4294967295
 80085f6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80085f8:	4b12      	ldr	r3, [pc, #72]	@ (8008644 <vTaskStartScheduler+0xbc>)
 80085fa:	2201      	movs	r2, #1
 80085fc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80085fe:	4b12      	ldr	r3, [pc, #72]	@ (8008648 <vTaskStartScheduler+0xc0>)
 8008600:	2200      	movs	r2, #0
 8008602:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008604:	f000 fbac 	bl	8008d60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008608:	e00f      	b.n	800862a <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008610:	d10b      	bne.n	800862a <vTaskStartScheduler+0xa2>
	__asm volatile
 8008612:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008616:	f383 8811 	msr	BASEPRI, r3
 800861a:	f3bf 8f6f 	isb	sy
 800861e:	f3bf 8f4f 	dsb	sy
 8008622:	60fb      	str	r3, [r7, #12]
}
 8008624:	bf00      	nop
 8008626:	bf00      	nop
 8008628:	e7fd      	b.n	8008626 <vTaskStartScheduler+0x9e>
}
 800862a:	bf00      	nop
 800862c:	3718      	adds	r7, #24
 800862e:	46bd      	mov	sp, r7
 8008630:	bd80      	pop	{r7, pc}
 8008632:	bf00      	nop
 8008634:	08009f20 	.word	0x08009f20
 8008638:	080089d1 	.word	0x080089d1
 800863c:	20000728 	.word	0x20000728
 8008640:	20000724 	.word	0x20000724
 8008644:	20000710 	.word	0x20000710
 8008648:	20000708 	.word	0x20000708

0800864c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800864c:	b480      	push	{r7}
 800864e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008650:	4b04      	ldr	r3, [pc, #16]	@ (8008664 <vTaskSuspendAll+0x18>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	3301      	adds	r3, #1
 8008656:	4a03      	ldr	r2, [pc, #12]	@ (8008664 <vTaskSuspendAll+0x18>)
 8008658:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800865a:	bf00      	nop
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr
 8008664:	2000072c 	.word	0x2000072c

08008668 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b084      	sub	sp, #16
 800866c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800866e:	2300      	movs	r3, #0
 8008670:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008672:	2300      	movs	r3, #0
 8008674:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008676:	4b42      	ldr	r3, [pc, #264]	@ (8008780 <xTaskResumeAll+0x118>)
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d10b      	bne.n	8008696 <xTaskResumeAll+0x2e>
	__asm volatile
 800867e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008682:	f383 8811 	msr	BASEPRI, r3
 8008686:	f3bf 8f6f 	isb	sy
 800868a:	f3bf 8f4f 	dsb	sy
 800868e:	603b      	str	r3, [r7, #0]
}
 8008690:	bf00      	nop
 8008692:	bf00      	nop
 8008694:	e7fd      	b.n	8008692 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008696:	f000 fc07 	bl	8008ea8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800869a:	4b39      	ldr	r3, [pc, #228]	@ (8008780 <xTaskResumeAll+0x118>)
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	3b01      	subs	r3, #1
 80086a0:	4a37      	ldr	r2, [pc, #220]	@ (8008780 <xTaskResumeAll+0x118>)
 80086a2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80086a4:	4b36      	ldr	r3, [pc, #216]	@ (8008780 <xTaskResumeAll+0x118>)
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d161      	bne.n	8008770 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80086ac:	4b35      	ldr	r3, [pc, #212]	@ (8008784 <xTaskResumeAll+0x11c>)
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d05d      	beq.n	8008770 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80086b4:	e02e      	b.n	8008714 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80086b6:	4b34      	ldr	r3, [pc, #208]	@ (8008788 <xTaskResumeAll+0x120>)
 80086b8:	68db      	ldr	r3, [r3, #12]
 80086ba:	68db      	ldr	r3, [r3, #12]
 80086bc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	3318      	adds	r3, #24
 80086c2:	4618      	mov	r0, r3
 80086c4:	f7ff fd69 	bl	800819a <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	3304      	adds	r3, #4
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7ff fd64 	bl	800819a <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d6:	2201      	movs	r2, #1
 80086d8:	409a      	lsls	r2, r3
 80086da:	4b2c      	ldr	r3, [pc, #176]	@ (800878c <xTaskResumeAll+0x124>)
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	4313      	orrs	r3, r2
 80086e0:	4a2a      	ldr	r2, [pc, #168]	@ (800878c <xTaskResumeAll+0x124>)
 80086e2:	6013      	str	r3, [r2, #0]
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086e8:	4613      	mov	r3, r2
 80086ea:	009b      	lsls	r3, r3, #2
 80086ec:	4413      	add	r3, r2
 80086ee:	009b      	lsls	r3, r3, #2
 80086f0:	4a27      	ldr	r2, [pc, #156]	@ (8008790 <xTaskResumeAll+0x128>)
 80086f2:	441a      	add	r2, r3
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	3304      	adds	r3, #4
 80086f8:	4619      	mov	r1, r3
 80086fa:	4610      	mov	r0, r2
 80086fc:	f7ff fcf0 	bl	80080e0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008704:	4b23      	ldr	r3, [pc, #140]	@ (8008794 <xTaskResumeAll+0x12c>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800870a:	429a      	cmp	r2, r3
 800870c:	d302      	bcc.n	8008714 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800870e:	4b22      	ldr	r3, [pc, #136]	@ (8008798 <xTaskResumeAll+0x130>)
 8008710:	2201      	movs	r2, #1
 8008712:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008714:	4b1c      	ldr	r3, [pc, #112]	@ (8008788 <xTaskResumeAll+0x120>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	2b00      	cmp	r3, #0
 800871a:	d1cc      	bne.n	80086b6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008722:	f000 fa0b 	bl	8008b3c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008726:	4b1d      	ldr	r3, [pc, #116]	@ (800879c <xTaskResumeAll+0x134>)
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d010      	beq.n	8008754 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008732:	f000 f837 	bl	80087a4 <xTaskIncrementTick>
 8008736:	4603      	mov	r3, r0
 8008738:	2b00      	cmp	r3, #0
 800873a:	d002      	beq.n	8008742 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800873c:	4b16      	ldr	r3, [pc, #88]	@ (8008798 <xTaskResumeAll+0x130>)
 800873e:	2201      	movs	r2, #1
 8008740:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	3b01      	subs	r3, #1
 8008746:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	2b00      	cmp	r3, #0
 800874c:	d1f1      	bne.n	8008732 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800874e:	4b13      	ldr	r3, [pc, #76]	@ (800879c <xTaskResumeAll+0x134>)
 8008750:	2200      	movs	r2, #0
 8008752:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008754:	4b10      	ldr	r3, [pc, #64]	@ (8008798 <xTaskResumeAll+0x130>)
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2b00      	cmp	r3, #0
 800875a:	d009      	beq.n	8008770 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800875c:	2301      	movs	r3, #1
 800875e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008760:	4b0f      	ldr	r3, [pc, #60]	@ (80087a0 <xTaskResumeAll+0x138>)
 8008762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008766:	601a      	str	r2, [r3, #0]
 8008768:	f3bf 8f4f 	dsb	sy
 800876c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008770:	f000 fbcc 	bl	8008f0c <vPortExitCritical>

	return xAlreadyYielded;
 8008774:	68bb      	ldr	r3, [r7, #8]
}
 8008776:	4618      	mov	r0, r3
 8008778:	3710      	adds	r7, #16
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}
 800877e:	bf00      	nop
 8008780:	2000072c 	.word	0x2000072c
 8008784:	20000704 	.word	0x20000704
 8008788:	200006c4 	.word	0x200006c4
 800878c:	2000070c 	.word	0x2000070c
 8008790:	20000608 	.word	0x20000608
 8008794:	20000604 	.word	0x20000604
 8008798:	20000718 	.word	0x20000718
 800879c:	20000714 	.word	0x20000714
 80087a0:	e000ed04 	.word	0xe000ed04

080087a4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b086      	sub	sp, #24
 80087a8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80087aa:	2300      	movs	r3, #0
 80087ac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80087ae:	4b4f      	ldr	r3, [pc, #316]	@ (80088ec <xTaskIncrementTick+0x148>)
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	f040 808f 	bne.w	80088d6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80087b8:	4b4d      	ldr	r3, [pc, #308]	@ (80088f0 <xTaskIncrementTick+0x14c>)
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	3301      	adds	r3, #1
 80087be:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80087c0:	4a4b      	ldr	r2, [pc, #300]	@ (80088f0 <xTaskIncrementTick+0x14c>)
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d121      	bne.n	8008810 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80087cc:	4b49      	ldr	r3, [pc, #292]	@ (80088f4 <xTaskIncrementTick+0x150>)
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00b      	beq.n	80087ee <xTaskIncrementTick+0x4a>
	__asm volatile
 80087d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087da:	f383 8811 	msr	BASEPRI, r3
 80087de:	f3bf 8f6f 	isb	sy
 80087e2:	f3bf 8f4f 	dsb	sy
 80087e6:	603b      	str	r3, [r7, #0]
}
 80087e8:	bf00      	nop
 80087ea:	bf00      	nop
 80087ec:	e7fd      	b.n	80087ea <xTaskIncrementTick+0x46>
 80087ee:	4b41      	ldr	r3, [pc, #260]	@ (80088f4 <xTaskIncrementTick+0x150>)
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	60fb      	str	r3, [r7, #12]
 80087f4:	4b40      	ldr	r3, [pc, #256]	@ (80088f8 <xTaskIncrementTick+0x154>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4a3e      	ldr	r2, [pc, #248]	@ (80088f4 <xTaskIncrementTick+0x150>)
 80087fa:	6013      	str	r3, [r2, #0]
 80087fc:	4a3e      	ldr	r2, [pc, #248]	@ (80088f8 <xTaskIncrementTick+0x154>)
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	4b3e      	ldr	r3, [pc, #248]	@ (80088fc <xTaskIncrementTick+0x158>)
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	3301      	adds	r3, #1
 8008808:	4a3c      	ldr	r2, [pc, #240]	@ (80088fc <xTaskIncrementTick+0x158>)
 800880a:	6013      	str	r3, [r2, #0]
 800880c:	f000 f996 	bl	8008b3c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008810:	4b3b      	ldr	r3, [pc, #236]	@ (8008900 <xTaskIncrementTick+0x15c>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	429a      	cmp	r2, r3
 8008818:	d348      	bcc.n	80088ac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800881a:	4b36      	ldr	r3, [pc, #216]	@ (80088f4 <xTaskIncrementTick+0x150>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	2b00      	cmp	r3, #0
 8008822:	d104      	bne.n	800882e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008824:	4b36      	ldr	r3, [pc, #216]	@ (8008900 <xTaskIncrementTick+0x15c>)
 8008826:	f04f 32ff 	mov.w	r2, #4294967295
 800882a:	601a      	str	r2, [r3, #0]
					break;
 800882c:	e03e      	b.n	80088ac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800882e:	4b31      	ldr	r3, [pc, #196]	@ (80088f4 <xTaskIncrementTick+0x150>)
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	68db      	ldr	r3, [r3, #12]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8008838:	68bb      	ldr	r3, [r7, #8]
 800883a:	685b      	ldr	r3, [r3, #4]
 800883c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	429a      	cmp	r2, r3
 8008844:	d203      	bcs.n	800884e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8008846:	4a2e      	ldr	r2, [pc, #184]	@ (8008900 <xTaskIncrementTick+0x15c>)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800884c:	e02e      	b.n	80088ac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	3304      	adds	r3, #4
 8008852:	4618      	mov	r0, r3
 8008854:	f7ff fca1 	bl	800819a <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885c:	2b00      	cmp	r3, #0
 800885e:	d004      	beq.n	800886a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	3318      	adds	r3, #24
 8008864:	4618      	mov	r0, r3
 8008866:	f7ff fc98 	bl	800819a <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800886e:	2201      	movs	r2, #1
 8008870:	409a      	lsls	r2, r3
 8008872:	4b24      	ldr	r3, [pc, #144]	@ (8008904 <xTaskIncrementTick+0x160>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	4313      	orrs	r3, r2
 8008878:	4a22      	ldr	r2, [pc, #136]	@ (8008904 <xTaskIncrementTick+0x160>)
 800887a:	6013      	str	r3, [r2, #0]
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008880:	4613      	mov	r3, r2
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	4413      	add	r3, r2
 8008886:	009b      	lsls	r3, r3, #2
 8008888:	4a1f      	ldr	r2, [pc, #124]	@ (8008908 <xTaskIncrementTick+0x164>)
 800888a:	441a      	add	r2, r3
 800888c:	68bb      	ldr	r3, [r7, #8]
 800888e:	3304      	adds	r3, #4
 8008890:	4619      	mov	r1, r3
 8008892:	4610      	mov	r0, r2
 8008894:	f7ff fc24 	bl	80080e0 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800889c:	4b1b      	ldr	r3, [pc, #108]	@ (800890c <xTaskIncrementTick+0x168>)
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088a2:	429a      	cmp	r2, r3
 80088a4:	d3b9      	bcc.n	800881a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80088a6:	2301      	movs	r3, #1
 80088a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80088aa:	e7b6      	b.n	800881a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80088ac:	4b17      	ldr	r3, [pc, #92]	@ (800890c <xTaskIncrementTick+0x168>)
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80088b2:	4915      	ldr	r1, [pc, #84]	@ (8008908 <xTaskIncrementTick+0x164>)
 80088b4:	4613      	mov	r3, r2
 80088b6:	009b      	lsls	r3, r3, #2
 80088b8:	4413      	add	r3, r2
 80088ba:	009b      	lsls	r3, r3, #2
 80088bc:	440b      	add	r3, r1
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d901      	bls.n	80088c8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80088c4:	2301      	movs	r3, #1
 80088c6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80088c8:	4b11      	ldr	r3, [pc, #68]	@ (8008910 <xTaskIncrementTick+0x16c>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d007      	beq.n	80088e0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80088d0:	2301      	movs	r3, #1
 80088d2:	617b      	str	r3, [r7, #20]
 80088d4:	e004      	b.n	80088e0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80088d6:	4b0f      	ldr	r3, [pc, #60]	@ (8008914 <xTaskIncrementTick+0x170>)
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	3301      	adds	r3, #1
 80088dc:	4a0d      	ldr	r2, [pc, #52]	@ (8008914 <xTaskIncrementTick+0x170>)
 80088de:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80088e0:	697b      	ldr	r3, [r7, #20]
}
 80088e2:	4618      	mov	r0, r3
 80088e4:	3718      	adds	r7, #24
 80088e6:	46bd      	mov	sp, r7
 80088e8:	bd80      	pop	{r7, pc}
 80088ea:	bf00      	nop
 80088ec:	2000072c 	.word	0x2000072c
 80088f0:	20000708 	.word	0x20000708
 80088f4:	200006bc 	.word	0x200006bc
 80088f8:	200006c0 	.word	0x200006c0
 80088fc:	2000071c 	.word	0x2000071c
 8008900:	20000724 	.word	0x20000724
 8008904:	2000070c 	.word	0x2000070c
 8008908:	20000608 	.word	0x20000608
 800890c:	20000604 	.word	0x20000604
 8008910:	20000718 	.word	0x20000718
 8008914:	20000714 	.word	0x20000714

08008918 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008918:	b480      	push	{r7}
 800891a:	b087      	sub	sp, #28
 800891c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800891e:	4b27      	ldr	r3, [pc, #156]	@ (80089bc <vTaskSwitchContext+0xa4>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	2b00      	cmp	r3, #0
 8008924:	d003      	beq.n	800892e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008926:	4b26      	ldr	r3, [pc, #152]	@ (80089c0 <vTaskSwitchContext+0xa8>)
 8008928:	2201      	movs	r2, #1
 800892a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800892c:	e040      	b.n	80089b0 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800892e:	4b24      	ldr	r3, [pc, #144]	@ (80089c0 <vTaskSwitchContext+0xa8>)
 8008930:	2200      	movs	r2, #0
 8008932:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008934:	4b23      	ldr	r3, [pc, #140]	@ (80089c4 <vTaskSwitchContext+0xac>)
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	fab3 f383 	clz	r3, r3
 8008940:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8008942:	7afb      	ldrb	r3, [r7, #11]
 8008944:	f1c3 031f 	rsb	r3, r3, #31
 8008948:	617b      	str	r3, [r7, #20]
 800894a:	491f      	ldr	r1, [pc, #124]	@ (80089c8 <vTaskSwitchContext+0xb0>)
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	4613      	mov	r3, r2
 8008950:	009b      	lsls	r3, r3, #2
 8008952:	4413      	add	r3, r2
 8008954:	009b      	lsls	r3, r3, #2
 8008956:	440b      	add	r3, r1
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	2b00      	cmp	r3, #0
 800895c:	d10b      	bne.n	8008976 <vTaskSwitchContext+0x5e>
	__asm volatile
 800895e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008962:	f383 8811 	msr	BASEPRI, r3
 8008966:	f3bf 8f6f 	isb	sy
 800896a:	f3bf 8f4f 	dsb	sy
 800896e:	607b      	str	r3, [r7, #4]
}
 8008970:	bf00      	nop
 8008972:	bf00      	nop
 8008974:	e7fd      	b.n	8008972 <vTaskSwitchContext+0x5a>
 8008976:	697a      	ldr	r2, [r7, #20]
 8008978:	4613      	mov	r3, r2
 800897a:	009b      	lsls	r3, r3, #2
 800897c:	4413      	add	r3, r2
 800897e:	009b      	lsls	r3, r3, #2
 8008980:	4a11      	ldr	r2, [pc, #68]	@ (80089c8 <vTaskSwitchContext+0xb0>)
 8008982:	4413      	add	r3, r2
 8008984:	613b      	str	r3, [r7, #16]
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	685b      	ldr	r3, [r3, #4]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	693b      	ldr	r3, [r7, #16]
 800898e:	605a      	str	r2, [r3, #4]
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	685a      	ldr	r2, [r3, #4]
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	3308      	adds	r3, #8
 8008998:	429a      	cmp	r2, r3
 800899a:	d104      	bne.n	80089a6 <vTaskSwitchContext+0x8e>
 800899c:	693b      	ldr	r3, [r7, #16]
 800899e:	685b      	ldr	r3, [r3, #4]
 80089a0:	685a      	ldr	r2, [r3, #4]
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	605a      	str	r2, [r3, #4]
 80089a6:	693b      	ldr	r3, [r7, #16]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	4a07      	ldr	r2, [pc, #28]	@ (80089cc <vTaskSwitchContext+0xb4>)
 80089ae:	6013      	str	r3, [r2, #0]
}
 80089b0:	bf00      	nop
 80089b2:	371c      	adds	r7, #28
 80089b4:	46bd      	mov	sp, r7
 80089b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ba:	4770      	bx	lr
 80089bc:	2000072c 	.word	0x2000072c
 80089c0:	20000718 	.word	0x20000718
 80089c4:	2000070c 	.word	0x2000070c
 80089c8:	20000608 	.word	0x20000608
 80089cc:	20000604 	.word	0x20000604

080089d0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80089d8:	f000 f852 	bl	8008a80 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80089dc:	4b06      	ldr	r3, [pc, #24]	@ (80089f8 <prvIdleTask+0x28>)
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	2b01      	cmp	r3, #1
 80089e2:	d9f9      	bls.n	80089d8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80089e4:	4b05      	ldr	r3, [pc, #20]	@ (80089fc <prvIdleTask+0x2c>)
 80089e6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80089ea:	601a      	str	r2, [r3, #0]
 80089ec:	f3bf 8f4f 	dsb	sy
 80089f0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80089f4:	e7f0      	b.n	80089d8 <prvIdleTask+0x8>
 80089f6:	bf00      	nop
 80089f8:	20000608 	.word	0x20000608
 80089fc:	e000ed04 	.word	0xe000ed04

08008a00 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008a00:	b580      	push	{r7, lr}
 8008a02:	b082      	sub	sp, #8
 8008a04:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a06:	2300      	movs	r3, #0
 8008a08:	607b      	str	r3, [r7, #4]
 8008a0a:	e00c      	b.n	8008a26 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8008a0c:	687a      	ldr	r2, [r7, #4]
 8008a0e:	4613      	mov	r3, r2
 8008a10:	009b      	lsls	r3, r3, #2
 8008a12:	4413      	add	r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4a12      	ldr	r2, [pc, #72]	@ (8008a60 <prvInitialiseTaskLists+0x60>)
 8008a18:	4413      	add	r3, r2
 8008a1a:	4618      	mov	r0, r3
 8008a1c:	f7ff fb33 	bl	8008086 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	3301      	adds	r3, #1
 8008a24:	607b      	str	r3, [r7, #4]
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2b06      	cmp	r3, #6
 8008a2a:	d9ef      	bls.n	8008a0c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8008a2c:	480d      	ldr	r0, [pc, #52]	@ (8008a64 <prvInitialiseTaskLists+0x64>)
 8008a2e:	f7ff fb2a 	bl	8008086 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008a32:	480d      	ldr	r0, [pc, #52]	@ (8008a68 <prvInitialiseTaskLists+0x68>)
 8008a34:	f7ff fb27 	bl	8008086 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008a38:	480c      	ldr	r0, [pc, #48]	@ (8008a6c <prvInitialiseTaskLists+0x6c>)
 8008a3a:	f7ff fb24 	bl	8008086 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8008a3e:	480c      	ldr	r0, [pc, #48]	@ (8008a70 <prvInitialiseTaskLists+0x70>)
 8008a40:	f7ff fb21 	bl	8008086 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008a44:	480b      	ldr	r0, [pc, #44]	@ (8008a74 <prvInitialiseTaskLists+0x74>)
 8008a46:	f7ff fb1e 	bl	8008086 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8008a4a:	4b0b      	ldr	r3, [pc, #44]	@ (8008a78 <prvInitialiseTaskLists+0x78>)
 8008a4c:	4a05      	ldr	r2, [pc, #20]	@ (8008a64 <prvInitialiseTaskLists+0x64>)
 8008a4e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008a50:	4b0a      	ldr	r3, [pc, #40]	@ (8008a7c <prvInitialiseTaskLists+0x7c>)
 8008a52:	4a05      	ldr	r2, [pc, #20]	@ (8008a68 <prvInitialiseTaskLists+0x68>)
 8008a54:	601a      	str	r2, [r3, #0]
}
 8008a56:	bf00      	nop
 8008a58:	3708      	adds	r7, #8
 8008a5a:	46bd      	mov	sp, r7
 8008a5c:	bd80      	pop	{r7, pc}
 8008a5e:	bf00      	nop
 8008a60:	20000608 	.word	0x20000608
 8008a64:	20000694 	.word	0x20000694
 8008a68:	200006a8 	.word	0x200006a8
 8008a6c:	200006c4 	.word	0x200006c4
 8008a70:	200006d8 	.word	0x200006d8
 8008a74:	200006f0 	.word	0x200006f0
 8008a78:	200006bc 	.word	0x200006bc
 8008a7c:	200006c0 	.word	0x200006c0

08008a80 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008a80:	b580      	push	{r7, lr}
 8008a82:	b082      	sub	sp, #8
 8008a84:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008a86:	e019      	b.n	8008abc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008a88:	f000 fa0e 	bl	8008ea8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008a8c:	4b10      	ldr	r3, [pc, #64]	@ (8008ad0 <prvCheckTasksWaitingTermination+0x50>)
 8008a8e:	68db      	ldr	r3, [r3, #12]
 8008a90:	68db      	ldr	r3, [r3, #12]
 8008a92:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	3304      	adds	r3, #4
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f7ff fb7e 	bl	800819a <uxListRemove>
				--uxCurrentNumberOfTasks;
 8008a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ad4 <prvCheckTasksWaitingTermination+0x54>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	3b01      	subs	r3, #1
 8008aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8008ad4 <prvCheckTasksWaitingTermination+0x54>)
 8008aa6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008aa8:	4b0b      	ldr	r3, [pc, #44]	@ (8008ad8 <prvCheckTasksWaitingTermination+0x58>)
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	3b01      	subs	r3, #1
 8008aae:	4a0a      	ldr	r2, [pc, #40]	@ (8008ad8 <prvCheckTasksWaitingTermination+0x58>)
 8008ab0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008ab2:	f000 fa2b 	bl	8008f0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008ab6:	6878      	ldr	r0, [r7, #4]
 8008ab8:	f000 f810 	bl	8008adc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008abc:	4b06      	ldr	r3, [pc, #24]	@ (8008ad8 <prvCheckTasksWaitingTermination+0x58>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d1e1      	bne.n	8008a88 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008ac4:	bf00      	nop
 8008ac6:	bf00      	nop
 8008ac8:	3708      	adds	r7, #8
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bd80      	pop	{r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	200006d8 	.word	0x200006d8
 8008ad4:	20000704 	.word	0x20000704
 8008ad8:	200006ec 	.word	0x200006ec

08008adc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b084      	sub	sp, #16
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d108      	bne.n	8008b00 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008af2:	4618      	mov	r0, r3
 8008af4:	f000 fb86 	bl	8009204 <vPortFree>
				vPortFree( pxTCB );
 8008af8:	6878      	ldr	r0, [r7, #4]
 8008afa:	f000 fb83 	bl	8009204 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8008afe:	e019      	b.n	8008b34 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b06:	2b01      	cmp	r3, #1
 8008b08:	d103      	bne.n	8008b12 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f000 fb7a 	bl	8009204 <vPortFree>
	}
 8008b10:	e010      	b.n	8008b34 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b18:	2b02      	cmp	r3, #2
 8008b1a:	d00b      	beq.n	8008b34 <prvDeleteTCB+0x58>
	__asm volatile
 8008b1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b20:	f383 8811 	msr	BASEPRI, r3
 8008b24:	f3bf 8f6f 	isb	sy
 8008b28:	f3bf 8f4f 	dsb	sy
 8008b2c:	60fb      	str	r3, [r7, #12]
}
 8008b2e:	bf00      	nop
 8008b30:	bf00      	nop
 8008b32:	e7fd      	b.n	8008b30 <prvDeleteTCB+0x54>
	}
 8008b34:	bf00      	nop
 8008b36:	3710      	adds	r7, #16
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	bd80      	pop	{r7, pc}

08008b3c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008b42:	4b0c      	ldr	r3, [pc, #48]	@ (8008b74 <prvResetNextTaskUnblockTime+0x38>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d104      	bne.n	8008b56 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008b78 <prvResetNextTaskUnblockTime+0x3c>)
 8008b4e:	f04f 32ff 	mov.w	r2, #4294967295
 8008b52:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008b54:	e008      	b.n	8008b68 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008b56:	4b07      	ldr	r3, [pc, #28]	@ (8008b74 <prvResetNextTaskUnblockTime+0x38>)
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	68db      	ldr	r3, [r3, #12]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	685b      	ldr	r3, [r3, #4]
 8008b64:	4a04      	ldr	r2, [pc, #16]	@ (8008b78 <prvResetNextTaskUnblockTime+0x3c>)
 8008b66:	6013      	str	r3, [r2, #0]
}
 8008b68:	bf00      	nop
 8008b6a:	370c      	adds	r7, #12
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b72:	4770      	bx	lr
 8008b74:	200006bc 	.word	0x200006bc
 8008b78:	20000724 	.word	0x20000724

08008b7c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8008b7c:	b580      	push	{r7, lr}
 8008b7e:	b084      	sub	sp, #16
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8008b86:	4b29      	ldr	r3, [pc, #164]	@ (8008c2c <prvAddCurrentTaskToDelayedList+0xb0>)
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008b8c:	4b28      	ldr	r3, [pc, #160]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	3304      	adds	r3, #4
 8008b92:	4618      	mov	r0, r3
 8008b94:	f7ff fb01 	bl	800819a <uxListRemove>
 8008b98:	4603      	mov	r3, r0
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d10b      	bne.n	8008bb6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8008b9e:	4b24      	ldr	r3, [pc, #144]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ba4:	2201      	movs	r2, #1
 8008ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8008baa:	43da      	mvns	r2, r3
 8008bac:	4b21      	ldr	r3, [pc, #132]	@ (8008c34 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4013      	ands	r3, r2
 8008bb2:	4a20      	ldr	r2, [pc, #128]	@ (8008c34 <prvAddCurrentTaskToDelayedList+0xb8>)
 8008bb4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bbc:	d10a      	bne.n	8008bd4 <prvAddCurrentTaskToDelayedList+0x58>
 8008bbe:	683b      	ldr	r3, [r7, #0]
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d007      	beq.n	8008bd4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bc4:	4b1a      	ldr	r3, [pc, #104]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	3304      	adds	r3, #4
 8008bca:	4619      	mov	r1, r3
 8008bcc:	481a      	ldr	r0, [pc, #104]	@ (8008c38 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008bce:	f7ff fa87 	bl	80080e0 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008bd2:	e026      	b.n	8008c22 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008bd4:	68fa      	ldr	r2, [r7, #12]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	4413      	add	r3, r2
 8008bda:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008bdc:	4b14      	ldr	r3, [pc, #80]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68ba      	ldr	r2, [r7, #8]
 8008be2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008be4:	68ba      	ldr	r2, [r7, #8]
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	429a      	cmp	r2, r3
 8008bea:	d209      	bcs.n	8008c00 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008bec:	4b13      	ldr	r3, [pc, #76]	@ (8008c3c <prvAddCurrentTaskToDelayedList+0xc0>)
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	4b0f      	ldr	r3, [pc, #60]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	3304      	adds	r3, #4
 8008bf6:	4619      	mov	r1, r3
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	f7ff fa95 	bl	8008128 <vListInsert>
}
 8008bfe:	e010      	b.n	8008c22 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008c00:	4b0f      	ldr	r3, [pc, #60]	@ (8008c40 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008c02:	681a      	ldr	r2, [r3, #0]
 8008c04:	4b0a      	ldr	r3, [pc, #40]	@ (8008c30 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	3304      	adds	r3, #4
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	4610      	mov	r0, r2
 8008c0e:	f7ff fa8b 	bl	8008128 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008c12:	4b0c      	ldr	r3, [pc, #48]	@ (8008c44 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	68ba      	ldr	r2, [r7, #8]
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d202      	bcs.n	8008c22 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008c1c:	4a09      	ldr	r2, [pc, #36]	@ (8008c44 <prvAddCurrentTaskToDelayedList+0xc8>)
 8008c1e:	68bb      	ldr	r3, [r7, #8]
 8008c20:	6013      	str	r3, [r2, #0]
}
 8008c22:	bf00      	nop
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}
 8008c2a:	bf00      	nop
 8008c2c:	20000708 	.word	0x20000708
 8008c30:	20000604 	.word	0x20000604
 8008c34:	2000070c 	.word	0x2000070c
 8008c38:	200006f0 	.word	0x200006f0
 8008c3c:	200006c0 	.word	0x200006c0
 8008c40:	200006bc 	.word	0x200006bc
 8008c44:	20000724 	.word	0x20000724

08008c48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c48:	b480      	push	{r7}
 8008c4a:	b085      	sub	sp, #20
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	60f8      	str	r0, [r7, #12]
 8008c50:	60b9      	str	r1, [r7, #8]
 8008c52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c54:	68fb      	ldr	r3, [r7, #12]
 8008c56:	3b04      	subs	r3, #4
 8008c58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	3b04      	subs	r3, #4
 8008c66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	f023 0201 	bic.w	r2, r3, #1
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	3b04      	subs	r3, #4
 8008c76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c78:	4a0c      	ldr	r2, [pc, #48]	@ (8008cac <pxPortInitialiseStack+0x64>)
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	3b14      	subs	r3, #20
 8008c82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c84:	687a      	ldr	r2, [r7, #4]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	3b04      	subs	r3, #4
 8008c8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	f06f 0202 	mvn.w	r2, #2
 8008c96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	3b20      	subs	r3, #32
 8008c9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c9e:	68fb      	ldr	r3, [r7, #12]
}
 8008ca0:	4618      	mov	r0, r3
 8008ca2:	3714      	adds	r7, #20
 8008ca4:	46bd      	mov	sp, r7
 8008ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008caa:	4770      	bx	lr
 8008cac:	08008cb1 	.word	0x08008cb1

08008cb0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008cb0:	b480      	push	{r7}
 8008cb2:	b085      	sub	sp, #20
 8008cb4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008cba:	4b13      	ldr	r3, [pc, #76]	@ (8008d08 <prvTaskExitError+0x58>)
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cc2:	d00b      	beq.n	8008cdc <prvTaskExitError+0x2c>
	__asm volatile
 8008cc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cc8:	f383 8811 	msr	BASEPRI, r3
 8008ccc:	f3bf 8f6f 	isb	sy
 8008cd0:	f3bf 8f4f 	dsb	sy
 8008cd4:	60fb      	str	r3, [r7, #12]
}
 8008cd6:	bf00      	nop
 8008cd8:	bf00      	nop
 8008cda:	e7fd      	b.n	8008cd8 <prvTaskExitError+0x28>
	__asm volatile
 8008cdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ce0:	f383 8811 	msr	BASEPRI, r3
 8008ce4:	f3bf 8f6f 	isb	sy
 8008ce8:	f3bf 8f4f 	dsb	sy
 8008cec:	60bb      	str	r3, [r7, #8]
}
 8008cee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008cf0:	bf00      	nop
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d0fc      	beq.n	8008cf2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008cf8:	bf00      	nop
 8008cfa:	bf00      	nop
 8008cfc:	3714      	adds	r7, #20
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d04:	4770      	bx	lr
 8008d06:	bf00      	nop
 8008d08:	20000090 	.word	0x20000090
 8008d0c:	00000000 	.word	0x00000000

08008d10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008d10:	4b07      	ldr	r3, [pc, #28]	@ (8008d30 <pxCurrentTCBConst2>)
 8008d12:	6819      	ldr	r1, [r3, #0]
 8008d14:	6808      	ldr	r0, [r1, #0]
 8008d16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1a:	f380 8809 	msr	PSP, r0
 8008d1e:	f3bf 8f6f 	isb	sy
 8008d22:	f04f 0000 	mov.w	r0, #0
 8008d26:	f380 8811 	msr	BASEPRI, r0
 8008d2a:	4770      	bx	lr
 8008d2c:	f3af 8000 	nop.w

08008d30 <pxCurrentTCBConst2>:
 8008d30:	20000604 	.word	0x20000604
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d34:	bf00      	nop
 8008d36:	bf00      	nop

08008d38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d38:	4808      	ldr	r0, [pc, #32]	@ (8008d5c <prvPortStartFirstTask+0x24>)
 8008d3a:	6800      	ldr	r0, [r0, #0]
 8008d3c:	6800      	ldr	r0, [r0, #0]
 8008d3e:	f380 8808 	msr	MSP, r0
 8008d42:	f04f 0000 	mov.w	r0, #0
 8008d46:	f380 8814 	msr	CONTROL, r0
 8008d4a:	b662      	cpsie	i
 8008d4c:	b661      	cpsie	f
 8008d4e:	f3bf 8f4f 	dsb	sy
 8008d52:	f3bf 8f6f 	isb	sy
 8008d56:	df00      	svc	0
 8008d58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d5a:	bf00      	nop
 8008d5c:	e000ed08 	.word	0xe000ed08

08008d60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b086      	sub	sp, #24
 8008d64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d66:	4b47      	ldr	r3, [pc, #284]	@ (8008e84 <xPortStartScheduler+0x124>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	4a47      	ldr	r2, [pc, #284]	@ (8008e88 <xPortStartScheduler+0x128>)
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	d10b      	bne.n	8008d88 <xPortStartScheduler+0x28>
	__asm volatile
 8008d70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d74:	f383 8811 	msr	BASEPRI, r3
 8008d78:	f3bf 8f6f 	isb	sy
 8008d7c:	f3bf 8f4f 	dsb	sy
 8008d80:	60fb      	str	r3, [r7, #12]
}
 8008d82:	bf00      	nop
 8008d84:	bf00      	nop
 8008d86:	e7fd      	b.n	8008d84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d88:	4b3e      	ldr	r3, [pc, #248]	@ (8008e84 <xPortStartScheduler+0x124>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	4a3f      	ldr	r2, [pc, #252]	@ (8008e8c <xPortStartScheduler+0x12c>)
 8008d8e:	4293      	cmp	r3, r2
 8008d90:	d10b      	bne.n	8008daa <xPortStartScheduler+0x4a>
	__asm volatile
 8008d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d96:	f383 8811 	msr	BASEPRI, r3
 8008d9a:	f3bf 8f6f 	isb	sy
 8008d9e:	f3bf 8f4f 	dsb	sy
 8008da2:	613b      	str	r3, [r7, #16]
}
 8008da4:	bf00      	nop
 8008da6:	bf00      	nop
 8008da8:	e7fd      	b.n	8008da6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008daa:	4b39      	ldr	r3, [pc, #228]	@ (8008e90 <xPortStartScheduler+0x130>)
 8008dac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008dae:	697b      	ldr	r3, [r7, #20]
 8008db0:	781b      	ldrb	r3, [r3, #0]
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008db6:	697b      	ldr	r3, [r7, #20]
 8008db8:	22ff      	movs	r2, #255	@ 0xff
 8008dba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	781b      	ldrb	r3, [r3, #0]
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008dc4:	78fb      	ldrb	r3, [r7, #3]
 8008dc6:	b2db      	uxtb	r3, r3
 8008dc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008dcc:	b2da      	uxtb	r2, r3
 8008dce:	4b31      	ldr	r3, [pc, #196]	@ (8008e94 <xPortStartScheduler+0x134>)
 8008dd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008dd2:	4b31      	ldr	r3, [pc, #196]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008dd4:	2207      	movs	r2, #7
 8008dd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dd8:	e009      	b.n	8008dee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008dda:	4b2f      	ldr	r3, [pc, #188]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	3b01      	subs	r3, #1
 8008de0:	4a2d      	ldr	r2, [pc, #180]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008de2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008de4:	78fb      	ldrb	r3, [r7, #3]
 8008de6:	b2db      	uxtb	r3, r3
 8008de8:	005b      	lsls	r3, r3, #1
 8008dea:	b2db      	uxtb	r3, r3
 8008dec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dee:	78fb      	ldrb	r3, [r7, #3]
 8008df0:	b2db      	uxtb	r3, r3
 8008df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008df6:	2b80      	cmp	r3, #128	@ 0x80
 8008df8:	d0ef      	beq.n	8008dda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008dfa:	4b27      	ldr	r3, [pc, #156]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f1c3 0307 	rsb	r3, r3, #7
 8008e02:	2b04      	cmp	r3, #4
 8008e04:	d00b      	beq.n	8008e1e <xPortStartScheduler+0xbe>
	__asm volatile
 8008e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e0a:	f383 8811 	msr	BASEPRI, r3
 8008e0e:	f3bf 8f6f 	isb	sy
 8008e12:	f3bf 8f4f 	dsb	sy
 8008e16:	60bb      	str	r3, [r7, #8]
}
 8008e18:	bf00      	nop
 8008e1a:	bf00      	nop
 8008e1c:	e7fd      	b.n	8008e1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008e1e:	4b1e      	ldr	r3, [pc, #120]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	021b      	lsls	r3, r3, #8
 8008e24:	4a1c      	ldr	r2, [pc, #112]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008e26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008e28:	4b1b      	ldr	r3, [pc, #108]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e30:	4a19      	ldr	r2, [pc, #100]	@ (8008e98 <xPortStartScheduler+0x138>)
 8008e32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	b2da      	uxtb	r2, r3
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e3c:	4b17      	ldr	r3, [pc, #92]	@ (8008e9c <xPortStartScheduler+0x13c>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a16      	ldr	r2, [pc, #88]	@ (8008e9c <xPortStartScheduler+0x13c>)
 8008e42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e48:	4b14      	ldr	r3, [pc, #80]	@ (8008e9c <xPortStartScheduler+0x13c>)
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	4a13      	ldr	r2, [pc, #76]	@ (8008e9c <xPortStartScheduler+0x13c>)
 8008e4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e54:	f000 f8da 	bl	800900c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e58:	4b11      	ldr	r3, [pc, #68]	@ (8008ea0 <xPortStartScheduler+0x140>)
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e5e:	f000 f8f9 	bl	8009054 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e62:	4b10      	ldr	r3, [pc, #64]	@ (8008ea4 <xPortStartScheduler+0x144>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4a0f      	ldr	r2, [pc, #60]	@ (8008ea4 <xPortStartScheduler+0x144>)
 8008e68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e6e:	f7ff ff63 	bl	8008d38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e72:	f7ff fd51 	bl	8008918 <vTaskSwitchContext>
	prvTaskExitError();
 8008e76:	f7ff ff1b 	bl	8008cb0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e7a:	2300      	movs	r3, #0
}
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	3718      	adds	r7, #24
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	e000ed00 	.word	0xe000ed00
 8008e88:	410fc271 	.word	0x410fc271
 8008e8c:	410fc270 	.word	0x410fc270
 8008e90:	e000e400 	.word	0xe000e400
 8008e94:	20000730 	.word	0x20000730
 8008e98:	20000734 	.word	0x20000734
 8008e9c:	e000ed20 	.word	0xe000ed20
 8008ea0:	20000090 	.word	0x20000090
 8008ea4:	e000ef34 	.word	0xe000ef34

08008ea8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b083      	sub	sp, #12
 8008eac:	af00      	add	r7, sp, #0
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	607b      	str	r3, [r7, #4]
}
 8008ec0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008ec2:	4b10      	ldr	r3, [pc, #64]	@ (8008f04 <vPortEnterCritical+0x5c>)
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	3301      	adds	r3, #1
 8008ec8:	4a0e      	ldr	r2, [pc, #56]	@ (8008f04 <vPortEnterCritical+0x5c>)
 8008eca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008ecc:	4b0d      	ldr	r3, [pc, #52]	@ (8008f04 <vPortEnterCritical+0x5c>)
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	2b01      	cmp	r3, #1
 8008ed2:	d110      	bne.n	8008ef6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8008f08 <vPortEnterCritical+0x60>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d00b      	beq.n	8008ef6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008ede:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ee2:	f383 8811 	msr	BASEPRI, r3
 8008ee6:	f3bf 8f6f 	isb	sy
 8008eea:	f3bf 8f4f 	dsb	sy
 8008eee:	603b      	str	r3, [r7, #0]
}
 8008ef0:	bf00      	nop
 8008ef2:	bf00      	nop
 8008ef4:	e7fd      	b.n	8008ef2 <vPortEnterCritical+0x4a>
	}
}
 8008ef6:	bf00      	nop
 8008ef8:	370c      	adds	r7, #12
 8008efa:	46bd      	mov	sp, r7
 8008efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f00:	4770      	bx	lr
 8008f02:	bf00      	nop
 8008f04:	20000090 	.word	0x20000090
 8008f08:	e000ed04 	.word	0xe000ed04

08008f0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008f0c:	b480      	push	{r7}
 8008f0e:	b083      	sub	sp, #12
 8008f10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008f12:	4b12      	ldr	r3, [pc, #72]	@ (8008f5c <vPortExitCritical+0x50>)
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	d10b      	bne.n	8008f32 <vPortExitCritical+0x26>
	__asm volatile
 8008f1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f1e:	f383 8811 	msr	BASEPRI, r3
 8008f22:	f3bf 8f6f 	isb	sy
 8008f26:	f3bf 8f4f 	dsb	sy
 8008f2a:	607b      	str	r3, [r7, #4]
}
 8008f2c:	bf00      	nop
 8008f2e:	bf00      	nop
 8008f30:	e7fd      	b.n	8008f2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f32:	4b0a      	ldr	r3, [pc, #40]	@ (8008f5c <vPortExitCritical+0x50>)
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	3b01      	subs	r3, #1
 8008f38:	4a08      	ldr	r2, [pc, #32]	@ (8008f5c <vPortExitCritical+0x50>)
 8008f3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f3c:	4b07      	ldr	r3, [pc, #28]	@ (8008f5c <vPortExitCritical+0x50>)
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d105      	bne.n	8008f50 <vPortExitCritical+0x44>
 8008f44:	2300      	movs	r3, #0
 8008f46:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008f48:	683b      	ldr	r3, [r7, #0]
 8008f4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008f4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr
 8008f5c:	20000090 	.word	0x20000090

08008f60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f60:	f3ef 8009 	mrs	r0, PSP
 8008f64:	f3bf 8f6f 	isb	sy
 8008f68:	4b15      	ldr	r3, [pc, #84]	@ (8008fc0 <pxCurrentTCBConst>)
 8008f6a:	681a      	ldr	r2, [r3, #0]
 8008f6c:	f01e 0f10 	tst.w	lr, #16
 8008f70:	bf08      	it	eq
 8008f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f7a:	6010      	str	r0, [r2, #0]
 8008f7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008f84:	f380 8811 	msr	BASEPRI, r0
 8008f88:	f3bf 8f4f 	dsb	sy
 8008f8c:	f3bf 8f6f 	isb	sy
 8008f90:	f7ff fcc2 	bl	8008918 <vTaskSwitchContext>
 8008f94:	f04f 0000 	mov.w	r0, #0
 8008f98:	f380 8811 	msr	BASEPRI, r0
 8008f9c:	bc09      	pop	{r0, r3}
 8008f9e:	6819      	ldr	r1, [r3, #0]
 8008fa0:	6808      	ldr	r0, [r1, #0]
 8008fa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fa6:	f01e 0f10 	tst.w	lr, #16
 8008faa:	bf08      	it	eq
 8008fac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008fb0:	f380 8809 	msr	PSP, r0
 8008fb4:	f3bf 8f6f 	isb	sy
 8008fb8:	4770      	bx	lr
 8008fba:	bf00      	nop
 8008fbc:	f3af 8000 	nop.w

08008fc0 <pxCurrentTCBConst>:
 8008fc0:	20000604 	.word	0x20000604
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008fc4:	bf00      	nop
 8008fc6:	bf00      	nop

08008fc8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008fc8:	b580      	push	{r7, lr}
 8008fca:	b082      	sub	sp, #8
 8008fcc:	af00      	add	r7, sp, #0
	__asm volatile
 8008fce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fd2:	f383 8811 	msr	BASEPRI, r3
 8008fd6:	f3bf 8f6f 	isb	sy
 8008fda:	f3bf 8f4f 	dsb	sy
 8008fde:	607b      	str	r3, [r7, #4]
}
 8008fe0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008fe2:	f7ff fbdf 	bl	80087a4 <xTaskIncrementTick>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d003      	beq.n	8008ff4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008fec:	4b06      	ldr	r3, [pc, #24]	@ (8009008 <SysTick_Handler+0x40>)
 8008fee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008ff2:	601a      	str	r2, [r3, #0]
 8008ff4:	2300      	movs	r3, #0
 8008ff6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008ff8:	683b      	ldr	r3, [r7, #0]
 8008ffa:	f383 8811 	msr	BASEPRI, r3
}
 8008ffe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8009000:	bf00      	nop
 8009002:	3708      	adds	r7, #8
 8009004:	46bd      	mov	sp, r7
 8009006:	bd80      	pop	{r7, pc}
 8009008:	e000ed04 	.word	0xe000ed04

0800900c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800900c:	b480      	push	{r7}
 800900e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8009010:	4b0b      	ldr	r3, [pc, #44]	@ (8009040 <vPortSetupTimerInterrupt+0x34>)
 8009012:	2200      	movs	r2, #0
 8009014:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8009016:	4b0b      	ldr	r3, [pc, #44]	@ (8009044 <vPortSetupTimerInterrupt+0x38>)
 8009018:	2200      	movs	r2, #0
 800901a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800901c:	4b0a      	ldr	r3, [pc, #40]	@ (8009048 <vPortSetupTimerInterrupt+0x3c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	4a0a      	ldr	r2, [pc, #40]	@ (800904c <vPortSetupTimerInterrupt+0x40>)
 8009022:	fba2 2303 	umull	r2, r3, r2, r3
 8009026:	099b      	lsrs	r3, r3, #6
 8009028:	4a09      	ldr	r2, [pc, #36]	@ (8009050 <vPortSetupTimerInterrupt+0x44>)
 800902a:	3b01      	subs	r3, #1
 800902c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800902e:	4b04      	ldr	r3, [pc, #16]	@ (8009040 <vPortSetupTimerInterrupt+0x34>)
 8009030:	2207      	movs	r2, #7
 8009032:	601a      	str	r2, [r3, #0]
}
 8009034:	bf00      	nop
 8009036:	46bd      	mov	sp, r7
 8009038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903c:	4770      	bx	lr
 800903e:	bf00      	nop
 8009040:	e000e010 	.word	0xe000e010
 8009044:	e000e018 	.word	0xe000e018
 8009048:	20000000 	.word	0x20000000
 800904c:	10624dd3 	.word	0x10624dd3
 8009050:	e000e014 	.word	0xe000e014

08009054 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009054:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009064 <vPortEnableVFP+0x10>
 8009058:	6801      	ldr	r1, [r0, #0]
 800905a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800905e:	6001      	str	r1, [r0, #0]
 8009060:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009062:	bf00      	nop
 8009064:	e000ed88 	.word	0xe000ed88

08009068 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009068:	b580      	push	{r7, lr}
 800906a:	b08a      	sub	sp, #40	@ 0x28
 800906c:	af00      	add	r7, sp, #0
 800906e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009070:	2300      	movs	r3, #0
 8009072:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8009074:	f7ff faea 	bl	800864c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009078:	4b5c      	ldr	r3, [pc, #368]	@ (80091ec <pvPortMalloc+0x184>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	2b00      	cmp	r3, #0
 800907e:	d101      	bne.n	8009084 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009080:	f000 f924 	bl	80092cc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009084:	4b5a      	ldr	r3, [pc, #360]	@ (80091f0 <pvPortMalloc+0x188>)
 8009086:	681a      	ldr	r2, [r3, #0]
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	4013      	ands	r3, r2
 800908c:	2b00      	cmp	r3, #0
 800908e:	f040 8095 	bne.w	80091bc <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d01e      	beq.n	80090d6 <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8009098:	2208      	movs	r2, #8
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	4413      	add	r3, r2
 800909e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	f003 0307 	and.w	r3, r3, #7
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	d015      	beq.n	80090d6 <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	f023 0307 	bic.w	r3, r3, #7
 80090b0:	3308      	adds	r3, #8
 80090b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f003 0307 	and.w	r3, r3, #7
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d00b      	beq.n	80090d6 <pvPortMalloc+0x6e>
	__asm volatile
 80090be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c2:	f383 8811 	msr	BASEPRI, r3
 80090c6:	f3bf 8f6f 	isb	sy
 80090ca:	f3bf 8f4f 	dsb	sy
 80090ce:	617b      	str	r3, [r7, #20]
}
 80090d0:	bf00      	nop
 80090d2:	bf00      	nop
 80090d4:	e7fd      	b.n	80090d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d06f      	beq.n	80091bc <pvPortMalloc+0x154>
 80090dc:	4b45      	ldr	r3, [pc, #276]	@ (80091f4 <pvPortMalloc+0x18c>)
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	687a      	ldr	r2, [r7, #4]
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d86a      	bhi.n	80091bc <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80090e6:	4b44      	ldr	r3, [pc, #272]	@ (80091f8 <pvPortMalloc+0x190>)
 80090e8:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80090ea:	4b43      	ldr	r3, [pc, #268]	@ (80091f8 <pvPortMalloc+0x190>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80090f0:	e004      	b.n	80090fc <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80090f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f4:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80090f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80090fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090fe:	685b      	ldr	r3, [r3, #4]
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	429a      	cmp	r2, r3
 8009104:	d903      	bls.n	800910e <pvPortMalloc+0xa6>
 8009106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	2b00      	cmp	r3, #0
 800910c:	d1f1      	bne.n	80090f2 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800910e:	4b37      	ldr	r3, [pc, #220]	@ (80091ec <pvPortMalloc+0x184>)
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009114:	429a      	cmp	r2, r3
 8009116:	d051      	beq.n	80091bc <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009118:	6a3b      	ldr	r3, [r7, #32]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2208      	movs	r2, #8
 800911e:	4413      	add	r3, r2
 8009120:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009122:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009124:	681a      	ldr	r2, [r3, #0]
 8009126:	6a3b      	ldr	r3, [r7, #32]
 8009128:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800912a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800912c:	685a      	ldr	r2, [r3, #4]
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	1ad2      	subs	r2, r2, r3
 8009132:	2308      	movs	r3, #8
 8009134:	005b      	lsls	r3, r3, #1
 8009136:	429a      	cmp	r2, r3
 8009138:	d920      	bls.n	800917c <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800913a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	4413      	add	r3, r2
 8009140:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009142:	69bb      	ldr	r3, [r7, #24]
 8009144:	f003 0307 	and.w	r3, r3, #7
 8009148:	2b00      	cmp	r3, #0
 800914a:	d00b      	beq.n	8009164 <pvPortMalloc+0xfc>
	__asm volatile
 800914c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009150:	f383 8811 	msr	BASEPRI, r3
 8009154:	f3bf 8f6f 	isb	sy
 8009158:	f3bf 8f4f 	dsb	sy
 800915c:	613b      	str	r3, [r7, #16]
}
 800915e:	bf00      	nop
 8009160:	bf00      	nop
 8009162:	e7fd      	b.n	8009160 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009164:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009166:	685a      	ldr	r2, [r3, #4]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	1ad2      	subs	r2, r2, r3
 800916c:	69bb      	ldr	r3, [r7, #24]
 800916e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8009170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009172:	687a      	ldr	r2, [r7, #4]
 8009174:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009176:	69b8      	ldr	r0, [r7, #24]
 8009178:	f000 f90a 	bl	8009390 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800917c:	4b1d      	ldr	r3, [pc, #116]	@ (80091f4 <pvPortMalloc+0x18c>)
 800917e:	681a      	ldr	r2, [r3, #0]
 8009180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	1ad3      	subs	r3, r2, r3
 8009186:	4a1b      	ldr	r2, [pc, #108]	@ (80091f4 <pvPortMalloc+0x18c>)
 8009188:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800918a:	4b1a      	ldr	r3, [pc, #104]	@ (80091f4 <pvPortMalloc+0x18c>)
 800918c:	681a      	ldr	r2, [r3, #0]
 800918e:	4b1b      	ldr	r3, [pc, #108]	@ (80091fc <pvPortMalloc+0x194>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	429a      	cmp	r2, r3
 8009194:	d203      	bcs.n	800919e <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009196:	4b17      	ldr	r3, [pc, #92]	@ (80091f4 <pvPortMalloc+0x18c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	4a18      	ldr	r2, [pc, #96]	@ (80091fc <pvPortMalloc+0x194>)
 800919c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800919e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a0:	685a      	ldr	r2, [r3, #4]
 80091a2:	4b13      	ldr	r3, [pc, #76]	@ (80091f0 <pvPortMalloc+0x188>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	431a      	orrs	r2, r3
 80091a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80091ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ae:	2200      	movs	r2, #0
 80091b0:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80091b2:	4b13      	ldr	r3, [pc, #76]	@ (8009200 <pvPortMalloc+0x198>)
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	3301      	adds	r3, #1
 80091b8:	4a11      	ldr	r2, [pc, #68]	@ (8009200 <pvPortMalloc+0x198>)
 80091ba:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80091bc:	f7ff fa54 	bl	8008668 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	f003 0307 	and.w	r3, r3, #7
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d00b      	beq.n	80091e2 <pvPortMalloc+0x17a>
	__asm volatile
 80091ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ce:	f383 8811 	msr	BASEPRI, r3
 80091d2:	f3bf 8f6f 	isb	sy
 80091d6:	f3bf 8f4f 	dsb	sy
 80091da:	60fb      	str	r3, [r7, #12]
}
 80091dc:	bf00      	nop
 80091de:	bf00      	nop
 80091e0:	e7fd      	b.n	80091de <pvPortMalloc+0x176>
	return pvReturn;
 80091e2:	69fb      	ldr	r3, [r7, #28]
}
 80091e4:	4618      	mov	r0, r3
 80091e6:	3728      	adds	r7, #40	@ 0x28
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}
 80091ec:	200012f8 	.word	0x200012f8
 80091f0:	2000130c 	.word	0x2000130c
 80091f4:	200012fc 	.word	0x200012fc
 80091f8:	200012f0 	.word	0x200012f0
 80091fc:	20001300 	.word	0x20001300
 8009200:	20001304 	.word	0x20001304

08009204 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b086      	sub	sp, #24
 8009208:	af00      	add	r7, sp, #0
 800920a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d04f      	beq.n	80092b6 <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8009216:	2308      	movs	r3, #8
 8009218:	425b      	negs	r3, r3
 800921a:	697a      	ldr	r2, [r7, #20]
 800921c:	4413      	add	r3, r2
 800921e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	685a      	ldr	r2, [r3, #4]
 8009228:	4b25      	ldr	r3, [pc, #148]	@ (80092c0 <vPortFree+0xbc>)
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	4013      	ands	r3, r2
 800922e:	2b00      	cmp	r3, #0
 8009230:	d10b      	bne.n	800924a <vPortFree+0x46>
	__asm volatile
 8009232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009236:	f383 8811 	msr	BASEPRI, r3
 800923a:	f3bf 8f6f 	isb	sy
 800923e:	f3bf 8f4f 	dsb	sy
 8009242:	60fb      	str	r3, [r7, #12]
}
 8009244:	bf00      	nop
 8009246:	bf00      	nop
 8009248:	e7fd      	b.n	8009246 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800924a:	693b      	ldr	r3, [r7, #16]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2b00      	cmp	r3, #0
 8009250:	d00b      	beq.n	800926a <vPortFree+0x66>
	__asm volatile
 8009252:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009256:	f383 8811 	msr	BASEPRI, r3
 800925a:	f3bf 8f6f 	isb	sy
 800925e:	f3bf 8f4f 	dsb	sy
 8009262:	60bb      	str	r3, [r7, #8]
}
 8009264:	bf00      	nop
 8009266:	bf00      	nop
 8009268:	e7fd      	b.n	8009266 <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	685a      	ldr	r2, [r3, #4]
 800926e:	4b14      	ldr	r3, [pc, #80]	@ (80092c0 <vPortFree+0xbc>)
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	4013      	ands	r3, r2
 8009274:	2b00      	cmp	r3, #0
 8009276:	d01e      	beq.n	80092b6 <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d11a      	bne.n	80092b6 <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009280:	693b      	ldr	r3, [r7, #16]
 8009282:	685a      	ldr	r2, [r3, #4]
 8009284:	4b0e      	ldr	r3, [pc, #56]	@ (80092c0 <vPortFree+0xbc>)
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	43db      	mvns	r3, r3
 800928a:	401a      	ands	r2, r3
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009290:	f7ff f9dc 	bl	800864c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8009294:	693b      	ldr	r3, [r7, #16]
 8009296:	685a      	ldr	r2, [r3, #4]
 8009298:	4b0a      	ldr	r3, [pc, #40]	@ (80092c4 <vPortFree+0xc0>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	4413      	add	r3, r2
 800929e:	4a09      	ldr	r2, [pc, #36]	@ (80092c4 <vPortFree+0xc0>)
 80092a0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80092a2:	6938      	ldr	r0, [r7, #16]
 80092a4:	f000 f874 	bl	8009390 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80092a8:	4b07      	ldr	r3, [pc, #28]	@ (80092c8 <vPortFree+0xc4>)
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	3301      	adds	r3, #1
 80092ae:	4a06      	ldr	r2, [pc, #24]	@ (80092c8 <vPortFree+0xc4>)
 80092b0:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80092b2:	f7ff f9d9 	bl	8008668 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80092b6:	bf00      	nop
 80092b8:	3718      	adds	r7, #24
 80092ba:	46bd      	mov	sp, r7
 80092bc:	bd80      	pop	{r7, pc}
 80092be:	bf00      	nop
 80092c0:	2000130c 	.word	0x2000130c
 80092c4:	200012fc 	.word	0x200012fc
 80092c8:	20001308 	.word	0x20001308

080092cc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80092cc:	b480      	push	{r7}
 80092ce:	b085      	sub	sp, #20
 80092d0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80092d2:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80092d6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80092d8:	4b27      	ldr	r3, [pc, #156]	@ (8009378 <prvHeapInit+0xac>)
 80092da:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	f003 0307 	and.w	r3, r3, #7
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d00c      	beq.n	8009300 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	3307      	adds	r3, #7
 80092ea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f023 0307 	bic.w	r3, r3, #7
 80092f2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80092f4:	68ba      	ldr	r2, [r7, #8]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	1ad3      	subs	r3, r2, r3
 80092fa:	4a1f      	ldr	r2, [pc, #124]	@ (8009378 <prvHeapInit+0xac>)
 80092fc:	4413      	add	r3, r2
 80092fe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009304:	4a1d      	ldr	r2, [pc, #116]	@ (800937c <prvHeapInit+0xb0>)
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800930a:	4b1c      	ldr	r3, [pc, #112]	@ (800937c <prvHeapInit+0xb0>)
 800930c:	2200      	movs	r2, #0
 800930e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	68ba      	ldr	r2, [r7, #8]
 8009314:	4413      	add	r3, r2
 8009316:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8009318:	2208      	movs	r2, #8
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	1a9b      	subs	r3, r3, r2
 800931e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f023 0307 	bic.w	r3, r3, #7
 8009326:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	4a15      	ldr	r2, [pc, #84]	@ (8009380 <prvHeapInit+0xb4>)
 800932c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800932e:	4b14      	ldr	r3, [pc, #80]	@ (8009380 <prvHeapInit+0xb4>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	2200      	movs	r2, #0
 8009334:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8009336:	4b12      	ldr	r3, [pc, #72]	@ (8009380 <prvHeapInit+0xb4>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	2200      	movs	r2, #0
 800933c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	68fa      	ldr	r2, [r7, #12]
 8009346:	1ad2      	subs	r2, r2, r3
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800934c:	4b0c      	ldr	r3, [pc, #48]	@ (8009380 <prvHeapInit+0xb4>)
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	683b      	ldr	r3, [r7, #0]
 8009352:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	685b      	ldr	r3, [r3, #4]
 8009358:	4a0a      	ldr	r2, [pc, #40]	@ (8009384 <prvHeapInit+0xb8>)
 800935a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	685b      	ldr	r3, [r3, #4]
 8009360:	4a09      	ldr	r2, [pc, #36]	@ (8009388 <prvHeapInit+0xbc>)
 8009362:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8009364:	4b09      	ldr	r3, [pc, #36]	@ (800938c <prvHeapInit+0xc0>)
 8009366:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800936a:	601a      	str	r2, [r3, #0]
}
 800936c:	bf00      	nop
 800936e:	3714      	adds	r7, #20
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr
 8009378:	20000738 	.word	0x20000738
 800937c:	200012f0 	.word	0x200012f0
 8009380:	200012f8 	.word	0x200012f8
 8009384:	20001300 	.word	0x20001300
 8009388:	200012fc 	.word	0x200012fc
 800938c:	2000130c 	.word	0x2000130c

08009390 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009390:	b480      	push	{r7}
 8009392:	b085      	sub	sp, #20
 8009394:	af00      	add	r7, sp, #0
 8009396:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009398:	4b28      	ldr	r3, [pc, #160]	@ (800943c <prvInsertBlockIntoFreeList+0xac>)
 800939a:	60fb      	str	r3, [r7, #12]
 800939c:	e002      	b.n	80093a4 <prvInsertBlockIntoFreeList+0x14>
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	60fb      	str	r3, [r7, #12]
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d8f7      	bhi.n	800939e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	685b      	ldr	r3, [r3, #4]
 80093b6:	68ba      	ldr	r2, [r7, #8]
 80093b8:	4413      	add	r3, r2
 80093ba:	687a      	ldr	r2, [r7, #4]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d108      	bne.n	80093d2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	685a      	ldr	r2, [r3, #4]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	441a      	add	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	685b      	ldr	r3, [r3, #4]
 80093da:	68ba      	ldr	r2, [r7, #8]
 80093dc:	441a      	add	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	429a      	cmp	r2, r3
 80093e4:	d118      	bne.n	8009418 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681a      	ldr	r2, [r3, #0]
 80093ea:	4b15      	ldr	r3, [pc, #84]	@ (8009440 <prvInsertBlockIntoFreeList+0xb0>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	429a      	cmp	r2, r3
 80093f0:	d00d      	beq.n	800940e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	685a      	ldr	r2, [r3, #4]
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	685b      	ldr	r3, [r3, #4]
 80093fc:	441a      	add	r2, r3
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	601a      	str	r2, [r3, #0]
 800940c:	e008      	b.n	8009420 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800940e:	4b0c      	ldr	r3, [pc, #48]	@ (8009440 <prvInsertBlockIntoFreeList+0xb0>)
 8009410:	681a      	ldr	r2, [r3, #0]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	601a      	str	r2, [r3, #0]
 8009416:	e003      	b.n	8009420 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009420:	68fa      	ldr	r2, [r7, #12]
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	429a      	cmp	r2, r3
 8009426:	d002      	beq.n	800942e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	687a      	ldr	r2, [r7, #4]
 800942c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800942e:	bf00      	nop
 8009430:	3714      	adds	r7, #20
 8009432:	46bd      	mov	sp, r7
 8009434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009438:	4770      	bx	lr
 800943a:	bf00      	nop
 800943c:	200012f0 	.word	0x200012f0
 8009440:	200012f8 	.word	0x200012f8

08009444 <siprintf>:
 8009444:	b40e      	push	{r1, r2, r3}
 8009446:	b510      	push	{r4, lr}
 8009448:	b09d      	sub	sp, #116	@ 0x74
 800944a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800944c:	9002      	str	r0, [sp, #8]
 800944e:	9006      	str	r0, [sp, #24]
 8009450:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009454:	480a      	ldr	r0, [pc, #40]	@ (8009480 <siprintf+0x3c>)
 8009456:	9107      	str	r1, [sp, #28]
 8009458:	9104      	str	r1, [sp, #16]
 800945a:	490a      	ldr	r1, [pc, #40]	@ (8009484 <siprintf+0x40>)
 800945c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009460:	9105      	str	r1, [sp, #20]
 8009462:	2400      	movs	r4, #0
 8009464:	a902      	add	r1, sp, #8
 8009466:	6800      	ldr	r0, [r0, #0]
 8009468:	9301      	str	r3, [sp, #4]
 800946a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800946c:	f000 f9a2 	bl	80097b4 <_svfiprintf_r>
 8009470:	9b02      	ldr	r3, [sp, #8]
 8009472:	701c      	strb	r4, [r3, #0]
 8009474:	b01d      	add	sp, #116	@ 0x74
 8009476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800947a:	b003      	add	sp, #12
 800947c:	4770      	bx	lr
 800947e:	bf00      	nop
 8009480:	20000094 	.word	0x20000094
 8009484:	ffff0208 	.word	0xffff0208

08009488 <memset>:
 8009488:	4402      	add	r2, r0
 800948a:	4603      	mov	r3, r0
 800948c:	4293      	cmp	r3, r2
 800948e:	d100      	bne.n	8009492 <memset+0xa>
 8009490:	4770      	bx	lr
 8009492:	f803 1b01 	strb.w	r1, [r3], #1
 8009496:	e7f9      	b.n	800948c <memset+0x4>

08009498 <__errno>:
 8009498:	4b01      	ldr	r3, [pc, #4]	@ (80094a0 <__errno+0x8>)
 800949a:	6818      	ldr	r0, [r3, #0]
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	20000094 	.word	0x20000094

080094a4 <__libc_init_array>:
 80094a4:	b570      	push	{r4, r5, r6, lr}
 80094a6:	4d0d      	ldr	r5, [pc, #52]	@ (80094dc <__libc_init_array+0x38>)
 80094a8:	4c0d      	ldr	r4, [pc, #52]	@ (80094e0 <__libc_init_array+0x3c>)
 80094aa:	1b64      	subs	r4, r4, r5
 80094ac:	10a4      	asrs	r4, r4, #2
 80094ae:	2600      	movs	r6, #0
 80094b0:	42a6      	cmp	r6, r4
 80094b2:	d109      	bne.n	80094c8 <__libc_init_array+0x24>
 80094b4:	4d0b      	ldr	r5, [pc, #44]	@ (80094e4 <__libc_init_array+0x40>)
 80094b6:	4c0c      	ldr	r4, [pc, #48]	@ (80094e8 <__libc_init_array+0x44>)
 80094b8:	f000 fc64 	bl	8009d84 <_init>
 80094bc:	1b64      	subs	r4, r4, r5
 80094be:	10a4      	asrs	r4, r4, #2
 80094c0:	2600      	movs	r6, #0
 80094c2:	42a6      	cmp	r6, r4
 80094c4:	d105      	bne.n	80094d2 <__libc_init_array+0x2e>
 80094c6:	bd70      	pop	{r4, r5, r6, pc}
 80094c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094cc:	4798      	blx	r3
 80094ce:	3601      	adds	r6, #1
 80094d0:	e7ee      	b.n	80094b0 <__libc_init_array+0xc>
 80094d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094d6:	4798      	blx	r3
 80094d8:	3601      	adds	r6, #1
 80094da:	e7f2      	b.n	80094c2 <__libc_init_array+0x1e>
 80094dc:	08009fd4 	.word	0x08009fd4
 80094e0:	08009fd4 	.word	0x08009fd4
 80094e4:	08009fd4 	.word	0x08009fd4
 80094e8:	08009fd8 	.word	0x08009fd8

080094ec <__retarget_lock_acquire_recursive>:
 80094ec:	4770      	bx	lr

080094ee <__retarget_lock_release_recursive>:
 80094ee:	4770      	bx	lr

080094f0 <memcpy>:
 80094f0:	440a      	add	r2, r1
 80094f2:	4291      	cmp	r1, r2
 80094f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80094f8:	d100      	bne.n	80094fc <memcpy+0xc>
 80094fa:	4770      	bx	lr
 80094fc:	b510      	push	{r4, lr}
 80094fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009506:	4291      	cmp	r1, r2
 8009508:	d1f9      	bne.n	80094fe <memcpy+0xe>
 800950a:	bd10      	pop	{r4, pc}

0800950c <_free_r>:
 800950c:	b538      	push	{r3, r4, r5, lr}
 800950e:	4605      	mov	r5, r0
 8009510:	2900      	cmp	r1, #0
 8009512:	d041      	beq.n	8009598 <_free_r+0x8c>
 8009514:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009518:	1f0c      	subs	r4, r1, #4
 800951a:	2b00      	cmp	r3, #0
 800951c:	bfb8      	it	lt
 800951e:	18e4      	addlt	r4, r4, r3
 8009520:	f000 f8e0 	bl	80096e4 <__malloc_lock>
 8009524:	4a1d      	ldr	r2, [pc, #116]	@ (800959c <_free_r+0x90>)
 8009526:	6813      	ldr	r3, [r2, #0]
 8009528:	b933      	cbnz	r3, 8009538 <_free_r+0x2c>
 800952a:	6063      	str	r3, [r4, #4]
 800952c:	6014      	str	r4, [r2, #0]
 800952e:	4628      	mov	r0, r5
 8009530:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009534:	f000 b8dc 	b.w	80096f0 <__malloc_unlock>
 8009538:	42a3      	cmp	r3, r4
 800953a:	d908      	bls.n	800954e <_free_r+0x42>
 800953c:	6820      	ldr	r0, [r4, #0]
 800953e:	1821      	adds	r1, r4, r0
 8009540:	428b      	cmp	r3, r1
 8009542:	bf01      	itttt	eq
 8009544:	6819      	ldreq	r1, [r3, #0]
 8009546:	685b      	ldreq	r3, [r3, #4]
 8009548:	1809      	addeq	r1, r1, r0
 800954a:	6021      	streq	r1, [r4, #0]
 800954c:	e7ed      	b.n	800952a <_free_r+0x1e>
 800954e:	461a      	mov	r2, r3
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	b10b      	cbz	r3, 8009558 <_free_r+0x4c>
 8009554:	42a3      	cmp	r3, r4
 8009556:	d9fa      	bls.n	800954e <_free_r+0x42>
 8009558:	6811      	ldr	r1, [r2, #0]
 800955a:	1850      	adds	r0, r2, r1
 800955c:	42a0      	cmp	r0, r4
 800955e:	d10b      	bne.n	8009578 <_free_r+0x6c>
 8009560:	6820      	ldr	r0, [r4, #0]
 8009562:	4401      	add	r1, r0
 8009564:	1850      	adds	r0, r2, r1
 8009566:	4283      	cmp	r3, r0
 8009568:	6011      	str	r1, [r2, #0]
 800956a:	d1e0      	bne.n	800952e <_free_r+0x22>
 800956c:	6818      	ldr	r0, [r3, #0]
 800956e:	685b      	ldr	r3, [r3, #4]
 8009570:	6053      	str	r3, [r2, #4]
 8009572:	4408      	add	r0, r1
 8009574:	6010      	str	r0, [r2, #0]
 8009576:	e7da      	b.n	800952e <_free_r+0x22>
 8009578:	d902      	bls.n	8009580 <_free_r+0x74>
 800957a:	230c      	movs	r3, #12
 800957c:	602b      	str	r3, [r5, #0]
 800957e:	e7d6      	b.n	800952e <_free_r+0x22>
 8009580:	6820      	ldr	r0, [r4, #0]
 8009582:	1821      	adds	r1, r4, r0
 8009584:	428b      	cmp	r3, r1
 8009586:	bf04      	itt	eq
 8009588:	6819      	ldreq	r1, [r3, #0]
 800958a:	685b      	ldreq	r3, [r3, #4]
 800958c:	6063      	str	r3, [r4, #4]
 800958e:	bf04      	itt	eq
 8009590:	1809      	addeq	r1, r1, r0
 8009592:	6021      	streq	r1, [r4, #0]
 8009594:	6054      	str	r4, [r2, #4]
 8009596:	e7ca      	b.n	800952e <_free_r+0x22>
 8009598:	bd38      	pop	{r3, r4, r5, pc}
 800959a:	bf00      	nop
 800959c:	20001454 	.word	0x20001454

080095a0 <sbrk_aligned>:
 80095a0:	b570      	push	{r4, r5, r6, lr}
 80095a2:	4e0f      	ldr	r6, [pc, #60]	@ (80095e0 <sbrk_aligned+0x40>)
 80095a4:	460c      	mov	r4, r1
 80095a6:	6831      	ldr	r1, [r6, #0]
 80095a8:	4605      	mov	r5, r0
 80095aa:	b911      	cbnz	r1, 80095b2 <sbrk_aligned+0x12>
 80095ac:	f000 fba4 	bl	8009cf8 <_sbrk_r>
 80095b0:	6030      	str	r0, [r6, #0]
 80095b2:	4621      	mov	r1, r4
 80095b4:	4628      	mov	r0, r5
 80095b6:	f000 fb9f 	bl	8009cf8 <_sbrk_r>
 80095ba:	1c43      	adds	r3, r0, #1
 80095bc:	d103      	bne.n	80095c6 <sbrk_aligned+0x26>
 80095be:	f04f 34ff 	mov.w	r4, #4294967295
 80095c2:	4620      	mov	r0, r4
 80095c4:	bd70      	pop	{r4, r5, r6, pc}
 80095c6:	1cc4      	adds	r4, r0, #3
 80095c8:	f024 0403 	bic.w	r4, r4, #3
 80095cc:	42a0      	cmp	r0, r4
 80095ce:	d0f8      	beq.n	80095c2 <sbrk_aligned+0x22>
 80095d0:	1a21      	subs	r1, r4, r0
 80095d2:	4628      	mov	r0, r5
 80095d4:	f000 fb90 	bl	8009cf8 <_sbrk_r>
 80095d8:	3001      	adds	r0, #1
 80095da:	d1f2      	bne.n	80095c2 <sbrk_aligned+0x22>
 80095dc:	e7ef      	b.n	80095be <sbrk_aligned+0x1e>
 80095de:	bf00      	nop
 80095e0:	20001450 	.word	0x20001450

080095e4 <_malloc_r>:
 80095e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095e8:	1ccd      	adds	r5, r1, #3
 80095ea:	f025 0503 	bic.w	r5, r5, #3
 80095ee:	3508      	adds	r5, #8
 80095f0:	2d0c      	cmp	r5, #12
 80095f2:	bf38      	it	cc
 80095f4:	250c      	movcc	r5, #12
 80095f6:	2d00      	cmp	r5, #0
 80095f8:	4606      	mov	r6, r0
 80095fa:	db01      	blt.n	8009600 <_malloc_r+0x1c>
 80095fc:	42a9      	cmp	r1, r5
 80095fe:	d904      	bls.n	800960a <_malloc_r+0x26>
 8009600:	230c      	movs	r3, #12
 8009602:	6033      	str	r3, [r6, #0]
 8009604:	2000      	movs	r0, #0
 8009606:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800960a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80096e0 <_malloc_r+0xfc>
 800960e:	f000 f869 	bl	80096e4 <__malloc_lock>
 8009612:	f8d8 3000 	ldr.w	r3, [r8]
 8009616:	461c      	mov	r4, r3
 8009618:	bb44      	cbnz	r4, 800966c <_malloc_r+0x88>
 800961a:	4629      	mov	r1, r5
 800961c:	4630      	mov	r0, r6
 800961e:	f7ff ffbf 	bl	80095a0 <sbrk_aligned>
 8009622:	1c43      	adds	r3, r0, #1
 8009624:	4604      	mov	r4, r0
 8009626:	d158      	bne.n	80096da <_malloc_r+0xf6>
 8009628:	f8d8 4000 	ldr.w	r4, [r8]
 800962c:	4627      	mov	r7, r4
 800962e:	2f00      	cmp	r7, #0
 8009630:	d143      	bne.n	80096ba <_malloc_r+0xd6>
 8009632:	2c00      	cmp	r4, #0
 8009634:	d04b      	beq.n	80096ce <_malloc_r+0xea>
 8009636:	6823      	ldr	r3, [r4, #0]
 8009638:	4639      	mov	r1, r7
 800963a:	4630      	mov	r0, r6
 800963c:	eb04 0903 	add.w	r9, r4, r3
 8009640:	f000 fb5a 	bl	8009cf8 <_sbrk_r>
 8009644:	4581      	cmp	r9, r0
 8009646:	d142      	bne.n	80096ce <_malloc_r+0xea>
 8009648:	6821      	ldr	r1, [r4, #0]
 800964a:	1a6d      	subs	r5, r5, r1
 800964c:	4629      	mov	r1, r5
 800964e:	4630      	mov	r0, r6
 8009650:	f7ff ffa6 	bl	80095a0 <sbrk_aligned>
 8009654:	3001      	adds	r0, #1
 8009656:	d03a      	beq.n	80096ce <_malloc_r+0xea>
 8009658:	6823      	ldr	r3, [r4, #0]
 800965a:	442b      	add	r3, r5
 800965c:	6023      	str	r3, [r4, #0]
 800965e:	f8d8 3000 	ldr.w	r3, [r8]
 8009662:	685a      	ldr	r2, [r3, #4]
 8009664:	bb62      	cbnz	r2, 80096c0 <_malloc_r+0xdc>
 8009666:	f8c8 7000 	str.w	r7, [r8]
 800966a:	e00f      	b.n	800968c <_malloc_r+0xa8>
 800966c:	6822      	ldr	r2, [r4, #0]
 800966e:	1b52      	subs	r2, r2, r5
 8009670:	d420      	bmi.n	80096b4 <_malloc_r+0xd0>
 8009672:	2a0b      	cmp	r2, #11
 8009674:	d917      	bls.n	80096a6 <_malloc_r+0xc2>
 8009676:	1961      	adds	r1, r4, r5
 8009678:	42a3      	cmp	r3, r4
 800967a:	6025      	str	r5, [r4, #0]
 800967c:	bf18      	it	ne
 800967e:	6059      	strne	r1, [r3, #4]
 8009680:	6863      	ldr	r3, [r4, #4]
 8009682:	bf08      	it	eq
 8009684:	f8c8 1000 	streq.w	r1, [r8]
 8009688:	5162      	str	r2, [r4, r5]
 800968a:	604b      	str	r3, [r1, #4]
 800968c:	4630      	mov	r0, r6
 800968e:	f000 f82f 	bl	80096f0 <__malloc_unlock>
 8009692:	f104 000b 	add.w	r0, r4, #11
 8009696:	1d23      	adds	r3, r4, #4
 8009698:	f020 0007 	bic.w	r0, r0, #7
 800969c:	1ac2      	subs	r2, r0, r3
 800969e:	bf1c      	itt	ne
 80096a0:	1a1b      	subne	r3, r3, r0
 80096a2:	50a3      	strne	r3, [r4, r2]
 80096a4:	e7af      	b.n	8009606 <_malloc_r+0x22>
 80096a6:	6862      	ldr	r2, [r4, #4]
 80096a8:	42a3      	cmp	r3, r4
 80096aa:	bf0c      	ite	eq
 80096ac:	f8c8 2000 	streq.w	r2, [r8]
 80096b0:	605a      	strne	r2, [r3, #4]
 80096b2:	e7eb      	b.n	800968c <_malloc_r+0xa8>
 80096b4:	4623      	mov	r3, r4
 80096b6:	6864      	ldr	r4, [r4, #4]
 80096b8:	e7ae      	b.n	8009618 <_malloc_r+0x34>
 80096ba:	463c      	mov	r4, r7
 80096bc:	687f      	ldr	r7, [r7, #4]
 80096be:	e7b6      	b.n	800962e <_malloc_r+0x4a>
 80096c0:	461a      	mov	r2, r3
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	42a3      	cmp	r3, r4
 80096c6:	d1fb      	bne.n	80096c0 <_malloc_r+0xdc>
 80096c8:	2300      	movs	r3, #0
 80096ca:	6053      	str	r3, [r2, #4]
 80096cc:	e7de      	b.n	800968c <_malloc_r+0xa8>
 80096ce:	230c      	movs	r3, #12
 80096d0:	6033      	str	r3, [r6, #0]
 80096d2:	4630      	mov	r0, r6
 80096d4:	f000 f80c 	bl	80096f0 <__malloc_unlock>
 80096d8:	e794      	b.n	8009604 <_malloc_r+0x20>
 80096da:	6005      	str	r5, [r0, #0]
 80096dc:	e7d6      	b.n	800968c <_malloc_r+0xa8>
 80096de:	bf00      	nop
 80096e0:	20001454 	.word	0x20001454

080096e4 <__malloc_lock>:
 80096e4:	4801      	ldr	r0, [pc, #4]	@ (80096ec <__malloc_lock+0x8>)
 80096e6:	f7ff bf01 	b.w	80094ec <__retarget_lock_acquire_recursive>
 80096ea:	bf00      	nop
 80096ec:	2000144c 	.word	0x2000144c

080096f0 <__malloc_unlock>:
 80096f0:	4801      	ldr	r0, [pc, #4]	@ (80096f8 <__malloc_unlock+0x8>)
 80096f2:	f7ff befc 	b.w	80094ee <__retarget_lock_release_recursive>
 80096f6:	bf00      	nop
 80096f8:	2000144c 	.word	0x2000144c

080096fc <__ssputs_r>:
 80096fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009700:	688e      	ldr	r6, [r1, #8]
 8009702:	461f      	mov	r7, r3
 8009704:	42be      	cmp	r6, r7
 8009706:	680b      	ldr	r3, [r1, #0]
 8009708:	4682      	mov	sl, r0
 800970a:	460c      	mov	r4, r1
 800970c:	4690      	mov	r8, r2
 800970e:	d82d      	bhi.n	800976c <__ssputs_r+0x70>
 8009710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009714:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009718:	d026      	beq.n	8009768 <__ssputs_r+0x6c>
 800971a:	6965      	ldr	r5, [r4, #20]
 800971c:	6909      	ldr	r1, [r1, #16]
 800971e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009722:	eba3 0901 	sub.w	r9, r3, r1
 8009726:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800972a:	1c7b      	adds	r3, r7, #1
 800972c:	444b      	add	r3, r9
 800972e:	106d      	asrs	r5, r5, #1
 8009730:	429d      	cmp	r5, r3
 8009732:	bf38      	it	cc
 8009734:	461d      	movcc	r5, r3
 8009736:	0553      	lsls	r3, r2, #21
 8009738:	d527      	bpl.n	800978a <__ssputs_r+0x8e>
 800973a:	4629      	mov	r1, r5
 800973c:	f7ff ff52 	bl	80095e4 <_malloc_r>
 8009740:	4606      	mov	r6, r0
 8009742:	b360      	cbz	r0, 800979e <__ssputs_r+0xa2>
 8009744:	6921      	ldr	r1, [r4, #16]
 8009746:	464a      	mov	r2, r9
 8009748:	f7ff fed2 	bl	80094f0 <memcpy>
 800974c:	89a3      	ldrh	r3, [r4, #12]
 800974e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009752:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009756:	81a3      	strh	r3, [r4, #12]
 8009758:	6126      	str	r6, [r4, #16]
 800975a:	6165      	str	r5, [r4, #20]
 800975c:	444e      	add	r6, r9
 800975e:	eba5 0509 	sub.w	r5, r5, r9
 8009762:	6026      	str	r6, [r4, #0]
 8009764:	60a5      	str	r5, [r4, #8]
 8009766:	463e      	mov	r6, r7
 8009768:	42be      	cmp	r6, r7
 800976a:	d900      	bls.n	800976e <__ssputs_r+0x72>
 800976c:	463e      	mov	r6, r7
 800976e:	6820      	ldr	r0, [r4, #0]
 8009770:	4632      	mov	r2, r6
 8009772:	4641      	mov	r1, r8
 8009774:	f000 faa6 	bl	8009cc4 <memmove>
 8009778:	68a3      	ldr	r3, [r4, #8]
 800977a:	1b9b      	subs	r3, r3, r6
 800977c:	60a3      	str	r3, [r4, #8]
 800977e:	6823      	ldr	r3, [r4, #0]
 8009780:	4433      	add	r3, r6
 8009782:	6023      	str	r3, [r4, #0]
 8009784:	2000      	movs	r0, #0
 8009786:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800978a:	462a      	mov	r2, r5
 800978c:	f000 fac4 	bl	8009d18 <_realloc_r>
 8009790:	4606      	mov	r6, r0
 8009792:	2800      	cmp	r0, #0
 8009794:	d1e0      	bne.n	8009758 <__ssputs_r+0x5c>
 8009796:	6921      	ldr	r1, [r4, #16]
 8009798:	4650      	mov	r0, sl
 800979a:	f7ff feb7 	bl	800950c <_free_r>
 800979e:	230c      	movs	r3, #12
 80097a0:	f8ca 3000 	str.w	r3, [sl]
 80097a4:	89a3      	ldrh	r3, [r4, #12]
 80097a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80097aa:	81a3      	strh	r3, [r4, #12]
 80097ac:	f04f 30ff 	mov.w	r0, #4294967295
 80097b0:	e7e9      	b.n	8009786 <__ssputs_r+0x8a>
	...

080097b4 <_svfiprintf_r>:
 80097b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097b8:	4698      	mov	r8, r3
 80097ba:	898b      	ldrh	r3, [r1, #12]
 80097bc:	061b      	lsls	r3, r3, #24
 80097be:	b09d      	sub	sp, #116	@ 0x74
 80097c0:	4607      	mov	r7, r0
 80097c2:	460d      	mov	r5, r1
 80097c4:	4614      	mov	r4, r2
 80097c6:	d510      	bpl.n	80097ea <_svfiprintf_r+0x36>
 80097c8:	690b      	ldr	r3, [r1, #16]
 80097ca:	b973      	cbnz	r3, 80097ea <_svfiprintf_r+0x36>
 80097cc:	2140      	movs	r1, #64	@ 0x40
 80097ce:	f7ff ff09 	bl	80095e4 <_malloc_r>
 80097d2:	6028      	str	r0, [r5, #0]
 80097d4:	6128      	str	r0, [r5, #16]
 80097d6:	b930      	cbnz	r0, 80097e6 <_svfiprintf_r+0x32>
 80097d8:	230c      	movs	r3, #12
 80097da:	603b      	str	r3, [r7, #0]
 80097dc:	f04f 30ff 	mov.w	r0, #4294967295
 80097e0:	b01d      	add	sp, #116	@ 0x74
 80097e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097e6:	2340      	movs	r3, #64	@ 0x40
 80097e8:	616b      	str	r3, [r5, #20]
 80097ea:	2300      	movs	r3, #0
 80097ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ee:	2320      	movs	r3, #32
 80097f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097f8:	2330      	movs	r3, #48	@ 0x30
 80097fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009998 <_svfiprintf_r+0x1e4>
 80097fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009802:	f04f 0901 	mov.w	r9, #1
 8009806:	4623      	mov	r3, r4
 8009808:	469a      	mov	sl, r3
 800980a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800980e:	b10a      	cbz	r2, 8009814 <_svfiprintf_r+0x60>
 8009810:	2a25      	cmp	r2, #37	@ 0x25
 8009812:	d1f9      	bne.n	8009808 <_svfiprintf_r+0x54>
 8009814:	ebba 0b04 	subs.w	fp, sl, r4
 8009818:	d00b      	beq.n	8009832 <_svfiprintf_r+0x7e>
 800981a:	465b      	mov	r3, fp
 800981c:	4622      	mov	r2, r4
 800981e:	4629      	mov	r1, r5
 8009820:	4638      	mov	r0, r7
 8009822:	f7ff ff6b 	bl	80096fc <__ssputs_r>
 8009826:	3001      	adds	r0, #1
 8009828:	f000 80a7 	beq.w	800997a <_svfiprintf_r+0x1c6>
 800982c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800982e:	445a      	add	r2, fp
 8009830:	9209      	str	r2, [sp, #36]	@ 0x24
 8009832:	f89a 3000 	ldrb.w	r3, [sl]
 8009836:	2b00      	cmp	r3, #0
 8009838:	f000 809f 	beq.w	800997a <_svfiprintf_r+0x1c6>
 800983c:	2300      	movs	r3, #0
 800983e:	f04f 32ff 	mov.w	r2, #4294967295
 8009842:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009846:	f10a 0a01 	add.w	sl, sl, #1
 800984a:	9304      	str	r3, [sp, #16]
 800984c:	9307      	str	r3, [sp, #28]
 800984e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009852:	931a      	str	r3, [sp, #104]	@ 0x68
 8009854:	4654      	mov	r4, sl
 8009856:	2205      	movs	r2, #5
 8009858:	f814 1b01 	ldrb.w	r1, [r4], #1
 800985c:	484e      	ldr	r0, [pc, #312]	@ (8009998 <_svfiprintf_r+0x1e4>)
 800985e:	f7f6 fcd7 	bl	8000210 <memchr>
 8009862:	9a04      	ldr	r2, [sp, #16]
 8009864:	b9d8      	cbnz	r0, 800989e <_svfiprintf_r+0xea>
 8009866:	06d0      	lsls	r0, r2, #27
 8009868:	bf44      	itt	mi
 800986a:	2320      	movmi	r3, #32
 800986c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009870:	0711      	lsls	r1, r2, #28
 8009872:	bf44      	itt	mi
 8009874:	232b      	movmi	r3, #43	@ 0x2b
 8009876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800987a:	f89a 3000 	ldrb.w	r3, [sl]
 800987e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009880:	d015      	beq.n	80098ae <_svfiprintf_r+0xfa>
 8009882:	9a07      	ldr	r2, [sp, #28]
 8009884:	4654      	mov	r4, sl
 8009886:	2000      	movs	r0, #0
 8009888:	f04f 0c0a 	mov.w	ip, #10
 800988c:	4621      	mov	r1, r4
 800988e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009892:	3b30      	subs	r3, #48	@ 0x30
 8009894:	2b09      	cmp	r3, #9
 8009896:	d94b      	bls.n	8009930 <_svfiprintf_r+0x17c>
 8009898:	b1b0      	cbz	r0, 80098c8 <_svfiprintf_r+0x114>
 800989a:	9207      	str	r2, [sp, #28]
 800989c:	e014      	b.n	80098c8 <_svfiprintf_r+0x114>
 800989e:	eba0 0308 	sub.w	r3, r0, r8
 80098a2:	fa09 f303 	lsl.w	r3, r9, r3
 80098a6:	4313      	orrs	r3, r2
 80098a8:	9304      	str	r3, [sp, #16]
 80098aa:	46a2      	mov	sl, r4
 80098ac:	e7d2      	b.n	8009854 <_svfiprintf_r+0xa0>
 80098ae:	9b03      	ldr	r3, [sp, #12]
 80098b0:	1d19      	adds	r1, r3, #4
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	9103      	str	r1, [sp, #12]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	bfbb      	ittet	lt
 80098ba:	425b      	neglt	r3, r3
 80098bc:	f042 0202 	orrlt.w	r2, r2, #2
 80098c0:	9307      	strge	r3, [sp, #28]
 80098c2:	9307      	strlt	r3, [sp, #28]
 80098c4:	bfb8      	it	lt
 80098c6:	9204      	strlt	r2, [sp, #16]
 80098c8:	7823      	ldrb	r3, [r4, #0]
 80098ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80098cc:	d10a      	bne.n	80098e4 <_svfiprintf_r+0x130>
 80098ce:	7863      	ldrb	r3, [r4, #1]
 80098d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80098d2:	d132      	bne.n	800993a <_svfiprintf_r+0x186>
 80098d4:	9b03      	ldr	r3, [sp, #12]
 80098d6:	1d1a      	adds	r2, r3, #4
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	9203      	str	r2, [sp, #12]
 80098dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098e0:	3402      	adds	r4, #2
 80098e2:	9305      	str	r3, [sp, #20]
 80098e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80099a8 <_svfiprintf_r+0x1f4>
 80098e8:	7821      	ldrb	r1, [r4, #0]
 80098ea:	2203      	movs	r2, #3
 80098ec:	4650      	mov	r0, sl
 80098ee:	f7f6 fc8f 	bl	8000210 <memchr>
 80098f2:	b138      	cbz	r0, 8009904 <_svfiprintf_r+0x150>
 80098f4:	9b04      	ldr	r3, [sp, #16]
 80098f6:	eba0 000a 	sub.w	r0, r0, sl
 80098fa:	2240      	movs	r2, #64	@ 0x40
 80098fc:	4082      	lsls	r2, r0
 80098fe:	4313      	orrs	r3, r2
 8009900:	3401      	adds	r4, #1
 8009902:	9304      	str	r3, [sp, #16]
 8009904:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009908:	4824      	ldr	r0, [pc, #144]	@ (800999c <_svfiprintf_r+0x1e8>)
 800990a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800990e:	2206      	movs	r2, #6
 8009910:	f7f6 fc7e 	bl	8000210 <memchr>
 8009914:	2800      	cmp	r0, #0
 8009916:	d036      	beq.n	8009986 <_svfiprintf_r+0x1d2>
 8009918:	4b21      	ldr	r3, [pc, #132]	@ (80099a0 <_svfiprintf_r+0x1ec>)
 800991a:	bb1b      	cbnz	r3, 8009964 <_svfiprintf_r+0x1b0>
 800991c:	9b03      	ldr	r3, [sp, #12]
 800991e:	3307      	adds	r3, #7
 8009920:	f023 0307 	bic.w	r3, r3, #7
 8009924:	3308      	adds	r3, #8
 8009926:	9303      	str	r3, [sp, #12]
 8009928:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800992a:	4433      	add	r3, r6
 800992c:	9309      	str	r3, [sp, #36]	@ 0x24
 800992e:	e76a      	b.n	8009806 <_svfiprintf_r+0x52>
 8009930:	fb0c 3202 	mla	r2, ip, r2, r3
 8009934:	460c      	mov	r4, r1
 8009936:	2001      	movs	r0, #1
 8009938:	e7a8      	b.n	800988c <_svfiprintf_r+0xd8>
 800993a:	2300      	movs	r3, #0
 800993c:	3401      	adds	r4, #1
 800993e:	9305      	str	r3, [sp, #20]
 8009940:	4619      	mov	r1, r3
 8009942:	f04f 0c0a 	mov.w	ip, #10
 8009946:	4620      	mov	r0, r4
 8009948:	f810 2b01 	ldrb.w	r2, [r0], #1
 800994c:	3a30      	subs	r2, #48	@ 0x30
 800994e:	2a09      	cmp	r2, #9
 8009950:	d903      	bls.n	800995a <_svfiprintf_r+0x1a6>
 8009952:	2b00      	cmp	r3, #0
 8009954:	d0c6      	beq.n	80098e4 <_svfiprintf_r+0x130>
 8009956:	9105      	str	r1, [sp, #20]
 8009958:	e7c4      	b.n	80098e4 <_svfiprintf_r+0x130>
 800995a:	fb0c 2101 	mla	r1, ip, r1, r2
 800995e:	4604      	mov	r4, r0
 8009960:	2301      	movs	r3, #1
 8009962:	e7f0      	b.n	8009946 <_svfiprintf_r+0x192>
 8009964:	ab03      	add	r3, sp, #12
 8009966:	9300      	str	r3, [sp, #0]
 8009968:	462a      	mov	r2, r5
 800996a:	4b0e      	ldr	r3, [pc, #56]	@ (80099a4 <_svfiprintf_r+0x1f0>)
 800996c:	a904      	add	r1, sp, #16
 800996e:	4638      	mov	r0, r7
 8009970:	f3af 8000 	nop.w
 8009974:	1c42      	adds	r2, r0, #1
 8009976:	4606      	mov	r6, r0
 8009978:	d1d6      	bne.n	8009928 <_svfiprintf_r+0x174>
 800997a:	89ab      	ldrh	r3, [r5, #12]
 800997c:	065b      	lsls	r3, r3, #25
 800997e:	f53f af2d 	bmi.w	80097dc <_svfiprintf_r+0x28>
 8009982:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009984:	e72c      	b.n	80097e0 <_svfiprintf_r+0x2c>
 8009986:	ab03      	add	r3, sp, #12
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	462a      	mov	r2, r5
 800998c:	4b05      	ldr	r3, [pc, #20]	@ (80099a4 <_svfiprintf_r+0x1f0>)
 800998e:	a904      	add	r1, sp, #16
 8009990:	4638      	mov	r0, r7
 8009992:	f000 f879 	bl	8009a88 <_printf_i>
 8009996:	e7ed      	b.n	8009974 <_svfiprintf_r+0x1c0>
 8009998:	08009f98 	.word	0x08009f98
 800999c:	08009fa2 	.word	0x08009fa2
 80099a0:	00000000 	.word	0x00000000
 80099a4:	080096fd 	.word	0x080096fd
 80099a8:	08009f9e 	.word	0x08009f9e

080099ac <_printf_common>:
 80099ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099b0:	4616      	mov	r6, r2
 80099b2:	4698      	mov	r8, r3
 80099b4:	688a      	ldr	r2, [r1, #8]
 80099b6:	690b      	ldr	r3, [r1, #16]
 80099b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80099bc:	4293      	cmp	r3, r2
 80099be:	bfb8      	it	lt
 80099c0:	4613      	movlt	r3, r2
 80099c2:	6033      	str	r3, [r6, #0]
 80099c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80099c8:	4607      	mov	r7, r0
 80099ca:	460c      	mov	r4, r1
 80099cc:	b10a      	cbz	r2, 80099d2 <_printf_common+0x26>
 80099ce:	3301      	adds	r3, #1
 80099d0:	6033      	str	r3, [r6, #0]
 80099d2:	6823      	ldr	r3, [r4, #0]
 80099d4:	0699      	lsls	r1, r3, #26
 80099d6:	bf42      	ittt	mi
 80099d8:	6833      	ldrmi	r3, [r6, #0]
 80099da:	3302      	addmi	r3, #2
 80099dc:	6033      	strmi	r3, [r6, #0]
 80099de:	6825      	ldr	r5, [r4, #0]
 80099e0:	f015 0506 	ands.w	r5, r5, #6
 80099e4:	d106      	bne.n	80099f4 <_printf_common+0x48>
 80099e6:	f104 0a19 	add.w	sl, r4, #25
 80099ea:	68e3      	ldr	r3, [r4, #12]
 80099ec:	6832      	ldr	r2, [r6, #0]
 80099ee:	1a9b      	subs	r3, r3, r2
 80099f0:	42ab      	cmp	r3, r5
 80099f2:	dc26      	bgt.n	8009a42 <_printf_common+0x96>
 80099f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80099f8:	6822      	ldr	r2, [r4, #0]
 80099fa:	3b00      	subs	r3, #0
 80099fc:	bf18      	it	ne
 80099fe:	2301      	movne	r3, #1
 8009a00:	0692      	lsls	r2, r2, #26
 8009a02:	d42b      	bmi.n	8009a5c <_printf_common+0xb0>
 8009a04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009a08:	4641      	mov	r1, r8
 8009a0a:	4638      	mov	r0, r7
 8009a0c:	47c8      	blx	r9
 8009a0e:	3001      	adds	r0, #1
 8009a10:	d01e      	beq.n	8009a50 <_printf_common+0xa4>
 8009a12:	6823      	ldr	r3, [r4, #0]
 8009a14:	6922      	ldr	r2, [r4, #16]
 8009a16:	f003 0306 	and.w	r3, r3, #6
 8009a1a:	2b04      	cmp	r3, #4
 8009a1c:	bf02      	ittt	eq
 8009a1e:	68e5      	ldreq	r5, [r4, #12]
 8009a20:	6833      	ldreq	r3, [r6, #0]
 8009a22:	1aed      	subeq	r5, r5, r3
 8009a24:	68a3      	ldr	r3, [r4, #8]
 8009a26:	bf0c      	ite	eq
 8009a28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009a2c:	2500      	movne	r5, #0
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	bfc4      	itt	gt
 8009a32:	1a9b      	subgt	r3, r3, r2
 8009a34:	18ed      	addgt	r5, r5, r3
 8009a36:	2600      	movs	r6, #0
 8009a38:	341a      	adds	r4, #26
 8009a3a:	42b5      	cmp	r5, r6
 8009a3c:	d11a      	bne.n	8009a74 <_printf_common+0xc8>
 8009a3e:	2000      	movs	r0, #0
 8009a40:	e008      	b.n	8009a54 <_printf_common+0xa8>
 8009a42:	2301      	movs	r3, #1
 8009a44:	4652      	mov	r2, sl
 8009a46:	4641      	mov	r1, r8
 8009a48:	4638      	mov	r0, r7
 8009a4a:	47c8      	blx	r9
 8009a4c:	3001      	adds	r0, #1
 8009a4e:	d103      	bne.n	8009a58 <_printf_common+0xac>
 8009a50:	f04f 30ff 	mov.w	r0, #4294967295
 8009a54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a58:	3501      	adds	r5, #1
 8009a5a:	e7c6      	b.n	80099ea <_printf_common+0x3e>
 8009a5c:	18e1      	adds	r1, r4, r3
 8009a5e:	1c5a      	adds	r2, r3, #1
 8009a60:	2030      	movs	r0, #48	@ 0x30
 8009a62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009a66:	4422      	add	r2, r4
 8009a68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009a6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009a70:	3302      	adds	r3, #2
 8009a72:	e7c7      	b.n	8009a04 <_printf_common+0x58>
 8009a74:	2301      	movs	r3, #1
 8009a76:	4622      	mov	r2, r4
 8009a78:	4641      	mov	r1, r8
 8009a7a:	4638      	mov	r0, r7
 8009a7c:	47c8      	blx	r9
 8009a7e:	3001      	adds	r0, #1
 8009a80:	d0e6      	beq.n	8009a50 <_printf_common+0xa4>
 8009a82:	3601      	adds	r6, #1
 8009a84:	e7d9      	b.n	8009a3a <_printf_common+0x8e>
	...

08009a88 <_printf_i>:
 8009a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009a8c:	7e0f      	ldrb	r7, [r1, #24]
 8009a8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009a90:	2f78      	cmp	r7, #120	@ 0x78
 8009a92:	4691      	mov	r9, r2
 8009a94:	4680      	mov	r8, r0
 8009a96:	460c      	mov	r4, r1
 8009a98:	469a      	mov	sl, r3
 8009a9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009a9e:	d807      	bhi.n	8009ab0 <_printf_i+0x28>
 8009aa0:	2f62      	cmp	r7, #98	@ 0x62
 8009aa2:	d80a      	bhi.n	8009aba <_printf_i+0x32>
 8009aa4:	2f00      	cmp	r7, #0
 8009aa6:	f000 80d1 	beq.w	8009c4c <_printf_i+0x1c4>
 8009aaa:	2f58      	cmp	r7, #88	@ 0x58
 8009aac:	f000 80b8 	beq.w	8009c20 <_printf_i+0x198>
 8009ab0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009ab4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009ab8:	e03a      	b.n	8009b30 <_printf_i+0xa8>
 8009aba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009abe:	2b15      	cmp	r3, #21
 8009ac0:	d8f6      	bhi.n	8009ab0 <_printf_i+0x28>
 8009ac2:	a101      	add	r1, pc, #4	@ (adr r1, 8009ac8 <_printf_i+0x40>)
 8009ac4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ac8:	08009b21 	.word	0x08009b21
 8009acc:	08009b35 	.word	0x08009b35
 8009ad0:	08009ab1 	.word	0x08009ab1
 8009ad4:	08009ab1 	.word	0x08009ab1
 8009ad8:	08009ab1 	.word	0x08009ab1
 8009adc:	08009ab1 	.word	0x08009ab1
 8009ae0:	08009b35 	.word	0x08009b35
 8009ae4:	08009ab1 	.word	0x08009ab1
 8009ae8:	08009ab1 	.word	0x08009ab1
 8009aec:	08009ab1 	.word	0x08009ab1
 8009af0:	08009ab1 	.word	0x08009ab1
 8009af4:	08009c33 	.word	0x08009c33
 8009af8:	08009b5f 	.word	0x08009b5f
 8009afc:	08009bed 	.word	0x08009bed
 8009b00:	08009ab1 	.word	0x08009ab1
 8009b04:	08009ab1 	.word	0x08009ab1
 8009b08:	08009c55 	.word	0x08009c55
 8009b0c:	08009ab1 	.word	0x08009ab1
 8009b10:	08009b5f 	.word	0x08009b5f
 8009b14:	08009ab1 	.word	0x08009ab1
 8009b18:	08009ab1 	.word	0x08009ab1
 8009b1c:	08009bf5 	.word	0x08009bf5
 8009b20:	6833      	ldr	r3, [r6, #0]
 8009b22:	1d1a      	adds	r2, r3, #4
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	6032      	str	r2, [r6, #0]
 8009b28:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009b2c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009b30:	2301      	movs	r3, #1
 8009b32:	e09c      	b.n	8009c6e <_printf_i+0x1e6>
 8009b34:	6833      	ldr	r3, [r6, #0]
 8009b36:	6820      	ldr	r0, [r4, #0]
 8009b38:	1d19      	adds	r1, r3, #4
 8009b3a:	6031      	str	r1, [r6, #0]
 8009b3c:	0606      	lsls	r6, r0, #24
 8009b3e:	d501      	bpl.n	8009b44 <_printf_i+0xbc>
 8009b40:	681d      	ldr	r5, [r3, #0]
 8009b42:	e003      	b.n	8009b4c <_printf_i+0xc4>
 8009b44:	0645      	lsls	r5, r0, #25
 8009b46:	d5fb      	bpl.n	8009b40 <_printf_i+0xb8>
 8009b48:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009b4c:	2d00      	cmp	r5, #0
 8009b4e:	da03      	bge.n	8009b58 <_printf_i+0xd0>
 8009b50:	232d      	movs	r3, #45	@ 0x2d
 8009b52:	426d      	negs	r5, r5
 8009b54:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b58:	4858      	ldr	r0, [pc, #352]	@ (8009cbc <_printf_i+0x234>)
 8009b5a:	230a      	movs	r3, #10
 8009b5c:	e011      	b.n	8009b82 <_printf_i+0xfa>
 8009b5e:	6821      	ldr	r1, [r4, #0]
 8009b60:	6833      	ldr	r3, [r6, #0]
 8009b62:	0608      	lsls	r0, r1, #24
 8009b64:	f853 5b04 	ldr.w	r5, [r3], #4
 8009b68:	d402      	bmi.n	8009b70 <_printf_i+0xe8>
 8009b6a:	0649      	lsls	r1, r1, #25
 8009b6c:	bf48      	it	mi
 8009b6e:	b2ad      	uxthmi	r5, r5
 8009b70:	2f6f      	cmp	r7, #111	@ 0x6f
 8009b72:	4852      	ldr	r0, [pc, #328]	@ (8009cbc <_printf_i+0x234>)
 8009b74:	6033      	str	r3, [r6, #0]
 8009b76:	bf14      	ite	ne
 8009b78:	230a      	movne	r3, #10
 8009b7a:	2308      	moveq	r3, #8
 8009b7c:	2100      	movs	r1, #0
 8009b7e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8009b82:	6866      	ldr	r6, [r4, #4]
 8009b84:	60a6      	str	r6, [r4, #8]
 8009b86:	2e00      	cmp	r6, #0
 8009b88:	db05      	blt.n	8009b96 <_printf_i+0x10e>
 8009b8a:	6821      	ldr	r1, [r4, #0]
 8009b8c:	432e      	orrs	r6, r5
 8009b8e:	f021 0104 	bic.w	r1, r1, #4
 8009b92:	6021      	str	r1, [r4, #0]
 8009b94:	d04b      	beq.n	8009c2e <_printf_i+0x1a6>
 8009b96:	4616      	mov	r6, r2
 8009b98:	fbb5 f1f3 	udiv	r1, r5, r3
 8009b9c:	fb03 5711 	mls	r7, r3, r1, r5
 8009ba0:	5dc7      	ldrb	r7, [r0, r7]
 8009ba2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8009ba6:	462f      	mov	r7, r5
 8009ba8:	42bb      	cmp	r3, r7
 8009baa:	460d      	mov	r5, r1
 8009bac:	d9f4      	bls.n	8009b98 <_printf_i+0x110>
 8009bae:	2b08      	cmp	r3, #8
 8009bb0:	d10b      	bne.n	8009bca <_printf_i+0x142>
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	07df      	lsls	r7, r3, #31
 8009bb6:	d508      	bpl.n	8009bca <_printf_i+0x142>
 8009bb8:	6923      	ldr	r3, [r4, #16]
 8009bba:	6861      	ldr	r1, [r4, #4]
 8009bbc:	4299      	cmp	r1, r3
 8009bbe:	bfde      	ittt	le
 8009bc0:	2330      	movle	r3, #48	@ 0x30
 8009bc2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8009bc6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8009bca:	1b92      	subs	r2, r2, r6
 8009bcc:	6122      	str	r2, [r4, #16]
 8009bce:	f8cd a000 	str.w	sl, [sp]
 8009bd2:	464b      	mov	r3, r9
 8009bd4:	aa03      	add	r2, sp, #12
 8009bd6:	4621      	mov	r1, r4
 8009bd8:	4640      	mov	r0, r8
 8009bda:	f7ff fee7 	bl	80099ac <_printf_common>
 8009bde:	3001      	adds	r0, #1
 8009be0:	d14a      	bne.n	8009c78 <_printf_i+0x1f0>
 8009be2:	f04f 30ff 	mov.w	r0, #4294967295
 8009be6:	b004      	add	sp, #16
 8009be8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bec:	6823      	ldr	r3, [r4, #0]
 8009bee:	f043 0320 	orr.w	r3, r3, #32
 8009bf2:	6023      	str	r3, [r4, #0]
 8009bf4:	4832      	ldr	r0, [pc, #200]	@ (8009cc0 <_printf_i+0x238>)
 8009bf6:	2778      	movs	r7, #120	@ 0x78
 8009bf8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009bfc:	6823      	ldr	r3, [r4, #0]
 8009bfe:	6831      	ldr	r1, [r6, #0]
 8009c00:	061f      	lsls	r7, r3, #24
 8009c02:	f851 5b04 	ldr.w	r5, [r1], #4
 8009c06:	d402      	bmi.n	8009c0e <_printf_i+0x186>
 8009c08:	065f      	lsls	r7, r3, #25
 8009c0a:	bf48      	it	mi
 8009c0c:	b2ad      	uxthmi	r5, r5
 8009c0e:	6031      	str	r1, [r6, #0]
 8009c10:	07d9      	lsls	r1, r3, #31
 8009c12:	bf44      	itt	mi
 8009c14:	f043 0320 	orrmi.w	r3, r3, #32
 8009c18:	6023      	strmi	r3, [r4, #0]
 8009c1a:	b11d      	cbz	r5, 8009c24 <_printf_i+0x19c>
 8009c1c:	2310      	movs	r3, #16
 8009c1e:	e7ad      	b.n	8009b7c <_printf_i+0xf4>
 8009c20:	4826      	ldr	r0, [pc, #152]	@ (8009cbc <_printf_i+0x234>)
 8009c22:	e7e9      	b.n	8009bf8 <_printf_i+0x170>
 8009c24:	6823      	ldr	r3, [r4, #0]
 8009c26:	f023 0320 	bic.w	r3, r3, #32
 8009c2a:	6023      	str	r3, [r4, #0]
 8009c2c:	e7f6      	b.n	8009c1c <_printf_i+0x194>
 8009c2e:	4616      	mov	r6, r2
 8009c30:	e7bd      	b.n	8009bae <_printf_i+0x126>
 8009c32:	6833      	ldr	r3, [r6, #0]
 8009c34:	6825      	ldr	r5, [r4, #0]
 8009c36:	6961      	ldr	r1, [r4, #20]
 8009c38:	1d18      	adds	r0, r3, #4
 8009c3a:	6030      	str	r0, [r6, #0]
 8009c3c:	062e      	lsls	r6, r5, #24
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	d501      	bpl.n	8009c46 <_printf_i+0x1be>
 8009c42:	6019      	str	r1, [r3, #0]
 8009c44:	e002      	b.n	8009c4c <_printf_i+0x1c4>
 8009c46:	0668      	lsls	r0, r5, #25
 8009c48:	d5fb      	bpl.n	8009c42 <_printf_i+0x1ba>
 8009c4a:	8019      	strh	r1, [r3, #0]
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	6123      	str	r3, [r4, #16]
 8009c50:	4616      	mov	r6, r2
 8009c52:	e7bc      	b.n	8009bce <_printf_i+0x146>
 8009c54:	6833      	ldr	r3, [r6, #0]
 8009c56:	1d1a      	adds	r2, r3, #4
 8009c58:	6032      	str	r2, [r6, #0]
 8009c5a:	681e      	ldr	r6, [r3, #0]
 8009c5c:	6862      	ldr	r2, [r4, #4]
 8009c5e:	2100      	movs	r1, #0
 8009c60:	4630      	mov	r0, r6
 8009c62:	f7f6 fad5 	bl	8000210 <memchr>
 8009c66:	b108      	cbz	r0, 8009c6c <_printf_i+0x1e4>
 8009c68:	1b80      	subs	r0, r0, r6
 8009c6a:	6060      	str	r0, [r4, #4]
 8009c6c:	6863      	ldr	r3, [r4, #4]
 8009c6e:	6123      	str	r3, [r4, #16]
 8009c70:	2300      	movs	r3, #0
 8009c72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009c76:	e7aa      	b.n	8009bce <_printf_i+0x146>
 8009c78:	6923      	ldr	r3, [r4, #16]
 8009c7a:	4632      	mov	r2, r6
 8009c7c:	4649      	mov	r1, r9
 8009c7e:	4640      	mov	r0, r8
 8009c80:	47d0      	blx	sl
 8009c82:	3001      	adds	r0, #1
 8009c84:	d0ad      	beq.n	8009be2 <_printf_i+0x15a>
 8009c86:	6823      	ldr	r3, [r4, #0]
 8009c88:	079b      	lsls	r3, r3, #30
 8009c8a:	d413      	bmi.n	8009cb4 <_printf_i+0x22c>
 8009c8c:	68e0      	ldr	r0, [r4, #12]
 8009c8e:	9b03      	ldr	r3, [sp, #12]
 8009c90:	4298      	cmp	r0, r3
 8009c92:	bfb8      	it	lt
 8009c94:	4618      	movlt	r0, r3
 8009c96:	e7a6      	b.n	8009be6 <_printf_i+0x15e>
 8009c98:	2301      	movs	r3, #1
 8009c9a:	4632      	mov	r2, r6
 8009c9c:	4649      	mov	r1, r9
 8009c9e:	4640      	mov	r0, r8
 8009ca0:	47d0      	blx	sl
 8009ca2:	3001      	adds	r0, #1
 8009ca4:	d09d      	beq.n	8009be2 <_printf_i+0x15a>
 8009ca6:	3501      	adds	r5, #1
 8009ca8:	68e3      	ldr	r3, [r4, #12]
 8009caa:	9903      	ldr	r1, [sp, #12]
 8009cac:	1a5b      	subs	r3, r3, r1
 8009cae:	42ab      	cmp	r3, r5
 8009cb0:	dcf2      	bgt.n	8009c98 <_printf_i+0x210>
 8009cb2:	e7eb      	b.n	8009c8c <_printf_i+0x204>
 8009cb4:	2500      	movs	r5, #0
 8009cb6:	f104 0619 	add.w	r6, r4, #25
 8009cba:	e7f5      	b.n	8009ca8 <_printf_i+0x220>
 8009cbc:	08009fa9 	.word	0x08009fa9
 8009cc0:	08009fba 	.word	0x08009fba

08009cc4 <memmove>:
 8009cc4:	4288      	cmp	r0, r1
 8009cc6:	b510      	push	{r4, lr}
 8009cc8:	eb01 0402 	add.w	r4, r1, r2
 8009ccc:	d902      	bls.n	8009cd4 <memmove+0x10>
 8009cce:	4284      	cmp	r4, r0
 8009cd0:	4623      	mov	r3, r4
 8009cd2:	d807      	bhi.n	8009ce4 <memmove+0x20>
 8009cd4:	1e43      	subs	r3, r0, #1
 8009cd6:	42a1      	cmp	r1, r4
 8009cd8:	d008      	beq.n	8009cec <memmove+0x28>
 8009cda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009cde:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ce2:	e7f8      	b.n	8009cd6 <memmove+0x12>
 8009ce4:	4402      	add	r2, r0
 8009ce6:	4601      	mov	r1, r0
 8009ce8:	428a      	cmp	r2, r1
 8009cea:	d100      	bne.n	8009cee <memmove+0x2a>
 8009cec:	bd10      	pop	{r4, pc}
 8009cee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009cf2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009cf6:	e7f7      	b.n	8009ce8 <memmove+0x24>

08009cf8 <_sbrk_r>:
 8009cf8:	b538      	push	{r3, r4, r5, lr}
 8009cfa:	4d06      	ldr	r5, [pc, #24]	@ (8009d14 <_sbrk_r+0x1c>)
 8009cfc:	2300      	movs	r3, #0
 8009cfe:	4604      	mov	r4, r0
 8009d00:	4608      	mov	r0, r1
 8009d02:	602b      	str	r3, [r5, #0]
 8009d04:	f7f8 fb34 	bl	8002370 <_sbrk>
 8009d08:	1c43      	adds	r3, r0, #1
 8009d0a:	d102      	bne.n	8009d12 <_sbrk_r+0x1a>
 8009d0c:	682b      	ldr	r3, [r5, #0]
 8009d0e:	b103      	cbz	r3, 8009d12 <_sbrk_r+0x1a>
 8009d10:	6023      	str	r3, [r4, #0]
 8009d12:	bd38      	pop	{r3, r4, r5, pc}
 8009d14:	20001448 	.word	0x20001448

08009d18 <_realloc_r>:
 8009d18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009d1c:	4607      	mov	r7, r0
 8009d1e:	4614      	mov	r4, r2
 8009d20:	460d      	mov	r5, r1
 8009d22:	b921      	cbnz	r1, 8009d2e <_realloc_r+0x16>
 8009d24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d28:	4611      	mov	r1, r2
 8009d2a:	f7ff bc5b 	b.w	80095e4 <_malloc_r>
 8009d2e:	b92a      	cbnz	r2, 8009d3c <_realloc_r+0x24>
 8009d30:	f7ff fbec 	bl	800950c <_free_r>
 8009d34:	4625      	mov	r5, r4
 8009d36:	4628      	mov	r0, r5
 8009d38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d3c:	f000 f81a 	bl	8009d74 <_malloc_usable_size_r>
 8009d40:	4284      	cmp	r4, r0
 8009d42:	4606      	mov	r6, r0
 8009d44:	d802      	bhi.n	8009d4c <_realloc_r+0x34>
 8009d46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009d4a:	d8f4      	bhi.n	8009d36 <_realloc_r+0x1e>
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	4638      	mov	r0, r7
 8009d50:	f7ff fc48 	bl	80095e4 <_malloc_r>
 8009d54:	4680      	mov	r8, r0
 8009d56:	b908      	cbnz	r0, 8009d5c <_realloc_r+0x44>
 8009d58:	4645      	mov	r5, r8
 8009d5a:	e7ec      	b.n	8009d36 <_realloc_r+0x1e>
 8009d5c:	42b4      	cmp	r4, r6
 8009d5e:	4622      	mov	r2, r4
 8009d60:	4629      	mov	r1, r5
 8009d62:	bf28      	it	cs
 8009d64:	4632      	movcs	r2, r6
 8009d66:	f7ff fbc3 	bl	80094f0 <memcpy>
 8009d6a:	4629      	mov	r1, r5
 8009d6c:	4638      	mov	r0, r7
 8009d6e:	f7ff fbcd 	bl	800950c <_free_r>
 8009d72:	e7f1      	b.n	8009d58 <_realloc_r+0x40>

08009d74 <_malloc_usable_size_r>:
 8009d74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009d78:	1f18      	subs	r0, r3, #4
 8009d7a:	2b00      	cmp	r3, #0
 8009d7c:	bfbc      	itt	lt
 8009d7e:	580b      	ldrlt	r3, [r1, r0]
 8009d80:	18c0      	addlt	r0, r0, r3
 8009d82:	4770      	bx	lr

08009d84 <_init>:
 8009d84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d86:	bf00      	nop
 8009d88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d8a:	bc08      	pop	{r3}
 8009d8c:	469e      	mov	lr, r3
 8009d8e:	4770      	bx	lr

08009d90 <_fini>:
 8009d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d92:	bf00      	nop
 8009d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d96:	bc08      	pop	{r3}
 8009d98:	469e      	mov	lr, r3
 8009d9a:	4770      	bx	lr
