{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 23:42:14 2013 " "Info: Processing started: Mon Nov 18 23:42:14 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BCDto7_seg -c BCDto7_seg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BCDto7_seg -c BCDto7_seg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "d y0 11.189 ns Longest " "Info: Longest tpd from source pin \"d\" to destination pin \"y0\" is 11.189 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.853 ns) 0.853 ns d 1 PIN PIN_Y7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = PIN_Y7; Fanout = 7; PIN Node = 'd'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { d } "NODE_NAME" } } { "BCDto7_seg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/BCDto7seg/BCDto7_seg.bdf" { { 56 -16 152 72 "d" "" } { -56 336 368 -40 "d" "" } { 72 344 368 88 "d" "" } { 152 248 280 168 "d" "" } { -48 832 880 -32 "d" "" } { 168 848 880 184 "d" "" } { 376 304 344 392 "d" "" } { 256 864 904 272 "d" "" } { 320 864 904 336 "d" "" } { 536 720 768 552 "d" "" } { 720 152 184 736 "d" "" } { 896 144 184 912 "d" "" } { 1112 32 64 1128 "d" "" } { 824 736 768 840 "d" "" } { 976 728 768 992 "d" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.574 ns) + CELL(0.521 ns) 6.948 ns inst4~70 2 COMB LCCOMB_X1_Y3_N16 1 " "Info: 2: + IC(5.574 ns) + CELL(0.521 ns) = 6.948 ns; Loc. = LCCOMB_X1_Y3_N16; Fanout = 1; COMB Node = 'inst4~70'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.095 ns" { d inst4~70 } "NODE_NAME" } } { "BCDto7_seg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/BCDto7seg/BCDto7_seg.bdf" { { -32 528 592 48 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.265 ns) + CELL(2.976 ns) 11.189 ns y0 3 PIN PIN_U8 0 " "Info: 3: + IC(1.265 ns) + CELL(2.976 ns) = 11.189 ns; Loc. = PIN_U8; Fanout = 0; PIN Node = 'y0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.241 ns" { inst4~70 y0 } "NODE_NAME" } } { "BCDto7_seg.bdf" "" { Schematic "C:/altera/81/quartus/Aleksandar Ilijev 14316/Lab3/BCDto7seg/BCDto7_seg.bdf" { { 0 592 768 16 "y0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.350 ns ( 38.88 % ) " "Info: Total cell delay = 4.350 ns ( 38.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.839 ns ( 61.12 % ) " "Info: Total interconnect delay = 6.839 ns ( 61.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.189 ns" { d inst4~70 y0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.189 ns" { d {} d~combout {} inst4~70 {} y0 {} } { 0.000ns 0.000ns 5.574ns 1.265ns } { 0.000ns 0.853ns 0.521ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "162 " "Info: Peak virtual memory: 162 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 23:42:15 2013 " "Info: Processing ended: Mon Nov 18 23:42:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
