set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_TOOL_NAME "QsysPrimePro"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_TOOL_VERSION "18.1"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_TOOL_ENV "QsysPrimePro"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_TOOL_VENDOR_NAME "Altera Corporation"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_TOP_LEVEL_COMPONENT_NAME "loop_pipeline_internal"
set_global_assignment -library "loop_pipeline" -name SOPCINFO_FILE [file join $::quartus(qip_path) "loop_pipeline.sopcinfo"]
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name SLD_INFO "QSYS_NAME loop_pipeline HAS_SOPCINFO 1 GENERATION_ID 0"
set_global_assignment -library "loop_pipeline" -name MISC_FILE [file join $::quartus(qip_path) "loop_pipeline.cmp"]
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_TARGETED_DEVICE_FAMILY "Arria 10"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_GENERATED_DEVICE_FAMILY "{Arria 10}"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_QSYS_MODE "STANDALONE"
set_global_assignment -name SYNTHESIS_ONLY_QIP ON
set_global_assignment -library "loop_pipeline" -name MISC_FILE [file join $::quartus(qip_path) "../loop_pipeline.ip"]

set_global_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name IP_COMPONENT_NAME "bG9vcF9waXBlbGluZV9pbnRlcm5hbA=="
set_global_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name IP_COMPONENT_DISPLAY_NAME "bG9vcF9waXBlbGluZV9pbnRlcm5hbA=="
set_global_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name IP_COMPONENT_REPORT_HIERARCHY "Off"
set_global_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name IP_COMPONENT_INTERNAL "On"
set_global_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name IP_COMPONENT_GROUP "SExT"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_NAME "bG9vcF9waXBlbGluZQ=="
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_DISPLAY_NAME "c3lzdGVt"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_REPORT_HIERARCHY "On"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_INTERNAL "Off"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_AUTHOR "QWx0ZXJhIENvcnBvcmF0aW9u"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_VERSION "MS4w"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19HRU5FUkFUSU9OX0lE::MA==::QXV0byBHRU5FUkFUSU9OX0lE"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfRkFNSUxZ::QXJyaWEgMTA=::QXV0byBERVZJQ0VfRkFNSUxZ"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0U=::MTBBWDExNVUxRjQ1STFTRw==::QXV0byBERVZJQ0U="
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19ERVZJQ0VfU1BFRURHUkFERQ==::MQ==::QXV0byBERVZJQ0VfU1BFRURHUkFERQ=="
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19SQVRF::LTE=::QXV0byBDTE9DS19SQVRF"
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19DTE9DS19ET01BSU4=::LTE=::QXV0byBDTE9DS19ET01BSU4="
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19DTE9DS19SRVNFVF9ET01BSU4=::LTE=::QXV0byBSRVNFVF9ET01BSU4="
set_global_assignment -entity "loop_pipeline" -library "loop_pipeline" -name IP_COMPONENT_PARAMETER "QVVUT19BVk1NXzBfUldfQUREUkVTU19XSURUSA==::LTE=::QXV0byBBRERSRVNTX1dJRFRI"

set_instance_assignment -entity "loop_pipeline_internal" -library "loop_pipeline_internal_10" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*

set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/dspba_library_ver.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_data_fifo.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_fifo.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_altera_syncram_wrapped.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_scfifo_wrapped.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ecc_decoder.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ecc_encoder.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ecc.svh"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ll_fifo.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ll_ram_fifo.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_valid_fifo_counter.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_dspba_valid_fifo_counter.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_staging_reg.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/hld_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_mid_speed_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_latency_one_ram_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_latency_zero_ram_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/hld_fifo_zero_width.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_high_speed_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_low_latency_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_zero_latency_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_fanout_pipeline.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_std_synchronizer_nocut.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_tessellated_incr_decr_threshold.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_tessellated_incr_lookahead.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_reset_handler.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_lfsr.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_pop.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_push.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_token_fifo_counter.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_pipeline.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_dspba_buffer.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_enable_sink.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/st_top.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ffwdsrc.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_top.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_permute_address.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_pipelined.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_enabled.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_basic_coalescer.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_simple.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_streaming.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_burst_master.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_bursting_load_stores.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_non_aligned_write.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_read_cache.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_atomic.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_prefetch_block.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_wide_wrapper.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_streaming_prefetch.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_aligned_burst_coalesced_lsu.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_toggle_detect.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_debug_mem.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_burst_coalesced_pipelined_write.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/lsu_burst_coalesced_pipelined_read.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_fifo_stall_valid_lookahead.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_full_detector.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_tessellated_incr_decr_decr.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_loop_limiter.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_reset_wire.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_function_wrapper.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_function.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B0_runOnce.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B0_runOnce_stall_region.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_token_i1_wt_limpop_1.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_token_i1_wt_limpop_0_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_token_i1_wt_limpush_4.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_token_i1_wt_limpush_3_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B0_runOnce_merge_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B0_runOnce_branch.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B0_runOnce_merge.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B1_start.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B1_start_stall_region.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i24_A000Zssa_replace_phi30_26.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_20_loop_pipeline160.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_21_loop_pipeline163.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_22_loop_pipeline166.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_23_loop_pipeline169.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_24_loop_pipeline172.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_25_loop_pipeline175.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_26_loop_pipeline178.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_27_loop_pipeline181.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_28_loop_pipeline184.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_29_loop_pipeline187.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_30_loop_pipeline190.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_31_loop_pipeline193.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_32_loop_pipeline196.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_33_loop_pipeline199.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_34_loop_pipeline202.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_35_loop_pipeline205.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_36_loop_pipeline208.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_37_loop_pipeline211.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_38_loop_pipeline214.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_39_loop_pipeline217.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Zed_3_loop_pipeline77.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Zed_2_loop_pipeline34.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipelined_i5_p1024i5_pre1_80.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_pre1_0.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z5_p1024i5_pre2552_83.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_pre2552_1.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z5_p1024i5_pre2563_86.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_pre2563_2.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z5_p1024i5_pre2574_89.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_pre2574_3.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_10_loop_pipeline110.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_10_loop_pipeline10.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_11_loop_pipeline113.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_11_loop_pipeline11.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_12_loop_pipeline116.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_12_loop_pipeline12.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_13_loop_pipeline119.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_13_loop_pipeline13.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_14_loop_pipeline122.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_14_loop_pipeline14.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_15_loop_pipeline125.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_15_loop_pipeline15.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_16_loop_pipeline128.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_16_loop_pipeline16.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_17_loop_pipeline131.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_17_loop_pipeline17.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_18_loop_pipeline134.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_18_loop_pipeline18.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Z_19_loop_pipeline137.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_19_loop_pipeline19.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Zed_4_loop_pipeline92.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_4_loop_pipeline4.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Zed_5_loop_pipeline95.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_5_loop_pipeline5.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Zed_6_loop_pipeline98.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_6_loop_pipeline6.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Zd_7_loop_pipeline101.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_7_loop_pipeline7.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Zd_8_loop_pipeline104.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_8_loop_pipeline8.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_load_local_pipA000Zd_9_loop_pipeline107.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_readdata_reg_unnamed_9_loop_pipeline9.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_throttle_i1_throttle_pop_23.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_throttle_i1_throttle_pop_22_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_iord_bl_do_unnamed_1_loop_pipeline29.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_sfc_s_c0_in_wt_entry_s_c0_enter1_loop_pipeline7.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_sfc_exit_s_c0_A000Zexit_loop_pipeline19.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_sfc_logic_s_c0_in_wt_entA000Znter1_loop_pipeline8.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pipeline_keep_going31_12.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i1_notexitcond32_15.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B1_start_merge_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B1_start_branch.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B1_start_merge.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B2.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B2_stall_region.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_sfc_s_c0_in_for_cond1_prA000Z342_loop_pipeline220.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_sfc_exit_s_c0_A000Zt38_loop_pipeline391.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_sfc_exit_s_c0_A000Zine390_full_detector.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_sfc_exit_s_c0_A000Zipeline409_data_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_sfc_logic_s_c0_in_for_coA000Z342_loop_pipeline221.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i23_263.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1013_293.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1114_296.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1215_299.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_124_266.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1316_302.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1417_305.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1518_308.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1619_311.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1720_314.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1821_317.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_1922_320.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_225_269.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_326_272.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_47_275.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_58_278.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_69_281.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_710_284.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_811_287.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_conv_i1_i_i_912_290.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_A000Z_t6_loop_pipeline245.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i24_A000Z_05_loop_pipeline252.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_40_loop_pipeline383.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_41_loop_pipeline386.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pipeline_keep_going_230.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_i20_pop8_248.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_i24_zz13e3A000Zop7_loop_pipeline255.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_i32_i_029_pop9_259.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_i4_cleanups_pop11_225.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_i4_initerations_pop10_233.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pop_i6_fpgaindvars_iv_pop6_363.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i1_lastiniteration_242.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i1_notexitcond_369.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i20_push8_344.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i24_zz13eA000Zsh7_loop_pipeline356.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i32_i_029_push9_360.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i4_cleanups_push11_376.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i4_initerations_push10_238.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_i6_fpgaindvars_iv_push6_380.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B2_merge_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B2_branch.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B2_merge.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B3.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B3_stall_region.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i20_A000Z927_loop_pipeline397.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_dest_i24_A000Zs_pms_vm_pms_d28_394.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_ffwd_source_i2A000Z_44_loop_pipeline407.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_token_i1_throttle_push_404.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_push_token_i1_throttle_push_403_reg.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_iowr_bl_return_unnamed_43_loop_pipeline402.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B3_branch.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_B3_merge.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pipeline_keep_going31_11_sr.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pipeline_keep_going31_11_valid_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pipeline_keep_going_229_sr.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_i_llvm_fpga_pipeline_keep_going_229_valid_fifo.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_loop_limiter_0.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B2_sr_1.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_bb_B3_sr_0.sv"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_avm_to_ic.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ic_master_endpoint.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_arb_intf.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ic_intf.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ic_slave_endpoint.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ic_slave_rrp.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ic_slave_wrp.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_arb2.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/acl_ic_to_avm.v"]
set_global_assignment -library "loop_pipeline_internal_10" -name SYSTEMVERILOG_FILE [file join $::quartus(qip_path) "loop_pipeline_internal_10/synth/loop_pipeline_internal.v"]
set_global_assignment -library "loop_pipeline" -name VERILOG_FILE [file join $::quartus(qip_path) "synth/loop_pipeline.v"]

