
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.092181                       # Number of seconds simulated
sim_ticks                                 92181200000                       # Number of ticks simulated
final_tick                                92181200000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1029351                       # Simulator instruction rate (inst/s)
host_op_rate                                  1694846                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2127996453                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661148                       # Number of bytes of host memory used
host_seconds                                    43.32                       # Real time elapsed on the host
sim_insts                                    44589711                       # Number of instructions simulated
sim_ops                                      73417858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1034240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1056896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       769152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          769152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            16160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         12018                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              12018                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             245777                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           11219641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              11465418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        245777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           245777                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8343914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8343914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8343914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            245777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          11219641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19809332                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877750                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59916902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        184362400                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44589711                       # Number of instructions committed
system.cpu.committedOps                      73417858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72895934                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72895934                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691607                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63686401                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636615                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694285                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  184362400                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45543769     62.03%     62.27% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.27% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.64% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.64% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.44%     92.08% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.92%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73417858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.056061                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694291                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.591702                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.056061                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53434012                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53434012                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839019                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839019                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5803297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5803297                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26642316                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26642316                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26642316                       # number of overall hits
system.cpu.dcache.overall_hits::total        26642316                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38731                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38731                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13244                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13244                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        51975                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        51975                       # number of overall misses
system.cpu.dcache.overall_misses::total         51975                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4374141000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4374141000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1180946000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1180946000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   5555087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5555087000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   5555087000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5555087000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877750                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694291                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694291                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694291                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694291                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002277                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001947                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001947                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001947                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 112936.433348                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 112936.433348                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89168.378133                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89168.378133                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 106879.980760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106879.980760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 106879.980760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106879.980760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43421                       # number of writebacks
system.cpu.dcache.writebacks::total             43421                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38731                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        13244                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13244                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        51975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51975                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        51975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51975                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4335410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4335410000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1167702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1167702000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   5503112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5503112000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   5503112000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5503112000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002277                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001947                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001947                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001947                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001947                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 111936.433348                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 111936.433348                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 88168.378133                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88168.378133                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 105879.980760                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 105879.980760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 105879.980760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 105879.980760                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44918                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           279.281221                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59916902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          169256.785311                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   279.281221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545471                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.601562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119834158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119834158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59916548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59916548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59916548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59916548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59916548                       # number of overall hits
system.cpu.icache.overall_hits::total        59916548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67254000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67254000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67254000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67254000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67254000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67254000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59916902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59916902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59916902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59916902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59916902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 189983.050847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 189983.050847                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 189983.050847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 189983.050847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 189983.050847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 189983.050847                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           46                       # number of writebacks
system.cpu.icache.writebacks::total                46                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     66900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66900000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     66900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66900000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     66900000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66900000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 188983.050847                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 188983.050847                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 188983.050847                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 188983.050847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 188983.050847                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 188983.050847                       # average overall mshr miss latency
system.cpu.icache.replacements                     46                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.469916                       # Cycle average of tags in use
system.l2.tags.total_refs                       97293                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24185                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.022865                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.415994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         10.975715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2007.078207                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005359                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.980019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986069                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    802529                       # Number of tag accesses
system.l2.tags.data_accesses                   802529                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43421                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43421                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           46                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               46                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data              6545                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 6545                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   258                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21365                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21365                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21623                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21623                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21623                       # number of overall hits
system.l2.overall_hits::total                   21623                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6441                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17366                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23807                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24161                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23807                       # number of overall misses
system.l2.overall_misses::total                 24161                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1076403500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1076403500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66367000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66367000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   4052980500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4052980500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    5129384000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5195751000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66367000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   5129384000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5195751000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43421                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           46                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           46                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data          6545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             6545                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6699                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45784                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45784                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.961487                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.961487                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448375                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.527717                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.527717                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 167117.450706                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 167117.450706                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 187477.401130                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 187477.401130                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 233385.955315                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 233385.955315                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 187477.401130                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 215456.966438                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 215047.017921                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 187477.401130                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 215456.966438                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 215047.017921                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21674                       # number of writebacks
system.l2.writebacks::total                     21674                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6441                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6441                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17366                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17366                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23807                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24161                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23807                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24161                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   1011993500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1011993500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62827000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62827000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   3879320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3879320500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62827000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   4891314000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4954141000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62827000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   4891314000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4954141000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.961487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.961487                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448375                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448375                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.527717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.527717                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 157117.450706                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 157117.450706                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 177477.401130                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 177477.401130                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 223385.955315                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 223385.955315                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 177477.401130                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 205456.966438                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 205047.017921                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 177477.401130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 205456.966438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 205047.017921                       # average overall mshr miss latency
system.l2.replacements                          22137                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  3953.141124                       # Cycle average of tags in use
system.l3.tags.total_refs                       45987                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     22362                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.056480                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      896.322751                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst         25.609100                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3031.209273                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.218829                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.006252                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.740041                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.965122                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4030                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 188454746                       # Number of tag accesses
system.l3.tags.data_accesses                188454746                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21674                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21674                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 40                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    40                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data           7607                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              7607                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                  7647                       # number of demand (read+write) hits
system.l3.demand_hits::total                     7647                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                 7647                       # number of overall hits
system.l3.overall_hits::total                    7647                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6401                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6401                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data         9759                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           10113                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               16160                       # number of demand (read+write) misses
system.l3.demand_misses::total                  16514                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data              16160                       # number of overall misses
system.l3.overall_misses::total                 16514                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    940722500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     940722500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     58933000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data   3608421000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   3667354000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      58933000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data    4549143500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       4608076500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     58933000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data   4549143500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      4608076500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21674                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21674                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6441                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17366                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17720                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23807                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24161                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23807                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24161                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993790                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993790                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.561960                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.570711                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.678792                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.683498                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.678792                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.683498                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 146964.927355                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 146964.927355                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 166477.401130                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 369753.150938                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 362637.595175                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 166477.401130                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 281506.404703                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 279040.601914                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 166477.401130                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 281506.404703                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 279040.601914                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                12018                       # number of writebacks
system.l3.writebacks::total                     12018                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           17                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            17                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6401                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6401                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data         9759                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        10113                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          16160                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             16514                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         16160                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            16514                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    876712500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    876712500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     55393000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data   3510831000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   3566224000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     55393000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data   4387543500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   4442936500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     55393000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data   4387543500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   4442936500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993790                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993790                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.561960                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.570711                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.678792                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.683498                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.678792                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.683498                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 136964.927355                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 136964.927355                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 156477.401130                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 359753.150938                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 352637.595175                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 156477.401130                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 271506.404703                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 269040.601914                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 156477.401130                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 271506.404703                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 269040.601914                       # average overall mshr miss latency
system.l3.replacements                          18266                       # number of replacements
system.membus.snoop_filter.tot_requests         30275                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13761                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        12018                       # Transaction distribution
system.membus.trans_dist::CleanEvict              118                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6401                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6401                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10113                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        45164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        45164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  45164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1826048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1826048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1826048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16514                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   16514    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               16514                       # Request fanout histogram
system.membus.reqLayer2.occupancy            78351500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           82574500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        97293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        51509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            805                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          805                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           46                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            6545                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           6545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6699                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38731                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       148868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                149622                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5686464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5712064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           28284                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1387136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            80613                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009986                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.099430                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  79808     99.00%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    805      1.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              80613                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           92113500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          71417500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46004                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21843                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           6147                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         6147                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  92181200000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17720                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        33692                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            6417                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6441                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17720                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70165                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2933440                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           18266                       # Total snoops (count)
system.tol3bus.snoopTraffic                    769152                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            42427                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.144884                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.351988                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  36280     85.51%     85.51% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   6147     14.49%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              42427                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44676000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36241500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
