$date
	Mon Oct  9 02:31:56 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sipo_tb $end
$var wire 10 ! parallel_out [9:0] $end
$var reg 1 " clk $end
$var reg 1 # serial_in $end
$scope module sipo_instcd $end
$var wire 1 " clk $end
$var wire 10 $ parallel_out [9:0] $end
$var wire 1 # serial_in $end
$var reg 10 % tmp [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
0#
0"
bx !
$end
#10
bx1 !
bx1 $
bx1 %
1#
1"
#20
0#
0"
#30
bx11 !
bx11 $
bx11 %
1#
1"
#40
0#
0"
#50
bx111 !
bx111 $
bx111 %
1#
1"
#60
0"
#70
bx1110 !
bx1110 $
bx1110 %
0#
1"
#80
1#
0"
#90
bx11101 !
bx11101 $
bx11101 %
1"
#100
0"
#110
bx111011 !
bx111011 $
bx111011 %
1"
#120
0"
0#
#130
bx1110111 !
bx1110111 $
bx1110111 %
1"
1#
#140
0"
#150
bx11101110 !
bx11101110 $
bx11101110 %
1"
0#
#160
0"
1#
#170
bx111011100 !
bx111011100 $
bx111011100 %
1"
0#
#180
0"
1#
#190
b1110111001 !
b1110111001 $
b1110111001 %
1"
#200
0"
0#
#210
b1101110011 !
b1101110011 $
b1101110011 %
1"
1#
#220
0"
#230
b1011100111 !
b1011100111 $
b1011100111 %
1"
#240
0"
#250
b111001110 !
b111001110 $
b111001110 %
1"
0#
#260
0"
1#
#270
b1110011101 !
b1110011101 $
b1110011101 %
1"
#280
0"
#290
