#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x650e1cf19ab0 .scope package, "$unit" "$unit" 2 1;
 .timescale -9 -12;
S_0x650e1cf13d50 .scope module, "test_wrapper" "test_wrapper" 3 12;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 1 "parsed_valid";
    .port_info 5 /OUTPUT 4 "parsed_type";
    .port_info 6 /OUTPUT 64 "order_ref";
    .port_info 7 /OUTPUT 1 "side";
    .port_info 8 /OUTPUT 32 "shares";
    .port_info 9 /OUTPUT 32 "price";
    .port_info 10 /OUTPUT 64 "new_order_ref";
    .port_info 11 /OUTPUT 48 "timestamp";
    .port_info 12 /OUTPUT 64 "misc_data";
v0x650e1cf3dc10_0 .net "add_internal_valid", 0 0, v0x650e1cee2280_0;  1 drivers
v0x650e1cf3dcd0_0 .net "add_order_ref", 63 0, v0x650e1ced1a10_0;  1 drivers
v0x650e1cf3dde0_0 .net "add_parsed_type", 3 0, v0x650e1cf2fa20_0;  1 drivers
v0x650e1cf3ded0_0 .net "add_price", 31 0, v0x650e1cf2fb00_0;  1 drivers
v0x650e1cf3dfe0_0 .net "add_shares", 31 0, v0x650e1cf2fbe0_0;  1 drivers
v0x650e1cf3e140_0 .net "add_side", 0 0, v0x650e1cf2fcc0_0;  1 drivers
v0x650e1cf3e230_0 .net "add_stock_symbol", 63 0, v0x650e1cf2fd80_0;  1 drivers
o0x70c86cd7f288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x650e1cf3e340_0 .net "byte_in", 7 0, o0x70c86cd7f288;  0 drivers
v0x650e1cf3e400_0 .net "cancel_canceled_shares", 31 0, v0x650e1cf312a0_0;  1 drivers
v0x650e1cf3e4c0_0 .net "cancel_internal_valid", 0 0, v0x650e1cf31380_0;  1 drivers
v0x650e1cf3e5b0_0 .net "cancel_order_ref", 63 0, v0x650e1cf31440_0;  1 drivers
v0x650e1cf3e6c0_0 .net "cancel_parsed_type", 3 0, v0x650e1cf315e0_0;  1 drivers
o0x70c86cd7f2e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x650e1cf3e7d0_0 .net "clk", 0 0, o0x70c86cd7f2e8;  0 drivers
v0x650e1cf3e870_0 .net "delete_internal_valid", 0 0, v0x650e1cf32b60_0;  1 drivers
v0x650e1cf3e960_0 .net "delete_order_ref", 63 0, v0x650e1cf32c20_0;  1 drivers
v0x650e1cf3ea70_0 .net "delete_parsed_type", 3 0, v0x650e1cf32dc0_0;  1 drivers
v0x650e1cf3eb80_0 .net "exec_internal_valid", 0 0, v0x650e1cf34170_0;  1 drivers
v0x650e1cf3ed80_0 .net "exec_match_id", 63 0, v0x650e1cf34230_0;  1 drivers
v0x650e1cf3ee90_0 .net "exec_order_ref", 63 0, v0x650e1cf34310_0;  1 drivers
v0x650e1cf3efa0_0 .net "exec_parsed_type", 3 0, v0x650e1cf344b0_0;  1 drivers
v0x650e1cf3f0b0_0 .net "exec_shares", 31 0, v0x650e1cf34590_0;  1 drivers
v0x650e1cf3f1c0_0 .net "exec_timestamp", 47 0, v0x650e1cf34670_0;  1 drivers
v0x650e1cf3f2d0_0 .net "misc_data", 63 0, L_0x650e1cf54800;  1 drivers
v0x650e1cf3f390_0 .net "new_order_ref", 63 0, L_0x650e1cf53cd0;  1 drivers
v0x650e1cf3f430_0 .net "order_ref", 63 0, L_0x650e1cf525a0;  1 drivers
v0x650e1cf3f4d0_0 .net "parsed_type", 3 0, L_0x650e1cf51f70;  1 drivers
v0x650e1cf3f570_0 .net "parsed_valid", 0 0, L_0x650e1cf518c0;  1 drivers
v0x650e1cf3f610_0 .net "price", 31 0, L_0x650e1cf53b90;  1 drivers
v0x650e1cf3f6b0_0 .net "replace_internal_valid", 0 0, v0x650e1cf3b610_0;  1 drivers
v0x650e1cf3f7a0_0 .net "replace_new_order_ref", 63 0, v0x650e1cf3b740_0;  1 drivers
v0x650e1cf3f890_0 .net "replace_old_order_ref", 63 0, v0x650e1cf3b810_0;  1 drivers
v0x650e1cf3f980_0 .net "replace_parsed_type", 3 0, v0x650e1cf3b980_0;  1 drivers
v0x650e1cf3fa90_0 .net "replace_price", 31 0, v0x650e1cf3ba70_0;  1 drivers
v0x650e1cf3fba0_0 .net "replace_shares", 31 0, v0x650e1cf3bb40_0;  1 drivers
o0x70c86cd7f378 .functor BUFZ 1, C4<z>; HiZ drive
v0x650e1cf3fcb0_0 .net "rst", 0 0, o0x70c86cd7f378;  0 drivers
v0x650e1cf3fd50_0 .net "shares", 31 0, L_0x650e1cf52e50;  1 drivers
v0x650e1cf3fe10_0 .net "side", 0 0, L_0x650e1cf52840;  1 drivers
v0x650e1cf3feb0_0 .net "timestamp", 47 0, L_0x650e1cf53fe0;  1 drivers
v0x650e1cf3ff50_0 .net "trade_internal_valid", 0 0, v0x650e1cf3d0f0_0;  1 drivers
v0x650e1cf40040_0 .net "trade_match_id", 63 0, v0x650e1cf3d190_0;  1 drivers
v0x650e1cf40130_0 .net "trade_order_ref", 63 0, v0x650e1cf3d260_0;  1 drivers
v0x650e1cf40220_0 .net "trade_parsed_type", 3 0, v0x650e1cf3d3d0_0;  1 drivers
v0x650e1cf40330_0 .net "trade_price", 31 0, v0x650e1cf3d4c0_0;  1 drivers
v0x650e1cf40440_0 .net "trade_shares", 31 0, v0x650e1cf3d590_0;  1 drivers
v0x650e1cf40550_0 .net "trade_side", 0 0, v0x650e1cf3d770_0;  1 drivers
v0x650e1cf40640_0 .net "trade_stock_symbol", 63 0, v0x650e1cf3d840_0;  1 drivers
v0x650e1cf40700_0 .net "trade_timestamp", 47 0, v0x650e1cf3d8e0_0;  1 drivers
o0x70c86cd7f3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x650e1cf407f0_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  0 drivers
S_0x650e1cf12160 .scope module, "u_add" "add_order_decoder" 3 77, 4 54 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "add_parsed_type";
    .port_info 5 /OUTPUT 1 "add_internal_valid";
    .port_info 6 /OUTPUT 1 "add_packet_invalid";
    .port_info 7 /OUTPUT 64 "add_order_ref";
    .port_info 8 /OUTPUT 1 "add_side";
    .port_info 9 /OUTPUT 32 "add_shares";
    .port_info 10 /OUTPUT 32 "add_price";
    .port_info 11 /OUTPUT 64 "add_stock_symbol";
P_0x650e1cebd090 .param/l "MSG_LENGTH" 0 4 73, +C4<00000000000000000000000000100100>;
P_0x650e1cebd0d0 .param/l "MSG_TYPE" 0 4 72, C4<01000001>;
v0x650e1cee4b70_0 .net *"_ivl_0", 31 0, L_0x650e1cf40a30;  1 drivers
L_0x70c86cd36018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cee9f90_0 .net *"_ivl_3", 25 0, L_0x70c86cd36018;  1 drivers
L_0x70c86cd36060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cedc4d0_0 .net/2u *"_ivl_4", 31 0, L_0x70c86cd36060;  1 drivers
v0x650e1cee2280_0 .var "add_internal_valid", 0 0;
v0x650e1ced1a10_0 .var "add_order_ref", 63 0;
v0x650e1cf2f960_0 .var "add_packet_invalid", 0 0;
v0x650e1cf2fa20_0 .var "add_parsed_type", 3 0;
v0x650e1cf2fb00_0 .var "add_price", 31 0;
v0x650e1cf2fbe0_0 .var "add_shares", 31 0;
v0x650e1cf2fcc0_0 .var "add_side", 0 0;
v0x650e1cf2fd80_0 .var "add_stock_symbol", 63 0;
v0x650e1cf2fe60_0 .net "byte_in", 7 0, o0x70c86cd7f288;  alias, 0 drivers
v0x650e1cf2ff40_0 .var "byte_index", 5 0;
v0x650e1cf30020_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf300e0_0 .net "decoder_enabled", 0 0, L_0x650e1cf50b50;  1 drivers
v0x650e1cf301a0_0 .var "is_add_order", 0 0;
v0x650e1cf30260_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf30320_0 .var "suppress_count", 5 0;
v0x650e1cf30400_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
E_0x650e1ce25ce0 .event posedge, v0x650e1cf30020_0;
L_0x650e1cf40a30 .concat [ 6 26 0 0], v0x650e1cf30320_0, L_0x70c86cd36018;
L_0x650e1cf50b50 .cmp/eq 32, L_0x650e1cf40a30, L_0x70c86cd36060;
S_0x650e1ce46320 .scope autofunction.vec4.s6, "itch_length" "itch_length" 5 15, 5 15 0, S_0x650e1cf12160;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x650e1ce46320
v0x650e1cefee60_0 .var "msg_type", 7 0;
TD_test_wrapper.u_add.itch_length ;
    %load/vec4 v0x650e1cefee60_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1ce46320;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %end;
S_0x650e1cf30640 .scope module, "u_cancel" "cancel_order_decoder" 3 88, 6 45 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "cancel_parsed_type";
    .port_info 5 /OUTPUT 1 "cancel_internal_valid";
    .port_info 6 /OUTPUT 1 "cancel_packet_invalid";
    .port_info 7 /OUTPUT 64 "cancel_order_ref";
    .port_info 8 /OUTPUT 32 "cancel_canceled_shares";
P_0x650e1cf1a1b0 .param/l "MSG_LENGTH" 0 6 61, +C4<00000000000000000000000000010111>;
P_0x650e1cf1a1f0 .param/l "MSG_TYPE" 0 6 60, C4<01011000>;
v0x650e1cf30e30_0 .net *"_ivl_0", 31 0, L_0x650e1cf50c90;  1 drivers
L_0x70c86cd360a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf30f30_0 .net *"_ivl_3", 25 0, L_0x70c86cd360a8;  1 drivers
L_0x70c86cd360f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf31010_0 .net/2u *"_ivl_4", 31 0, L_0x70c86cd360f0;  1 drivers
v0x650e1cf310d0_0 .net "byte_in", 7 0, o0x70c86cd7f288;  alias, 0 drivers
v0x650e1cf31190_0 .var "byte_index", 5 0;
v0x650e1cf312a0_0 .var "cancel_canceled_shares", 31 0;
v0x650e1cf31380_0 .var "cancel_internal_valid", 0 0;
v0x650e1cf31440_0 .var "cancel_order_ref", 63 0;
v0x650e1cf31520_0 .var "cancel_packet_invalid", 0 0;
v0x650e1cf315e0_0 .var "cancel_parsed_type", 3 0;
v0x650e1cf316c0_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf31760_0 .net "decoder_enabled", 0 0, L_0x650e1cf50d80;  1 drivers
v0x650e1cf31800_0 .var "is_cancel_order", 0 0;
v0x650e1cf318c0_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf31960_0 .var "suppress_count", 5 0;
v0x650e1cf31a20_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
L_0x650e1cf50c90 .concat [ 6 26 0 0], v0x650e1cf31960_0, L_0x70c86cd360a8;
L_0x650e1cf50d80 .cmp/eq 32, L_0x650e1cf50c90, L_0x70c86cd360f0;
S_0x650e1cf30a50 .scope autofunction.vec4.s6, "itch_length" "itch_length" 5 15, 5 15 0, S_0x650e1cf30640;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x650e1cf30a50
v0x650e1cf30d50_0 .var "msg_type", 7 0;
TD_test_wrapper.u_cancel.itch_length ;
    %load/vec4 v0x650e1cf30d50_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.8 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.9 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.10 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.11 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.12 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.13 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf30a50;
    %jmp T_1.15;
T_1.15 ;
    %pop/vec4 1;
    %end;
S_0x650e1cf31bf0 .scope module, "u_delete" "delete_order_decoder" 3 96, 7 52 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "delete_parsed_type";
    .port_info 5 /OUTPUT 1 "delete_internal_valid";
    .port_info 6 /OUTPUT 1 "delete_packet_invalid";
    .port_info 7 /OUTPUT 64 "delete_order_ref";
P_0x650e1cf31db0 .param/l "MSG_LENGTH" 0 7 67, +C4<00000000000000000000000000001001>;
P_0x650e1cf31df0 .param/l "MSG_TYPE" 0 7 66, C4<01000100>;
v0x650e1cf324d0_0 .net *"_ivl_0", 31 0, L_0x650e1cf50ec0;  1 drivers
L_0x70c86cd36138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf325d0_0 .net *"_ivl_3", 25 0, L_0x70c86cd36138;  1 drivers
L_0x70c86cd36180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf326b0_0 .net/2u *"_ivl_4", 31 0, L_0x70c86cd36180;  1 drivers
v0x650e1cf32770_0 .net "byte_in", 7 0, o0x70c86cd7f288;  alias, 0 drivers
v0x650e1cf32880_0 .var "byte_index", 5 0;
v0x650e1cf329b0_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf32aa0_0 .net "decoder_enabled", 0 0, L_0x650e1cf51000;  1 drivers
v0x650e1cf32b60_0 .var "delete_internal_valid", 0 0;
v0x650e1cf32c20_0 .var "delete_order_ref", 63 0;
v0x650e1cf32d00_0 .var "delete_packet_invalid", 0 0;
v0x650e1cf32dc0_0 .var "delete_parsed_type", 3 0;
v0x650e1cf32ea0_0 .var "is_delete_order", 0 0;
v0x650e1cf32f60_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf33000_0 .var "suppress_count", 5 0;
v0x650e1cf330e0_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
L_0x650e1cf50ec0 .concat [ 6 26 0 0], v0x650e1cf33000_0, L_0x70c86cd36138;
L_0x650e1cf51000 .cmp/eq 32, L_0x650e1cf50ec0, L_0x70c86cd36180;
S_0x650e1cf320f0 .scope autofunction.vec4.s6, "itch_length" "itch_length" 5 15, 5 15 0, S_0x650e1cf31bf0;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x650e1cf320f0
v0x650e1cf323f0_0 .var "msg_type", 7 0;
TD_test_wrapper.u_delete.itch_length ;
    %load/vec4 v0x650e1cf323f0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.16 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.17 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.18 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.19 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.20 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.21 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf320f0;
    %jmp T_2.23;
T_2.23 ;
    %pop/vec4 1;
    %end;
S_0x650e1cf33320 .scope module, "u_exec" "executed_order_decoder" 3 113, 8 36 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "exec_parsed_type";
    .port_info 5 /OUTPUT 1 "exec_internal_valid";
    .port_info 6 /OUTPUT 1 "exec_packet_invalid";
    .port_info 7 /OUTPUT 64 "exec_order_ref";
    .port_info 8 /OUTPUT 32 "exec_shares";
    .port_info 9 /OUTPUT 64 "exec_match_id";
    .port_info 10 /OUTPUT 48 "exec_timestamp";
P_0x650e1cf334b0 .param/l "MSG_LENGTH" 0 8 55, +C4<00000000000000000000000000011110>;
P_0x650e1cf334f0 .param/l "MSG_TYPE" 0 8 54, C4<01000101>;
v0x650e1cf33b80_0 .net *"_ivl_0", 31 0, L_0x650e1cf51370;  1 drivers
L_0x70c86cd36258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf33c80_0 .net *"_ivl_3", 25 0, L_0x70c86cd36258;  1 drivers
L_0x70c86cd362a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf33d60_0 .net/2u *"_ivl_4", 31 0, L_0x70c86cd362a0;  1 drivers
v0x650e1cf33e20_0 .net "byte_in", 7 0, o0x70c86cd7f288;  alias, 0 drivers
v0x650e1cf33ee0_0 .var "byte_index", 5 0;
v0x650e1cf34010_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf340b0_0 .net "decoder_enabled", 0 0, L_0x650e1cf51460;  1 drivers
v0x650e1cf34170_0 .var "exec_internal_valid", 0 0;
v0x650e1cf34230_0 .var "exec_match_id", 63 0;
v0x650e1cf34310_0 .var "exec_order_ref", 63 0;
v0x650e1cf343f0_0 .var "exec_packet_invalid", 0 0;
v0x650e1cf344b0_0 .var "exec_parsed_type", 3 0;
v0x650e1cf34590_0 .var "exec_shares", 31 0;
v0x650e1cf34670_0 .var "exec_timestamp", 47 0;
v0x650e1cf34750_0 .var "is_exec_order", 0 0;
v0x650e1cf34810_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf348b0_0 .var "suppress_count", 5 0;
v0x650e1cf34aa0_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
L_0x650e1cf51370 .concat [ 6 26 0 0], v0x650e1cf348b0_0, L_0x70c86cd36258;
L_0x650e1cf51460 .cmp/eq 32, L_0x650e1cf51370, L_0x70c86cd362a0;
S_0x650e1cf337a0 .scope autofunction.vec4.s6, "itch_length" "itch_length" 5 15, 5 15 0, S_0x650e1cf33320;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x650e1cf337a0
v0x650e1cf33aa0_0 .var "msg_type", 7 0;
TD_test_wrapper.u_exec.itch_length ;
    %load/vec4 v0x650e1cf33aa0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf337a0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %end;
S_0x650e1cf34ca0 .scope module, "u_parser" "parser" 3 137, 9 14 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid_in";
    .port_info 3 /INPUT 1 "add_internal_valid";
    .port_info 4 /INPUT 1 "cancel_internal_valid";
    .port_info 5 /INPUT 1 "delete_internal_valid";
    .port_info 6 /INPUT 1 "replace_internal_valid";
    .port_info 7 /INPUT 1 "exec_internal_valid";
    .port_info 8 /INPUT 1 "trade_internal_valid";
    .port_info 9 /INPUT 4 "add_parsed_type";
    .port_info 10 /INPUT 4 "cancel_parsed_type";
    .port_info 11 /INPUT 4 "delete_parsed_type";
    .port_info 12 /INPUT 4 "replace_parsed_type";
    .port_info 13 /INPUT 4 "exec_parsed_type";
    .port_info 14 /INPUT 4 "trade_parsed_type";
    .port_info 15 /INPUT 64 "add_order_ref";
    .port_info 16 /INPUT 64 "cancel_order_ref";
    .port_info 17 /INPUT 64 "delete_order_ref";
    .port_info 18 /INPUT 64 "replace_old_order_ref";
    .port_info 19 /INPUT 64 "replace_new_order_ref";
    .port_info 20 /INPUT 64 "exec_order_ref";
    .port_info 21 /INPUT 64 "trade_order_ref";
    .port_info 22 /INPUT 1 "add_side";
    .port_info 23 /INPUT 1 "trade_side";
    .port_info 24 /INPUT 32 "add_shares";
    .port_info 25 /INPUT 32 "cancel_canceled_shares";
    .port_info 26 /INPUT 32 "replace_shares";
    .port_info 27 /INPUT 32 "exec_shares";
    .port_info 28 /INPUT 32 "trade_shares";
    .port_info 29 /INPUT 32 "replace_price";
    .port_info 30 /INPUT 32 "add_price";
    .port_info 31 /INPUT 32 "trade_price";
    .port_info 32 /INPUT 48 "exec_timestamp";
    .port_info 33 /INPUT 48 "trade_timestamp";
    .port_info 34 /INPUT 64 "add_stock_symbol";
    .port_info 35 /INPUT 64 "trade_match_id";
    .port_info 36 /INPUT 64 "exec_match_id";
    .port_info 37 /OUTPUT 1 "parsed_valid";
    .port_info 38 /OUTPUT 4 "parsed_type";
    .port_info 39 /OUTPUT 64 "order_ref";
    .port_info 40 /OUTPUT 1 "side";
    .port_info 41 /OUTPUT 32 "shares";
    .port_info 42 /OUTPUT 32 "price";
    .port_info 43 /OUTPUT 64 "new_order_ref";
    .port_info 44 /OUTPUT 48 "timestamp";
    .port_info 45 /OUTPUT 64 "misc_data";
L_0x650e1cee38b0 .functor XOR 1, v0x650e1cee2280_0, v0x650e1cf31380_0, C4<0>, C4<0>;
L_0x650e1cee2120 .functor XOR 1, L_0x650e1cee38b0, v0x650e1cf32b60_0, C4<0>, C4<0>;
L_0x650e1ced0640 .functor XOR 1, L_0x650e1cee2120, v0x650e1cf3b610_0, C4<0>, C4<0>;
L_0x650e1ceac060 .functor XOR 1, L_0x650e1ced0640, v0x650e1cf34170_0, C4<0>, C4<0>;
L_0x650e1ce24120 .functor XOR 1, L_0x650e1ceac060, v0x650e1cf3d0f0_0, C4<0>, C4<0>;
L_0x650e1cf518c0 .functor AND 1, o0x70c86cd7f3d8, L_0x650e1ce24120, C4<1>, C4<1>;
v0x650e1cf352e0_0 .net *"_ivl_0", 0 0, L_0x650e1cee38b0;  1 drivers
L_0x70c86cd36378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf353e0_0 .net/2u *"_ivl_12", 3 0, L_0x70c86cd36378;  1 drivers
v0x650e1cf354c0_0 .net *"_ivl_14", 3 0, L_0x650e1cf51a10;  1 drivers
v0x650e1cf35580_0 .net *"_ivl_16", 3 0, L_0x650e1cf51ab0;  1 drivers
v0x650e1cf35660_0 .net *"_ivl_18", 3 0, L_0x650e1cf51be0;  1 drivers
v0x650e1cf35790_0 .net *"_ivl_2", 0 0, L_0x650e1cee2120;  1 drivers
v0x650e1cf35870_0 .net *"_ivl_20", 3 0, L_0x650e1cf51d10;  1 drivers
v0x650e1cf35950_0 .net *"_ivl_22", 3 0, L_0x650e1cf51e40;  1 drivers
L_0x70c86cd363c0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf35a30_0 .net/2u *"_ivl_26", 63 0, L_0x70c86cd363c0;  1 drivers
v0x650e1cf35b10_0 .net *"_ivl_28", 63 0, L_0x650e1cf52180;  1 drivers
v0x650e1cf35bf0_0 .net *"_ivl_30", 63 0, L_0x650e1cf52270;  1 drivers
v0x650e1cf35cd0_0 .net *"_ivl_32", 63 0, L_0x650e1cf523b0;  1 drivers
v0x650e1cf35db0_0 .net *"_ivl_34", 63 0, L_0x650e1cf524a0;  1 drivers
L_0x70c86cd36408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x650e1cf35e90_0 .net/2u *"_ivl_38", 0 0, L_0x70c86cd36408;  1 drivers
v0x650e1cf35f70_0 .net *"_ivl_4", 0 0, L_0x650e1ced0640;  1 drivers
v0x650e1cf36050_0 .net *"_ivl_40", 0 0, L_0x650e1cf526e0;  1 drivers
L_0x70c86cd36450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf36130_0 .net/2u *"_ivl_44", 31 0, L_0x70c86cd36450;  1 drivers
v0x650e1cf36320_0 .net *"_ivl_46", 31 0, L_0x650e1cf52980;  1 drivers
v0x650e1cf36400_0 .net *"_ivl_48", 31 0, L_0x650e1cf52af0;  1 drivers
v0x650e1cf364e0_0 .net *"_ivl_50", 31 0, L_0x650e1cf52be0;  1 drivers
v0x650e1cf365c0_0 .net *"_ivl_52", 31 0, L_0x650e1cf52d60;  1 drivers
v0x650e1cf366a0_0 .net *"_ivl_56", 63 0, L_0x650e1cf53030;  1 drivers
L_0x70c86cd36498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf36780_0 .net *"_ivl_59", 31 0, L_0x70c86cd36498;  1 drivers
v0x650e1cf36860_0 .net *"_ivl_6", 0 0, L_0x650e1ceac060;  1 drivers
v0x650e1cf36940_0 .net *"_ivl_60", 63 0, L_0x650e1cf53230;  1 drivers
L_0x70c86cd364e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf36a20_0 .net *"_ivl_63", 31 0, L_0x70c86cd364e0;  1 drivers
v0x650e1cf36b00_0 .net *"_ivl_64", 63 0, L_0x650e1cf52ef0;  1 drivers
L_0x70c86cd36528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf36be0_0 .net *"_ivl_67", 31 0, L_0x70c86cd36528;  1 drivers
L_0x70c86cd36570 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf36cc0_0 .net/2u *"_ivl_68", 63 0, L_0x70c86cd36570;  1 drivers
v0x650e1cf36da0_0 .net *"_ivl_70", 63 0, L_0x650e1cf53420;  1 drivers
v0x650e1cf36e80_0 .net *"_ivl_72", 63 0, L_0x650e1cf53730;  1 drivers
v0x650e1cf36f60_0 .net *"_ivl_74", 63 0, L_0x650e1cf53870;  1 drivers
L_0x70c86cd365b8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf37040_0 .net/2u *"_ivl_78", 63 0, L_0x70c86cd365b8;  1 drivers
v0x650e1cf37330_0 .net *"_ivl_8", 0 0, L_0x650e1ce24120;  1 drivers
L_0x70c86cd36600 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf37410_0 .net/2u *"_ivl_82", 47 0, L_0x70c86cd36600;  1 drivers
v0x650e1cf374f0_0 .net *"_ivl_84", 47 0, L_0x650e1cf53ef0;  1 drivers
L_0x70c86cd36648 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf375d0_0 .net/2u *"_ivl_88", 63 0, L_0x70c86cd36648;  1 drivers
v0x650e1cf376b0_0 .net *"_ivl_90", 63 0, L_0x650e1cf54210;  1 drivers
v0x650e1cf37790_0 .net *"_ivl_92", 63 0, L_0x650e1cf54410;  1 drivers
v0x650e1cf37870_0 .net *"_ivl_94", 63 0, L_0x650e1cf54710;  1 drivers
v0x650e1cf37950_0 .net "add_internal_valid", 0 0, v0x650e1cee2280_0;  alias, 1 drivers
v0x650e1cf379f0_0 .net "add_order_ref", 63 0, v0x650e1ced1a10_0;  alias, 1 drivers
v0x650e1cf37a90_0 .net "add_parsed_type", 3 0, v0x650e1cf2fa20_0;  alias, 1 drivers
v0x650e1cf37b30_0 .net "add_price", 31 0, v0x650e1cf2fb00_0;  alias, 1 drivers
v0x650e1cf37bd0_0 .net "add_shares", 31 0, v0x650e1cf2fbe0_0;  alias, 1 drivers
v0x650e1cf37c70_0 .net "add_side", 0 0, v0x650e1cf2fcc0_0;  alias, 1 drivers
v0x650e1cf37d40_0 .net "add_stock_symbol", 63 0, v0x650e1cf2fd80_0;  alias, 1 drivers
v0x650e1cf37e10_0 .net "cancel_canceled_shares", 31 0, v0x650e1cf312a0_0;  alias, 1 drivers
v0x650e1cf37ee0_0 .net "cancel_internal_valid", 0 0, v0x650e1cf31380_0;  alias, 1 drivers
v0x650e1cf37fb0_0 .net "cancel_order_ref", 63 0, v0x650e1cf31440_0;  alias, 1 drivers
v0x650e1cf38080_0 .net "cancel_parsed_type", 3 0, v0x650e1cf315e0_0;  alias, 1 drivers
v0x650e1cf38150_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf381f0_0 .net "delete_internal_valid", 0 0, v0x650e1cf32b60_0;  alias, 1 drivers
v0x650e1cf382c0_0 .net "delete_order_ref", 63 0, v0x650e1cf32c20_0;  alias, 1 drivers
v0x650e1cf38390_0 .net "delete_parsed_type", 3 0, v0x650e1cf32dc0_0;  alias, 1 drivers
v0x650e1cf38460_0 .net "exec_internal_valid", 0 0, v0x650e1cf34170_0;  alias, 1 drivers
v0x650e1cf38530_0 .net "exec_match_id", 63 0, v0x650e1cf34230_0;  alias, 1 drivers
v0x650e1cf38600_0 .net "exec_order_ref", 63 0, v0x650e1cf34310_0;  alias, 1 drivers
v0x650e1cf386d0_0 .net "exec_parsed_type", 3 0, v0x650e1cf344b0_0;  alias, 1 drivers
v0x650e1cf387a0_0 .net "exec_shares", 31 0, v0x650e1cf34590_0;  alias, 1 drivers
v0x650e1cf38870_0 .net "exec_timestamp", 47 0, v0x650e1cf34670_0;  alias, 1 drivers
v0x650e1cf38940_0 .net "misc_data", 63 0, L_0x650e1cf54800;  alias, 1 drivers
v0x650e1cf389e0_0 .net "new_order_ref", 63 0, L_0x650e1cf53cd0;  alias, 1 drivers
v0x650e1cf38a80_0 .net "order_ref", 63 0, L_0x650e1cf525a0;  alias, 1 drivers
v0x650e1cf38b40_0 .net "parsed_type", 3 0, L_0x650e1cf51f70;  alias, 1 drivers
v0x650e1cf39030_0 .net "parsed_valid", 0 0, L_0x650e1cf518c0;  alias, 1 drivers
v0x650e1cf390f0_0 .net "price", 31 0, L_0x650e1cf53b90;  alias, 1 drivers
v0x650e1cf391d0_0 .net "replace_internal_valid", 0 0, v0x650e1cf3b610_0;  alias, 1 drivers
v0x650e1cf39290_0 .net "replace_new_order_ref", 63 0, v0x650e1cf3b740_0;  alias, 1 drivers
v0x650e1cf39370_0 .net "replace_old_order_ref", 63 0, v0x650e1cf3b810_0;  alias, 1 drivers
v0x650e1cf39450_0 .net "replace_parsed_type", 3 0, v0x650e1cf3b980_0;  alias, 1 drivers
v0x650e1cf39530_0 .net "replace_price", 31 0, v0x650e1cf3ba70_0;  alias, 1 drivers
v0x650e1cf39610_0 .net "replace_shares", 31 0, v0x650e1cf3bb40_0;  alias, 1 drivers
v0x650e1cf396f0_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf39820_0 .net "shares", 31 0, L_0x650e1cf52e50;  alias, 1 drivers
v0x650e1cf39900_0 .net "side", 0 0, L_0x650e1cf52840;  alias, 1 drivers
v0x650e1cf399c0_0 .net "timestamp", 47 0, L_0x650e1cf53fe0;  alias, 1 drivers
v0x650e1cf39aa0_0 .net "trade_internal_valid", 0 0, v0x650e1cf3d0f0_0;  alias, 1 drivers
v0x650e1cf39b60_0 .net "trade_match_id", 63 0, v0x650e1cf3d190_0;  alias, 1 drivers
v0x650e1cf39c40_0 .net "trade_order_ref", 63 0, v0x650e1cf3d260_0;  alias, 1 drivers
v0x650e1cf39d20_0 .net "trade_parsed_type", 3 0, v0x650e1cf3d3d0_0;  alias, 1 drivers
v0x650e1cf39e00_0 .net "trade_price", 31 0, v0x650e1cf3d4c0_0;  alias, 1 drivers
v0x650e1cf39ee0_0 .net "trade_shares", 31 0, v0x650e1cf3d590_0;  alias, 1 drivers
v0x650e1cf39fc0_0 .net "trade_side", 0 0, v0x650e1cf3d770_0;  alias, 1 drivers
v0x650e1cf3a080_0 .net "trade_timestamp", 47 0, v0x650e1cf3d8e0_0;  alias, 1 drivers
v0x650e1cf3a160_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
L_0x650e1cf51a10 .functor MUXZ 4, L_0x70c86cd36378, v0x650e1cf3d3d0_0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf51ab0 .functor MUXZ 4, L_0x650e1cf51a10, v0x650e1cf344b0_0, v0x650e1cf34170_0, C4<>;
L_0x650e1cf51be0 .functor MUXZ 4, L_0x650e1cf51ab0, v0x650e1cf3b980_0, v0x650e1cf3b610_0, C4<>;
L_0x650e1cf51d10 .functor MUXZ 4, L_0x650e1cf51be0, v0x650e1cf32dc0_0, v0x650e1cf32b60_0, C4<>;
L_0x650e1cf51e40 .functor MUXZ 4, L_0x650e1cf51d10, v0x650e1cf315e0_0, v0x650e1cf31380_0, C4<>;
L_0x650e1cf51f70 .functor MUXZ 4, L_0x650e1cf51e40, v0x650e1cf2fa20_0, v0x650e1cee2280_0, C4<>;
L_0x650e1cf52180 .functor MUXZ 64, L_0x70c86cd363c0, v0x650e1cf3d260_0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf52270 .functor MUXZ 64, L_0x650e1cf52180, v0x650e1cf34310_0, v0x650e1cf34170_0, C4<>;
L_0x650e1cf523b0 .functor MUXZ 64, L_0x650e1cf52270, v0x650e1cf32c20_0, v0x650e1cf32b60_0, C4<>;
L_0x650e1cf524a0 .functor MUXZ 64, L_0x650e1cf523b0, v0x650e1cf31440_0, v0x650e1cf31380_0, C4<>;
L_0x650e1cf525a0 .functor MUXZ 64, L_0x650e1cf524a0, v0x650e1ced1a10_0, v0x650e1cee2280_0, C4<>;
L_0x650e1cf526e0 .functor MUXZ 1, L_0x70c86cd36408, v0x650e1cf3d770_0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf52840 .functor MUXZ 1, L_0x650e1cf526e0, v0x650e1cf2fcc0_0, v0x650e1cee2280_0, C4<>;
L_0x650e1cf52980 .functor MUXZ 32, L_0x70c86cd36450, v0x650e1cf3d590_0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf52af0 .functor MUXZ 32, L_0x650e1cf52980, v0x650e1cf34590_0, v0x650e1cf34170_0, C4<>;
L_0x650e1cf52be0 .functor MUXZ 32, L_0x650e1cf52af0, v0x650e1cf3bb40_0, v0x650e1cf3b610_0, C4<>;
L_0x650e1cf52d60 .functor MUXZ 32, L_0x650e1cf52be0, v0x650e1cf312a0_0, v0x650e1cf31380_0, C4<>;
L_0x650e1cf52e50 .functor MUXZ 32, L_0x650e1cf52d60, v0x650e1cf2fbe0_0, v0x650e1cee2280_0, C4<>;
L_0x650e1cf53030 .concat [ 32 32 0 0], v0x650e1cf2fb00_0, L_0x70c86cd36498;
L_0x650e1cf53230 .concat [ 32 32 0 0], v0x650e1cf3ba70_0, L_0x70c86cd364e0;
L_0x650e1cf52ef0 .concat [ 32 32 0 0], v0x650e1cf3d4c0_0, L_0x70c86cd36528;
L_0x650e1cf53420 .functor MUXZ 64, L_0x70c86cd36570, L_0x650e1cf52ef0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf53730 .functor MUXZ 64, L_0x650e1cf53420, L_0x650e1cf53230, v0x650e1cf3b610_0, C4<>;
L_0x650e1cf53870 .functor MUXZ 64, L_0x650e1cf53730, L_0x650e1cf53030, v0x650e1cee2280_0, C4<>;
L_0x650e1cf53b90 .part L_0x650e1cf53870, 0, 32;
L_0x650e1cf53cd0 .functor MUXZ 64, L_0x70c86cd365b8, v0x650e1cf3b740_0, v0x650e1cf3b610_0, C4<>;
L_0x650e1cf53ef0 .functor MUXZ 48, L_0x70c86cd36600, v0x650e1cf3d8e0_0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf53fe0 .functor MUXZ 48, L_0x650e1cf53ef0, v0x650e1cf34670_0, v0x650e1cf34170_0, C4<>;
L_0x650e1cf54210 .functor MUXZ 64, L_0x70c86cd36648, v0x650e1cf3b810_0, v0x650e1cf3b610_0, C4<>;
L_0x650e1cf54410 .functor MUXZ 64, L_0x650e1cf54210, v0x650e1cf34230_0, v0x650e1cf34170_0, C4<>;
L_0x650e1cf54710 .functor MUXZ 64, L_0x650e1cf54410, v0x650e1cf3d190_0, v0x650e1cf3d0f0_0, C4<>;
L_0x650e1cf54800 .functor MUXZ 64, L_0x650e1cf54710, v0x650e1cf2fd80_0, v0x650e1cee2280_0, C4<>;
S_0x650e1cf3a850 .scope module, "u_replace" "replace_order_decoder" 3 103, 10 62 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "replace_parsed_type";
    .port_info 5 /OUTPUT 1 "replace_internal_valid";
    .port_info 6 /OUTPUT 1 "replace_packet_invalid";
    .port_info 7 /OUTPUT 64 "replace_old_order_ref";
    .port_info 8 /OUTPUT 64 "replace_new_order_ref";
    .port_info 9 /OUTPUT 32 "replace_shares";
    .port_info 10 /OUTPUT 32 "replace_price";
P_0x650e1cf3a9e0 .param/l "MSG_LENGTH" 0 10 80, +C4<00000000000000000000000000011011>;
P_0x650e1cf3aa20 .param/l "MSG_TYPE" 0 10 79, C4<01010101>;
v0x650e1cf3afb0_0 .net *"_ivl_0", 31 0, L_0x650e1cf51140;  1 drivers
L_0x70c86cd361c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf3b0b0_0 .net *"_ivl_3", 25 0, L_0x70c86cd361c8;  1 drivers
L_0x70c86cd36210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf3b190_0 .net/2u *"_ivl_4", 31 0, L_0x70c86cd36210;  1 drivers
v0x650e1cf3b250_0 .net "byte_in", 7 0, o0x70c86cd7f288;  alias, 0 drivers
v0x650e1cf3b310_0 .var "byte_index", 5 0;
v0x650e1cf3b3f0_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf3b490_0 .net "decoder_enabled", 0 0, L_0x650e1cf51230;  1 drivers
v0x650e1cf3b550_0 .var "is_replace_order", 0 0;
v0x650e1cf3b610_0 .var "replace_internal_valid", 0 0;
v0x650e1cf3b740_0 .var "replace_new_order_ref", 63 0;
v0x650e1cf3b810_0 .var "replace_old_order_ref", 63 0;
v0x650e1cf3b8e0_0 .var "replace_packet_invalid", 0 0;
v0x650e1cf3b980_0 .var "replace_parsed_type", 3 0;
v0x650e1cf3ba70_0 .var "replace_price", 31 0;
v0x650e1cf3bb40_0 .var "replace_shares", 31 0;
v0x650e1cf3bc10_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf3bcb0_0 .var "suppress_count", 5 0;
v0x650e1cf3be80_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
L_0x650e1cf51140 .concat [ 6 26 0 0], v0x650e1cf3bcb0_0, L_0x70c86cd361c8;
L_0x650e1cf51230 .cmp/eq 32, L_0x650e1cf51140, L_0x70c86cd36210;
S_0x650e1cf3ac20 .scope autofunction.vec4.s6, "itch_length" "itch_length" 5 15, 5 15 0, S_0x650e1cf3a850;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x650e1cf3ac20
v0x650e1cf3aed0_0 .var "msg_type", 7 0;
TD_test_wrapper.u_replace.itch_length ;
    %load/vec4 v0x650e1cf3aed0_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.32 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.33 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.34 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.35 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.36 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.37 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3ac20;
    %jmp T_4.39;
T_4.39 ;
    %pop/vec4 1;
    %end;
S_0x650e1cf3c0e0 .scope module, "u_trade" "trade_decoder" 3 123, 11 67 0, S_0x650e1cf13d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "byte_in";
    .port_info 3 /INPUT 1 "valid_in";
    .port_info 4 /OUTPUT 4 "trade_parsed_type";
    .port_info 5 /OUTPUT 1 "trade_internal_valid";
    .port_info 6 /OUTPUT 1 "trade_packet_invalid";
    .port_info 7 /OUTPUT 48 "trade_timestamp";
    .port_info 8 /OUTPUT 64 "trade_order_ref";
    .port_info 9 /OUTPUT 1 "trade_side";
    .port_info 10 /OUTPUT 32 "trade_shares";
    .port_info 11 /OUTPUT 64 "trade_stock_symbol";
    .port_info 12 /OUTPUT 32 "trade_price";
    .port_info 13 /OUTPUT 64 "trade_match_id";
P_0x650e1cf3b6b0 .param/l "MSG_LENGTH" 0 11 88, +C4<00000000000000000000000000101000>;
P_0x650e1cf3b6f0 .param/l "MSG_TYPE" 0 11 87, C4<01010000>;
v0x650e1cf3c910_0 .net *"_ivl_0", 31 0, L_0x650e1cf51550;  1 drivers
L_0x70c86cd362e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf3ca10_0 .net *"_ivl_3", 25 0, L_0x70c86cd362e8;  1 drivers
L_0x70c86cd36330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x650e1cf3caf0_0 .net/2u *"_ivl_4", 31 0, L_0x70c86cd36330;  1 drivers
v0x650e1cf3cbb0_0 .net "byte_in", 7 0, o0x70c86cd7f288;  alias, 0 drivers
v0x650e1cf3cc70_0 .var "byte_index", 5 0;
v0x650e1cf3cd50_0 .net "clk", 0 0, o0x70c86cd7f2e8;  alias, 0 drivers
v0x650e1cf3cdf0_0 .net "decoder_enabled", 0 0, L_0x650e1cf51640;  1 drivers
v0x650e1cf3ceb0_0 .var "is_trade", 0 0;
v0x650e1cf3cf70_0 .net "rst", 0 0, o0x70c86cd7f378;  alias, 0 drivers
v0x650e1cf3d010_0 .var "suppress_count", 5 0;
v0x650e1cf3d0f0_0 .var "trade_internal_valid", 0 0;
v0x650e1cf3d190_0 .var "trade_match_id", 63 0;
v0x650e1cf3d260_0 .var "trade_order_ref", 63 0;
v0x650e1cf3d330_0 .var "trade_packet_invalid", 0 0;
v0x650e1cf3d3d0_0 .var "trade_parsed_type", 3 0;
v0x650e1cf3d4c0_0 .var "trade_price", 31 0;
v0x650e1cf3d590_0 .var "trade_shares", 31 0;
v0x650e1cf3d770_0 .var "trade_side", 0 0;
v0x650e1cf3d840_0 .var "trade_stock_symbol", 63 0;
v0x650e1cf3d8e0_0 .var "trade_timestamp", 47 0;
v0x650e1cf3d9d0_0 .net "valid_in", 0 0, o0x70c86cd7f3d8;  alias, 0 drivers
L_0x650e1cf51550 .concat [ 6 26 0 0], v0x650e1cf3d010_0, L_0x70c86cd362e8;
L_0x650e1cf51640 .cmp/eq 32, L_0x650e1cf51550, L_0x70c86cd36330;
S_0x650e1cf3c580 .scope autofunction.vec4.s6, "itch_length" "itch_length" 5 15, 5 15 0, S_0x650e1cf3c0e0;
 .timescale -9 -12;
; Variable itch_length is vec4 return value of scope S_0x650e1cf3c580
v0x650e1cf3c830_0 .var "msg_type", 7 0;
TD_test_wrapper.u_trade.itch_length ;
    %load/vec4 v0x650e1cf3c830_0;
    %dup/vec4;
    %pushi/vec4 65, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 88, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %dup/vec4;
    %pushi/vec4 85, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.42, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 8; draw_string_vec4
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %pushi/vec4 2, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.40 ;
    %pushi/vec4 36, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.41 ;
    %pushi/vec4 23, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.42 ;
    %pushi/vec4 27, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.43 ;
    %pushi/vec4 9, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.44 ;
    %pushi/vec4 30, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.45 ;
    %pushi/vec4 40, 0, 6;
    %ret/vec4 0, 0, 6;  Assign to itch_length (store_vec4_to_lval)
    %disable S_0x650e1cf3c580;
    %jmp T_5.47;
T_5.47 ;
    %pop/vec4 1;
    %end;
    .scope S_0x650e1cf12160;
T_6 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf30260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf30320_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x650e1cf30320_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x650e1cf30320_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf30320_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x650e1cf12160;
T_7 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf30260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf301a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cee2280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf2fa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf2f960_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1ced1a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf2fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf2fbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf2fb00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf2fd80_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x650e1cf30400_0;
    %load/vec4 v0x650e1cf300e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x650e1cf2fe60_0;
    %pushi/vec4 65, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf301a0_0, 0;
    %load/vec4 v0x650e1cf2fe60_0;
    %cmpi/e 65, 0, 8;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %alloc S_0x650e1ce46320;
    %load/vec4 v0x650e1cf2fe60_0;
    %store/vec4 v0x650e1cefee60_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_add.itch_length, S_0x650e1ce46320;
    %free S_0x650e1ce46320;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf30320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf301a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
T_7.7 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x650e1cf2ff40_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cee2280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf2f960_0, 0;
    %load/vec4 v0x650e1cf301a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x650e1cf2ff40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.34, 6;
    %jmp T_7.35;
T_7.10 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.11 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.12 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.13 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.14 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.15 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.16 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.17 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1ced1a10_0, 4, 5;
    %jmp T_7.35;
T_7.18 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %pushi/vec4 83, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf2fcc0_0, 0;
    %jmp T_7.35;
T_7.19 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fbe0_0, 4, 5;
    %jmp T_7.35;
T_7.20 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fbe0_0, 4, 5;
    %jmp T_7.35;
T_7.21 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fbe0_0, 4, 5;
    %jmp T_7.35;
T_7.22 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fbe0_0, 4, 5;
    %jmp T_7.35;
T_7.23 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.24 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.25 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.26 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.27 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.28 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.29 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.30 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fd80_0, 4, 5;
    %jmp T_7.35;
T_7.31 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fb00_0, 4, 5;
    %jmp T_7.35;
T_7.32 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fb00_0, 4, 5;
    %jmp T_7.35;
T_7.33 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fb00_0, 4, 5;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x650e1cf2fe60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf2fb00_0, 4, 5;
    %jmp T_7.35;
T_7.35 ;
    %pop/vec4 1;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmpi/e 35, 0, 32;
    %jmp/0xz  T_7.36, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cee2280_0, 0;
T_7.36 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf2fa20_0, 0;
T_7.8 ;
    %pushi/vec4 36, 0, 32;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x650e1cf301a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.38, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf2f960_0, 0;
T_7.38 ;
T_7.2 ;
T_7.1 ;
    %load/vec4 v0x650e1cf301a0_0;
    %load/vec4 v0x650e1cf30400_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmpi/u 36, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 36, 0, 32;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.40, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf2f960_0, 0;
T_7.40 ;
    %load/vec4 v0x650e1cf2ff40_0;
    %pad/u 32;
    %cmpi/e 36, 0, 32;
    %jmp/0xz  T_7.42, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cee2280_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf2fa20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf2f960_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1ced1a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf2fcc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf2fbe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf2fb00_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf2fd80_0, 0;
    %load/vec4 v0x650e1cf30400_0;
    %load/vec4 v0x650e1cf2fe60_0;
    %pushi/vec4 65, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.44, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf301a0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
    %jmp T_7.45;
T_7.44 ;
    %load/vec4 v0x650e1cf30400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf301a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
    %alloc S_0x650e1ce46320;
    %load/vec4 v0x650e1cf2fe60_0;
    %store/vec4 v0x650e1cefee60_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_add.itch_length, S_0x650e1ce46320;
    %free S_0x650e1ce46320;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf30320_0, 0;
    %jmp T_7.47;
T_7.46 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf301a0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf2ff40_0, 0;
T_7.47 ;
T_7.45 ;
T_7.42 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x650e1cf30640;
T_8 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf318c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf31960_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x650e1cf31960_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x650e1cf31960_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf31960_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x650e1cf30640;
T_9 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf318c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf315e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31520_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf31440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf312a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x650e1cf31a20_0;
    %load/vec4 v0x650e1cf31760_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x650e1cf310d0_0;
    %pushi/vec4 88, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf31800_0, 0;
    %load/vec4 v0x650e1cf310d0_0;
    %cmpi/e 88, 0, 8;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %alloc S_0x650e1cf30a50;
    %load/vec4 v0x650e1cf310d0_0;
    %store/vec4 v0x650e1cf30d50_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_cancel.itch_length, S_0x650e1cf30a50;
    %free S_0x650e1cf30a50;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf31960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x650e1cf31190_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31520_0, 0;
    %load/vec4 v0x650e1cf31800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x650e1cf31190_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %jmp T_9.22;
T_9.10 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.11 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.12 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.13 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.14 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.15 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.16 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.17 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf31440_0, 4, 5;
    %jmp T_9.22;
T_9.18 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf312a0_0, 4, 5;
    %jmp T_9.22;
T_9.19 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf312a0_0, 4, 5;
    %jmp T_9.22;
T_9.20 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf312a0_0, 4, 5;
    %jmp T_9.22;
T_9.21 ;
    %load/vec4 v0x650e1cf310d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf312a0_0, 4, 5;
    %jmp T_9.22;
T_9.22 ;
    %pop/vec4 1;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %jmp/0xz  T_9.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf31380_0, 0;
T_9.23 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x650e1cf315e0_0, 0;
T_9.8 ;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x650e1cf31800_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.25, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf31520_0, 0;
T_9.25 ;
T_9.2 ;
T_9.1 ;
    %load/vec4 v0x650e1cf31800_0;
    %load/vec4 v0x650e1cf31a20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmpi/u 23, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf31520_0, 0;
T_9.27 ;
    %load/vec4 v0x650e1cf31190_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_9.29, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31380_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf315e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31520_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf31440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf312a0_0, 0;
    %load/vec4 v0x650e1cf31a20_0;
    %load/vec4 v0x650e1cf310d0_0;
    %pushi/vec4 88, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf31800_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
    %jmp T_9.32;
T_9.31 ;
    %load/vec4 v0x650e1cf31a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.33, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
    %alloc S_0x650e1cf30a50;
    %load/vec4 v0x650e1cf310d0_0;
    %store/vec4 v0x650e1cf30d50_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_cancel.itch_length, S_0x650e1cf30a50;
    %free S_0x650e1cf30a50;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf31960_0, 0;
    %jmp T_9.34;
T_9.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf31800_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf31190_0, 0;
T_9.34 ;
T_9.32 ;
T_9.29 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x650e1cf31bf0;
T_10 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf32f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf33000_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x650e1cf33000_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x650e1cf33000_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf33000_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x650e1cf31bf0;
T_11 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf32f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf32dc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf32c20_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x650e1cf330e0_0;
    %load/vec4 v0x650e1cf32aa0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x650e1cf32770_0;
    %pushi/vec4 68, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf32ea0_0, 0;
    %load/vec4 v0x650e1cf32770_0;
    %cmpi/e 68, 0, 8;
    %jmp/0xz  T_11.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %alloc S_0x650e1cf320f0;
    %load/vec4 v0x650e1cf32770_0;
    %store/vec4 v0x650e1cf323f0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_delete.itch_length, S_0x650e1cf320f0;
    %free S_0x650e1cf320f0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf33000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32ea0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
T_11.7 ;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x650e1cf32880_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32d00_0, 0;
    %load/vec4 v0x650e1cf32ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x650e1cf32880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_11.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_11.17, 6;
    %jmp T_11.18;
T_11.10 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.11 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.12 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.13 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.14 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.15 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.16 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.17 ;
    %load/vec4 v0x650e1cf32770_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf32c20_0, 4, 5;
    %jmp T_11.18;
T_11.18 ;
    %pop/vec4 1;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_11.19, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf32b60_0, 0;
T_11.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x650e1cf32dc0_0, 0;
T_11.8 ;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x650e1cf32ea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf32d00_0, 0;
T_11.21 ;
T_11.2 ;
T_11.1 ;
    %load/vec4 v0x650e1cf32ea0_0;
    %load/vec4 v0x650e1cf330e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf32d00_0, 0;
T_11.23 ;
    %load/vec4 v0x650e1cf32880_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_11.25, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32d00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf32dc0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf32c20_0, 0;
    %load/vec4 v0x650e1cf330e0_0;
    %load/vec4 v0x650e1cf32770_0;
    %pushi/vec4 68, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf32ea0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
    %jmp T_11.28;
T_11.27 ;
    %load/vec4 v0x650e1cf330e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.29, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32ea0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
    %alloc S_0x650e1cf320f0;
    %load/vec4 v0x650e1cf32770_0;
    %store/vec4 v0x650e1cf323f0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_delete.itch_length, S_0x650e1cf320f0;
    %free S_0x650e1cf320f0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf33000_0, 0;
    %jmp T_11.30;
T_11.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf32ea0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf32880_0, 0;
T_11.30 ;
T_11.28 ;
T_11.25 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x650e1cf3a850;
T_12 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf3bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3bcb0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x650e1cf3bcb0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x650e1cf3bcb0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf3bcb0_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x650e1cf3a850;
T_13 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf3bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf3b980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3b810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3b740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3bb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3ba70_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x650e1cf3be80_0;
    %load/vec4 v0x650e1cf3b490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x650e1cf3b250_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf3b550_0, 0;
    %load/vec4 v0x650e1cf3b250_0;
    %cmpi/e 85, 0, 8;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %alloc S_0x650e1cf3ac20;
    %load/vec4 v0x650e1cf3b250_0;
    %store/vec4 v0x650e1cf3aed0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_replace.itch_length, S_0x650e1cf3ac20;
    %free S_0x650e1cf3ac20;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf3bcb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b550_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x650e1cf3b310_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b8e0_0, 0;
    %load/vec4 v0x650e1cf3b550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x650e1cf3b310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_13.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_13.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_13.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_13.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_13.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_13.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_13.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_13.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_13.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_13.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_13.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_13.33, 6;
    %jmp T_13.34;
T_13.10 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.11 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.12 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.13 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.14 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.15 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.16 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.17 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b810_0, 4, 5;
    %jmp T_13.34;
T_13.18 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.19 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.20 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.21 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.22 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.23 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.24 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.25 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3b740_0, 4, 5;
    %jmp T_13.34;
T_13.26 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3bb40_0, 4, 5;
    %jmp T_13.34;
T_13.27 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3bb40_0, 4, 5;
    %jmp T_13.34;
T_13.28 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3bb40_0, 4, 5;
    %jmp T_13.34;
T_13.29 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3bb40_0, 4, 5;
    %jmp T_13.34;
T_13.30 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3ba70_0, 4, 5;
    %jmp T_13.34;
T_13.31 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3ba70_0, 4, 5;
    %jmp T_13.34;
T_13.32 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3ba70_0, 4, 5;
    %jmp T_13.34;
T_13.33 ;
    %load/vec4 v0x650e1cf3b250_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3ba70_0, 4, 5;
    %jmp T_13.34;
T_13.34 ;
    %pop/vec4 1;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %jmp/0xz  T_13.35, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3b610_0, 0;
T_13.35 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x650e1cf3b980_0, 0;
T_13.8 ;
    %pushi/vec4 27, 0, 32;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x650e1cf3b550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.37, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3b8e0_0, 0;
T_13.37 ;
T_13.2 ;
T_13.1 ;
    %load/vec4 v0x650e1cf3b550_0;
    %load/vec4 v0x650e1cf3be80_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmpi/u 27, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 27, 0, 32;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3b8e0_0, 0;
T_13.39 ;
    %load/vec4 v0x650e1cf3b310_0;
    %pad/u 32;
    %cmpi/e 27, 0, 32;
    %jmp/0xz  T_13.41, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b8e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf3b980_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3b810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3b740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3bb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3ba70_0, 0;
    %load/vec4 v0x650e1cf3be80_0;
    %load/vec4 v0x650e1cf3b250_0;
    %pushi/vec4 85, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.43, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3b550_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
    %jmp T_13.44;
T_13.43 ;
    %load/vec4 v0x650e1cf3be80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.45, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b550_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
    %alloc S_0x650e1cf3ac20;
    %load/vec4 v0x650e1cf3b250_0;
    %store/vec4 v0x650e1cf3aed0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_replace.itch_length, S_0x650e1cf3ac20;
    %free S_0x650e1cf3ac20;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf3bcb0_0, 0;
    %jmp T_13.46;
T_13.45 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3b550_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3b310_0, 0;
T_13.46 ;
T_13.44 ;
T_13.41 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x650e1cf33320;
T_14 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf34810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf348b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x650e1cf348b0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x650e1cf348b0_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf348b0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x650e1cf33320;
T_15 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf34810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf343f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf344b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf34310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf34590_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf34230_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x650e1cf34670_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x650e1cf34aa0_0;
    %load/vec4 v0x650e1cf340b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x650e1cf33e20_0;
    %pushi/vec4 69, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf34750_0, 0;
    %load/vec4 v0x650e1cf33e20_0;
    %cmpi/e 69, 0, 8;
    %jmp/0xz  T_15.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %alloc S_0x650e1cf337a0;
    %load/vec4 v0x650e1cf33e20_0;
    %store/vec4 v0x650e1cf33aa0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_exec.itch_length, S_0x650e1cf337a0;
    %free S_0x650e1cf337a0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf348b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
T_15.7 ;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x650e1cf33ee0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf343f0_0, 0;
    %load/vec4 v0x650e1cf34750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x650e1cf33ee0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_15.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_15.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %jmp T_15.36;
T_15.10 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34670_0, 4, 5;
    %jmp T_15.36;
T_15.11 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34670_0, 4, 5;
    %jmp T_15.36;
T_15.12 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34670_0, 4, 5;
    %jmp T_15.36;
T_15.13 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34670_0, 4, 5;
    %jmp T_15.36;
T_15.14 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34670_0, 4, 5;
    %jmp T_15.36;
T_15.15 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34670_0, 4, 5;
    %jmp T_15.36;
T_15.16 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.17 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.18 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.19 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.20 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.21 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.22 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.23 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34310_0, 4, 5;
    %jmp T_15.36;
T_15.24 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34590_0, 4, 5;
    %jmp T_15.36;
T_15.25 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34590_0, 4, 5;
    %jmp T_15.36;
T_15.26 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34590_0, 4, 5;
    %jmp T_15.36;
T_15.27 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34590_0, 4, 5;
    %jmp T_15.36;
T_15.28 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.29 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.30 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.31 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.32 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.33 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.34 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v0x650e1cf33e20_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf34230_0, 4, 5;
    %jmp T_15.36;
T_15.36 ;
    %pop/vec4 1;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmpi/e 29, 0, 32;
    %jmp/0xz  T_15.37, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf34170_0, 0;
T_15.37 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x650e1cf344b0_0, 0;
T_15.8 ;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x650e1cf34750_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf343f0_0, 0;
T_15.39 ;
T_15.2 ;
T_15.1 ;
    %load/vec4 v0x650e1cf34750_0;
    %load/vec4 v0x650e1cf34aa0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmpi/u 30, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 30, 0, 32;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.41, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf343f0_0, 0;
T_15.41 ;
    %load/vec4 v0x650e1cf33ee0_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_15.43, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf343f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf344b0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf34310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf34590_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf34230_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x650e1cf34670_0, 0;
    %load/vec4 v0x650e1cf34aa0_0;
    %load/vec4 v0x650e1cf33e20_0;
    %pushi/vec4 69, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.45, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf34750_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
    %jmp T_15.46;
T_15.45 ;
    %load/vec4 v0x650e1cf34aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.47, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
    %alloc S_0x650e1cf337a0;
    %load/vec4 v0x650e1cf33e20_0;
    %store/vec4 v0x650e1cf33aa0_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_exec.itch_length, S_0x650e1cf337a0;
    %free S_0x650e1cf337a0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf348b0_0, 0;
    %jmp T_15.48;
T_15.47 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf34750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf33ee0_0, 0;
T_15.48 ;
T_15.46 ;
T_15.43 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x650e1cf3c0e0;
T_16 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf3cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3d010_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x650e1cf3d010_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v0x650e1cf3d010_0;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf3d010_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x650e1cf3c0e0;
T_17 ;
    %wait E_0x650e1ce25ce0;
    %load/vec4 v0x650e1cf3cf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3ceb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf3d3d0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x650e1cf3d8e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3d590_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3d840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3d4c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3d190_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x650e1cf3d9d0_0;
    %load/vec4 v0x650e1cf3cdf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x650e1cf3cbb0_0;
    %pushi/vec4 80, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf3ceb0_0, 0;
    %load/vec4 v0x650e1cf3cbb0_0;
    %cmpi/e 80, 0, 8;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %alloc S_0x650e1cf3c580;
    %load/vec4 v0x650e1cf3cbb0_0;
    %store/vec4 v0x650e1cf3c830_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_trade.itch_length, S_0x650e1cf3c580;
    %free S_0x650e1cf3c580;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf3d010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3ceb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
T_17.7 ;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x650e1cf3cc70_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d330_0, 0;
    %load/vec4 v0x650e1cf3ceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x650e1cf3cc70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_17.16, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_17.17, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_17.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_17.19, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_17.25, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_17.26, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_17.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_17.28, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_17.29, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_17.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_17.31, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_17.32, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_17.33, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_17.34, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_17.35, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_17.36, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_17.37, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_17.38, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 6;
    %cmp/u;
    %jmp/1 T_17.39, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_17.40, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_17.41, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_17.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_17.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_17.44, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_17.45, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_17.46, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_17.47, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_17.48, 6;
    %jmp T_17.49;
T_17.10 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d8e0_0, 4, 5;
    %jmp T_17.49;
T_17.11 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d8e0_0, 4, 5;
    %jmp T_17.49;
T_17.12 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d8e0_0, 4, 5;
    %jmp T_17.49;
T_17.13 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d8e0_0, 4, 5;
    %jmp T_17.49;
T_17.14 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d8e0_0, 4, 5;
    %jmp T_17.49;
T_17.15 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d8e0_0, 4, 5;
    %jmp T_17.49;
T_17.16 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.17 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.18 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.19 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.20 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.21 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.22 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.23 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d260_0, 4, 5;
    %jmp T_17.49;
T_17.24 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %pushi/vec4 83, 0, 8; draw_string_vec4
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x650e1cf3d770_0, 0;
    %jmp T_17.49;
T_17.25 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d590_0, 4, 5;
    %jmp T_17.49;
T_17.26 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d590_0, 4, 5;
    %jmp T_17.49;
T_17.27 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d590_0, 4, 5;
    %jmp T_17.49;
T_17.28 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d590_0, 4, 5;
    %jmp T_17.49;
T_17.29 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.30 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.31 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.32 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.33 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.34 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.35 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.36 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d840_0, 4, 5;
    %jmp T_17.49;
T_17.37 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d4c0_0, 4, 5;
    %jmp T_17.49;
T_17.38 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d4c0_0, 4, 5;
    %jmp T_17.49;
T_17.39 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d4c0_0, 4, 5;
    %jmp T_17.49;
T_17.40 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d4c0_0, 4, 5;
    %jmp T_17.49;
T_17.41 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 56, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.42 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 48, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.43 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 40, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.44 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.45 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.46 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.47 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.48 ;
    %load/vec4 v0x650e1cf3cbb0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x650e1cf3d190_0, 4, 5;
    %jmp T_17.49;
T_17.49 ;
    %pop/vec4 1;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_17.50, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3d0f0_0, 0;
T_17.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x650e1cf3d3d0_0, 0;
T_17.8 ;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x650e1cf3ceb0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.52, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3d330_0, 0;
T_17.52 ;
T_17.2 ;
T_17.1 ;
    %load/vec4 v0x650e1cf3ceb0_0;
    %load/vec4 v0x650e1cf3d9d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmpi/u 40, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.54, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3d330_0, 0;
T_17.54 ;
    %load/vec4 v0x650e1cf3cc70_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_17.56, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d330_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x650e1cf3d3d0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x650e1cf3d8e0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3d770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3d590_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3d840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x650e1cf3d4c0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x650e1cf3d190_0, 0;
    %load/vec4 v0x650e1cf3d9d0_0;
    %load/vec4 v0x650e1cf3cbb0_0;
    %pushi/vec4 80, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.58, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x650e1cf3ceb0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
    %jmp T_17.59;
T_17.58 ;
    %load/vec4 v0x650e1cf3d9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3ceb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
    %alloc S_0x650e1cf3c580;
    %load/vec4 v0x650e1cf3cbb0_0;
    %store/vec4 v0x650e1cf3c830_0, 0, 8;
    %callf/vec4 TD_test_wrapper.u_trade.itch_length, S_0x650e1cf3c580;
    %free S_0x650e1cf3c580;
    %subi 1, 0, 6;
    %assign/vec4 v0x650e1cf3d010_0, 0;
    %jmp T_17.61;
T_17.60 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x650e1cf3ceb0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x650e1cf3cc70_0, 0;
T_17.61 ;
T_17.59 ;
T_17.56 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x650e1cf34ca0;
T_18 ;
    %vpi_call/w 9 127 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 9 128 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x650e1cf34ca0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x650e1cf13d50;
T_19 ;
    %vpi_call/w 3 198 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 199 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x650e1cf13d50 {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/test_wrapper.v";
    "../rtl/modules/add_order_decoder.v";
    "../rtl/macros/itch_len.vh";
    "../rtl/modules/cancel_order_decoder.v";
    "../rtl/modules/delete_order_decoder.v";
    "../rtl/modules/executed_order_decoder.v";
    "../rtl/parser.v";
    "../rtl/modules/replace_order_decoder.v";
    "../rtl/modules/trade_decoder.v";
