// Seed: 3619098939
module module_0 #(
    parameter id_12 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_9;
  wire id_10;
  wire id_11, _id_12;
  wire [id_12 : -1  ==  1  -  1] id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd84,
    parameter id_7 = 32'd76
) (
    output wor id_0
    , id_11,
    output wor id_1,
    output tri1 id_2,
    input supply1 _id_3,
    input supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply0 _id_7,
    input wor id_8,
    input wor id_9
);
  logic [id_3 : id_7] id_12;
  wire id_13;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_12,
      id_12,
      id_12,
      id_12,
      id_11,
      id_12
  );
endmodule
