$date
	Mon Nov 30 09:46:01 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BusUser_tb $end
$var wire 4 ! dbus [3:0] $end
$var reg 1 " clk $end
$var reg 1 # en1 $end
$var reg 1 $ en2 $end
$scope module uut1 $end
$var wire 1 " clk $end
$var wire 4 % dbus [3:0] $end
$var wire 1 # en $end
$var reg 4 & indata [3:0] $end
$var reg 4 ' outdata [3:0] $end
$var reg 4 ( private [3:0] $end
$upscope $end
$scope module uut2 $end
$var wire 1 " clk $end
$var wire 4 ) dbus [3:0] $end
$var wire 1 $ en $end
$var reg 4 * indata [3:0] $end
$var reg 4 + outdata [3:0] $end
$var reg 4 , private [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
bz +
bx *
bx )
b0 (
bz '
bx &
bx %
x$
x#
1"
bx !
$end
#10
b1 (
b1 ,
bz !
bz %
bz )
0$
0#
#100
0"
#200
bz *
bz &
1"
#210
b10 ,
b10 (
1#
#300
0"
#400
b10 '
1"
#410
b11 (
b11 ,
b10 !
b10 %
b10 )
#500
0"
#600
b10 *
b10 &
b11 '
1"
#610
b101 ,
b100 (
b11 !
b11 %
b11 )
#700
0"
#800
b100 '
b11 &
b11 *
1"
#810
b101 (
b1000 ,
b100 !
b100 %
b100 )
#900
0"
#1000
b100 *
b100 &
b101 '
1"
#1010
b1100 ,
b110 (
b101 !
b101 %
b101 )
#1100
0"
#1200
b110 '
b101 &
b101 *
1"
#1210
b111 (
b1 ,
b110 !
b110 %
b110 )
0#
#1260
1$
#1300
0"
#1400
b110 *
b1 +
b110 &
bz '
1"
#1410
b10 ,
b1101 (
b1 !
b1 %
b1 )
#1500
0"
#1600
b1 &
b10 +
b1 *
1"
#1610
b1110 (
b11 ,
b10 !
b10 %
b10 )
#1700
0"
#1800
b10 *
b11 +
b10 &
1"
#1810
b100 ,
b0 (
b11 !
b11 %
b11 )
#1900
0"
#2000
b11 &
b100 +
b11 *
1"
#2010
b11 (
b101 ,
b100 !
b100 %
b100 )
#2100
0"
#2200
b100 *
b101 +
b100 &
1"
#2210
b110 ,
b111 (
b101 !
b101 %
b101 )
#2260
0$
#2300
0"
#2400
b101 &
bz +
b101 *
1"
#2410
b1100 (
b1011 ,
bz !
bz %
bz )
#2500
0"
