* CIP: NDA is required as of 08/29/2019
*****************************************************************************
* LM3639_FLASH
*****************************************************************************
* (C) Copyright 2013 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part:LM3639_FLASH
* Date:13MAR2013
* Model Type:TRANSIENT
* Simulator:PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number:
* EVM Users Guide: 
* Datasheet: SNOSC64 –FEBRUARY 2012–REVISED DECEMBER 2012
*
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
.SUBCKT LM3639_FLASH_TRANS EN FLED1 FLED2 GND OUTF STROBE SWF TX VIN  
+ PARAMS: BOOST_FREQ=4e6 BOOST_SEL_IRAMP=130  Flash_Current=750m 
+ Flash_Timer=32 FLED1_EN=1 FLED2_EN=1 MODE_SET=1 STROBE_EN=0 
+ STROBE_POLARITY=1 Switch_Climit=3.1 Torch_Current=28.125m TX_ENABLE=1 
+ TX_POLARITY=1 VIN_MONIOTR_EN=0 VIN_MONIOTR_MODE=1 VIN_MONITOR_THR=3.2

X_U87_U102         U87_N16444929 OV_DSBL INV_DIGITAL
X_U87_U95         U87_N00186 U87_N00186 U87_N16444929 AND2_DIGITAL
V_U87_V1         U87_N00120 GND 5
X_U87_U4         OUTF U87_N00120 U87_N00301 U87_N00086 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U87_V2         U87_N00301 GND 0.12
X_U87_U14         U87_N00086 U87_N00186 BUF_DIGITAL
G_ABM3I3         N17077220 FLED2 VALUE {
+  min(((V(N17077220)-V(FLED2))*(V(ILED)/V(VHR)))*FLED2_EN,V(ILED))    }
V_U3_V2         U3_N00281 0  
+PULSE 0 {BOOST_SEL_IRAMP*1/BOOST_FREQ} 10n {1/BOOST_FREQ-1n } 1n 0 
+ {1/BOOST_FREQ}
E_U3_ABM1         U3_N14557950 0 VALUE { IF(V(U3_N14558230) > 0.5, V(U3_N00096)
+  , 0)    }
E_U3_ABM2         N16770778 0 VALUE { IF(V(U3_N16347413) > 0.5, V(U3_N00281) ,
+  0)    }
X_U3_U2         EN_OUT U3_N14558230 BUF_DIGITAL
X_U3_U3         EN_OUT U3_N16347413 BUF_DIGITAL
X_U3_U1         U3_N14557950 N16770732 BUF_DIGITAL
V_U3_V1         U3_N00096 0  
+PULSE 0 1 0 1n 1n 10n {1/BOOST_FREQ}
R_R8         N17134232 N17126058  1 TC=0,0 
V_U1_V7         U1_N16794801 GND 0.55m
G_U1_ABM2I3         GND U1_N16783959 VALUE { (((V(VFB) - V(N16921542))*3.85u)) 
+    }
X_U1_H1    U1_N16804622 U1_N16790350 U1_N16798373 GND loop_implementation_U1_H1
+  
E_U1_E1         U1_N16804622 GND U1_N16783959 GND 40
R_U1_R6         GND U1_N16790350  12k TC=0,0 
R_U1_RO         GND U1_N16783959  80Meg  
E_U1_ABM1         COMP1 0 VALUE { limit(V(U1_N16798373),2u,200u)    }
D_U1_D6         U1_N16794801 U1_N16783959 D_D1 
D_U1_D7         U1_N16783959 U1_N16816238 D_D1 
R_U1_R5         U1_N16791713 U1_N16783959  130k TC=0,0 
C_U1_C1         GND U1_N16791713  100p  
V_U1_V6         U1_N16816238 GND 45m
E_ABM4         ILED 0 VALUE { V(N16922434)*V(UVSHUTDOWN)    }
E_U2_ABM4         U2_N16804524 0 VALUE { IF (V(U2_N168044910) > 0.5 , 1.5/50000
+  , Switch_Climit/50000   )    }
X_U2_U10         NORMAL_MODE U2_N168044910 BUF_DIGITAL
X_U2_U96         U2_ISENSE U2_N16804524 U2_N16810275 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM8         U2_ICTRL 0 VALUE { V(COMP1)-V(N16770778)    }
X_U2_U9         U2_N16810275 U2_CBC BUF_DIGITAL
X_U2_U97         U2_N16808496 U2_CBC U2_N16806075 OR2_DIGITAL
X_U2_U7         N16770732 U2_N16806075 PWM_CLK U2_NU SRLATCH_SHP_DIGITAL
X_U2_U601         U2_ISENSE U2_ICTRL U2_N16816764 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U2_E1         U2_ISENSE GND S1 GND {1/2500}
X_U2_U8         U2_N16816764 U2_N16808496 BUF_DIGITAL
R_R1         N16921931 N16922434  100 TC=0,0 
D_D4         N17044440 N17041902 D_D1 
R_R5         GND FLED1  1e12 TC=0,0 
V_U557_V2         U557_N00301 GND 0.4
X_U557_U90         U557_N00086 EN_OUT buf_delay_digital PARAMS: TPLH=2n TPHL=2n
X_U557_U4         EN U557_N00120 U557_N00301 U557_N00086 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U557_V1         U557_N00120 GND 1.2
E_ABM9         N17011099 0 VALUE { max(V(FLED1),V(FLED2))    }
R_R7         N17041902 N17044440  1 TC=0,0 
R_R2         GND TX  300k TC=0,0 
E_ABM7         N17010813 0 VALUE { (V(VHR)+20m)    }
R_R4         GND FLED2  1e12 TC=0,0 
X_U4         N17010813 N17011916 N17180343 N17134232 COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_C1         GND N16922434  1n  
C_C4         GND N17126058  1n  
X_U16         N17126058 N17146333 BUF_DIGITAL
E_ABM2         N16921931 0 VALUE {
+  if((V(OUTF))<2.3,0,IF(V(Normal_Mode_Inv)<0.5,V(ILED_CURRENT)/128,V(ISET_MUL)))
+     }
E_ABM6         N17041902 0 VALUE { ( V(OUTF)  
+ -V(N17011099) )    }
C_C3         GND N17044440  1n  
V_V6         N17077220 OUTF 0Vdc
E_ABM3         VFB 0 VALUE { max(V(FLED1),V(FLED2))    }
V_V4         $G_MYDPWR GND 1
E_ABM8         N17011916 0 VALUE { IF(V(OUTF)>(V(VIN)-0.25),V(N17044440),1)   
+  }
E_ABM5         VHR 0 VALUE { IF(V(VHR_SET)>0.5,0.28,0.18)    }
V_U569_V2         U569_N16384106 U569_N16388267 5.7m
E_U569_ABM7         U569_N16456240 0 VALUE {
+  IF(V(MODE)>0.5,(IF(V(U569_TX_INTERNAL)>0.5,1,0)),1)    }
X_U569_U164         U569_N16456409 VHR_SET INV_DIGITAL
E_U569_ABM4         U569_N16430368 0 VALUE { STROBE_EN    }
X_U569_U10         U569_N16429272 U569_N16398319 BUF_DIGITAL
X_U569_U153         U569_N16456240 U569_N16456268 U569_N16456409 OR2_DIGITAL
X_U569_U165         U569_N16430368 U569_N16512139 INV_DIGITAL
E_U569_ABM50         U569_N16408564 0 VALUE { IF((VIN_MONIOTR_MODE==0),
+ {2*Torch_Current},1u)    }
V_U569_V1         U569_N00099 GND  
+PULSE 0 1 1n 1n 1n 50n 8u
X_U569_U163         TX U569_TX_INV INV_DIGITAL
E_U569_ABM3         U569_MODE_SET 0 VALUE { MODE_SET    }
X_U569_U9         U569_N16429672 U569_N16429116 BUF_DIGITAL
X_U569_U570         U569_N16381106 U569_FLASH_TIMEOUT one_shot PARAMS:  T=
+ {Flash_Timer*1000000}
X_U569_U16         U569_N16431488 U569_TX_INTERNAL BUF_DIGITAL
X_U569_U142         U569_FLASH_SHUT U569_N16452545 U569_N16470524 UVSHUTDOWN
+  AND3_DIGITAL
X_U569_U122         U569_STROBE_CHECK U569_N16381715 U569_N16509442
+  AND2_DIGITAL
X_U569_U166         U569_VMONITOR_MODE U569_N16414577 INV_DIGITAL
X_U569_U15         U569_N16430892 U569_STROBE_INTERNAL BUF_DIGITAL
G_U569_ABM2I1         GND ISET_MUL VALUE { (V(U569_N00099) *
+  V(U569_EN_INT)*V(U569_NORMAL_MODE_INV1)*V(ILED_CURRENT)/128)    }
E_U569_ABM52         U569_N16433681 0 VALUE { IF(V(VIN)>2.45,1,0)    }
E_U569_ABM1         U569_NORMAL_LED_CURRENT 0 VALUE {
+  IF(V(MODE)>0.5,(IF(V(U569_TX_INTERNAL)>0.5,
+ {2*Torch_Current},Flash_Current)),(IF((MODE_SET==0),Torch_Current,1u)))    }
E_U569_ABM53         ILED_CURRENT 0 VALUE {
+  IF(V(U569_IVFM)>0.5,V(U569_N16408564),V(U569_NORMAL_LED_CURRENT))    }
X_U569_U119         U569_FLASH_TIMEOUT U569_N16381106 MODE AND2_DIGITAL
E_U569_ABM2         U569_N16384106 0 VALUE { {V(ILED_CURRENT)}    }
E_U569_ABM54         U569_VMONITOR_MODE 0 VALUE { IF((VIN_MONIOTR_MODE==0),1,0)
+     }
X_U569_U161         NORMAL_MODE U569_N16517883 INV_DIGITAL
C_U569_C1         GND ISET_MUL  50n  
X_U569_U1212         U569_IVFM U569_VMONITOR_MODE U569_N16456268 AND2_DIGITAL
X_U569_U12         U569_N16433681 U569_N16452545 BUF_DIGITAL
X_U569_U120         U569_N16509442 U569_EN_INT U569_N16381106 AND2_DIGITAL
D_U569_D1         ISET_MUL U569_N16388267 D_D1 
X_U569_U97         U569_N16512139 U569_STROBE_INTERNAL U569_STROBE_CHECK
+  OR2_DIGITAL
E_U569_ABM30         U569_N16429672 0 VALUE { IF(V(VIN)>VIN_MONITOR_THR,0,1)   
+  }
E_U569_ABM56         U569_EN_INT 0 VALUE { IF(V(U569_N16516413)>0.5,1,0)     }
E_U569_ABM40         U569_N16429272 0 VALUE { VIN_MONIOTR_EN    }
E_U569_ABM8         U569_NORMAL_MODE_INV1 0 VALUE { if((V(OUTF))<2.3,0,1)    }
E_U569_ABM6         U569_N16431488 0 VALUE {
+  IF((TX_POLARITY==1),V(TX),V(U569_TX_INV))    }
X_U569_U4         U569_N16414577 U569_IVFM U569_N16470524 NAND2_DIGITAL
E_U569_ABM57         NORMAL_MODE_INV 0 VALUE { IF(V(U569_N16517883)>0.5,1,0)   
+   }
X_U569_U13         U569_MODE_SET U569_N16381715 BUF_DIGITAL
X_U569_U14         EN_OUT U569_N16516413 BUF_DIGITAL
E_U569_ABM55         U569_N16469949 0 VALUE { IF((V(U569_STROBE_CHECK) <0.5 |
+  V(U569_MODE_SET)>0.5),(IF(V(MODE)>0.5,1,0)),1)    }
X_U569_U17         U569_N16469949 U569_FLASH_SHUT BUF_DIGITAL
X_U569_U1210         U569_N16429116 U569_N16398319 U569_IVFM AND2_DIGITAL
X_U569_U162         STROBE U569_STROBE_INV INV_DIGITAL
E_U569_ABM5         U569_N16430892 0 VALUE {
+  IF((STROBE_POLARITY==1),V(STROBE),V(U569_STROBE_INV))    }
V_V3         N17180343 GND 0.005
E_ABM1         N16921542 0 VALUE { IF(V(VHR_SET)>0.5,V(OUTF)-0.28,V(OUTF)-0.18)
+     }
V_V5         $G_MYDGND GND 0
R_U25_R1         GND S1  50m TC=0,0 
X_U25_U98         U25_PASS_MODE U25_N16777530 INV_DIGITAL
X_U25_U140         U25_PMOS_DRIVE NORMAL_MODE U25_N16800260 U25_N16814104
+  OR3_DIGITAL
X_U25_U93         U25_N167772330 U25_N16777254 buf_delay_digital PARAMS:
+  TPLH=2n TPHL=2n
E_U25_ABM2         U25_N168423040 0 VALUE { max(V(VIN), V(OUTF))    }
X_U25_S4    U25_N16800260 GND OUTF GND Power_Switches_U25_S4 
X_U25_U94         U25_N16777619 U25_N167772441 buf_delay_digital PARAMS:
+  TPLH=2n TPHL=2n
X_U25_F1    SWF U25_N16777426 GND OUTF Power_Switches_U25_F1 
X_U25_U141         UVSHUTDOWN OV_DSBL EN_OUT U25_SHUTDOWN AND3_DIGITAL
X_U25_U99         U25_N16777254 U25_NMOS_DRIVE INV_DIGITAL
D_U25_D5         S1 SWF D_D1 
E_U25_GAIN1         U25_HDRV1 0 VALUE {5 * V(U25_N16777173)}
R_U25_R2         U25_N168423040 U25_N16843191  1 TC=0,0 
X_U25_U90         U25_PASMOD_CHK U25_PASS_MODE buf_delay_digital PARAMS:
+  TPLH=2n TPHL=2n
C_U25_C1         GND U25_N16843191  1n  
X_U25_U143         UVSHUTDOWN EN_OUT NORMAL_MODE U25_N16777596 AND3_DIGITAL
X_U25_U92         U25_N16777530 NORMAL_MODE buf_delay_digital PARAMS: TPLH=2n
+  TPHL=2n
X_U25_U4         U25_PWM_CLK1 U25_PMOS_DRIVE U25_N167772330 NAND2_DIGITAL
V_U25_V14         SWF U25_N16777473 0Vdc
X_U25_U142         U25_PASS_MODE U25_NMOS_DRIVE U25_SHUTDOWN U25_N16777173
+  AND3_DIGITAL
G_U25_G1         U25_N16777473 OUTF U25_N16777596 GND {200m}
X_U25_U121         PWM_CLK VHR_PASSMODE U25_PWM_CLK1 AND2_DIGITAL
X_U25_U102         U25_SHUTDOWN U25_N16800260 INV_DIGITAL
X_U25_U96         U25_N167772441 U25_PMOS_DRIVE buf_delay_digital PARAMS:
+  TPLH=2n TPHL=2n
X_U25_S2    U25_N16777375 GND U25_N16777473 OUTF Power_Switches_U25_S2 
E_U25_ABM1         U25_PASMOD_CHK 0 VALUE { IF(V(OUTF)>ABS((V(VIN)-0.25)),1,0) 
+    }
X_U25_S3    U25_HDRV1 GND SWF S1 Power_Switches_U25_S3 
V_U25_V13         U25_N16777538 U25_N16843191 0.6
X_U25_U5         U25_N16777254 U25_N16777225 U25_N16777619 NAND2_DIGITAL
D_U25_D4         U25_N16777426 U25_N16777538 D_D1 
E_U25_GAIN2         U25_N16777375 0 VALUE {5 * V(U25_N16814104)}
X_U25_U100         U25_PWM_CLK1 U25_N16777225 INV_DIGITAL
R_R3         GND STROBE  300k TC=0,0 
G_ABM3I1         N17077220 FLED1 VALUE {
+  MIN(((V(N17077220)-V(FLED1))*(V(ILED)/V(VHR)))*FLED1_EN, V(ILED))    }
X_U7         N17146333 GND VHR_PASSMODE NAA222 SRLATCH_RHP_DIGITAL
.IC         V(U569_N16381106 )=0
.IC         V(ISET_MUL )=0
.ENDS LM3639_FLASH_TRANS
*$
.subckt loop_implementation_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends loop_implementation_U1_H1
*$
.subckt Power_Switches_U25_S4 1 2 3 4  
S_U25_S4         3 4 1 2 _U25_S4
RS_U25_S4         1 2 1G
.MODEL         _U25_S4 VSWITCH Roff=100e6 Ron=1 Voff=0.1V Von=0.9V
.ends Power_Switches_U25_S4
*$
.subckt Power_Switches_U25_F1 1 2 3 4  
F_U25_F1         3 4 VF_U25_F1 1
VF_U25_F1         1 2 0V
.ends Power_Switches_U25_F1
*$
.subckt Power_Switches_U25_S2 1 2 3 4  
S_U25_S2         3 4 1 2 _U25_S2
RS_U25_S2         1 2 1G
.MODEL         _U25_S2 VSWITCH Roff=100e9 Ron=85m Voff=0.8 Von=0.2
.ends Power_Switches_U25_S2
*$
.subckt Power_Switches_U25_S3 1 2 3 4  
S_U25_S3         3 4 1 2 _U25_S3
RS_U25_S3         1 2 1G
.MODEL         _U25_S3 VSWITCH Roff=1e6 Ron=75m Voff=0.0V Von=1.0V
.ends Power_Switches_U25_S3
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.01  )
*$
.MODEL DD D( IS=1F N=0.01 TT = 10p )
*$
.MODEL D_D D( IS=1e-15 TT=10p Rs=0.05 N=.01  )

*$
.SUBCKT DLED A K PARAMS: VF=0
G_ABM2I1         A_INT K VALUE { 2.43887E-11 * PWRS(V(A_INT)-V(K),17.42) }
R_R6         A_INT K  100E9  
V_V4         A A_INT {VF}
C_C4         A_INT K  50p   
.ENDS DLED
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.subckt one_shot in out params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT AND2_digital  A B  Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 AND(2)DPWR  DGND A B Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS AND2_digital
*$
.SUBCKT INV_digital  A Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 INV DPWR  DGND A Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS INV_digital
*$
.SUBCKT BUF_DELAY_digital  A Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
+     PARAMS: TPLH=10n TPHL=10n
U1 BUF DPWR  DGND A Y gate_timing_model_delay gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.model gate_timing_model_delay ugate (
+	tplhmn={TPLH} tplhty={TPLH}	tplhmx={TPLH}
+	tphlmn={TPHL} tphlty={TPHL}	tphlmx={TPHL}
+	)
.ENDS BUF_DELAY_digital
*$
.SUBCKT OR2_digital  A B  Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 OR(2)DPWR  DGND A B Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS OR2_digital
*$
.SUBCKT AND3_digital  A B C  Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 AND(3)DPWR  DGND A B C Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS AND3_digital
*$
.SUBCKT OR3_digital  A B C  Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 OR(3)DPWR  DGND A B C Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS OR3_digital
*$
.SUBCKT AND4_digital  A B C D Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 AND(4)DPWR  DGND A B C D Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS AND4_digital
*$
.SUBCKT BUF_digital  A Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 BUF DPWR  DGND A Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS BUF_digital
*$
.SUBCKT NAND2_digital  A B  Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
U1 NAND(2)DPWR  DGND A B Y gate_timing_model gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.ENDS NAND2_digital
*$
.SUBCKT INV_DELAY_digital  A Y
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
+     PARAMS: TPLH=10n TPHL=10n
U1 INV DPWR  DGND A Y gate_timing_model_delay gate_io_model MNTYMXDLY=2 IO_LEVEL=1
.model gate_timing_model_delay ugate (
+	tplhmn={TPLH} tplhty={TPLH}	tplhmx={TPLH}
+	tphlmn={TPHL} tphlty={TPHL}	tphlmx={TPHL}
+	)
.ENDS INV_DELAY_digital
*$
.model SRLatch_IO_Model uio (
+	drvh=1		drvl=1
+	AtoD1="AtoD_ff_elab"		AtoD2="AtoD_ff_elab"
+	AtoD3="AtoD_ff_elab"		AtoD4="AtoD_ff_elab"
+	DtoA1="DtoA_ff_elab"		DtoA2="DtoA_ff_elab"
+	DtoA3="DtoA_ff_elab"		DtoA4="DtoA_ff_elab"
+	tswhl1=2ns		tswlh1=2ns
+	tswhl2=2ns		tswlh2=2ns
+	tswhl3=2ns		tswlh3=2ns
+	tswhl4=2ns	      tswlh4=2ns
+	DIGPOWER="DIGIFPWR_elab"
+	)
*$
.model SRLatch_Timing_Model ugff (
+	twpclmn=10ns twpclty=10ns twpclmx=10ns	
+	tpdqlhmn=5ns tpdqlhty=5ns tpdqlhmx=5ns	
+	tpdqhlmn=5ns tpdqhlty=5ns tpdqhlmx=5ns	
+	tppcqlhmn=5ns tppcqlhty=5ns tppcqlhmx=5ns
+	tppcqhlmn=5ns tppcqhlty=5ns tppcqhlmx=5ns
+	)
*$
.model FF_IO_Model uio (
+	drvh=1		drvl=1
+	AtoD1="AtoD_ff_elab"		AtoD2="AtoD_ff_elab"
+	AtoD3="AtoD_ff_elab"		AtoD4="AtoD_ff_elab"
+	DtoA1="DtoA_ff_elab"		DtoA2="DtoA_ff_elab"
+	DtoA3="DtoA_ff_elab"		DtoA4="DtoA_ff_elab"
+	tswhl1=2ns		tswlh1=2ns
+	tswhl2=2ns		tswlh2=2ns
+	tswhl3=2ns		tswlh3=2ns
+	tswhl4=2ns	      tswlh4=2ns
+	DIGPOWER="DIGIFPWR_elab"
+	)
*$
.model FF_Timing_Model ueff (
+	twpclmn=10ns twpclty=10ns twpclmx=10ns	
+     twclklmn=10ns twclklty=10ns twclklmx=10ns
+     twclkhmn=10ns twclkhty=10ns twclkhmx=10ns
+	tsudclkmn=10ns tsudclkty=10ns	tsudclkmx=10ns
+     thdclkmn=3ns thdclkty=3ns thdclkmx=3ns
+	tppcqlhmn=5ns tppcqlhty=5ns tppcqlhmx=5ns	
+	tppcqhlmn=5ns tppcqhlty=5ns tppcqhlmx=5ns	
+	tpclkqlhmn=5ns tpclkqlhty=5ns	tpclkqlhmx=5ns
+	tpclkqhlmn=5ns tpclkqhlty=5ns	tpclkqhlmx=5ns
+	)
*$
.model gate_timing_model ugate (
+	tplhmn=2ns tplhty=2ns	tplhmx=2ns
+	tphlmn=2ns tphlty=2ns	tphlmx=2ns
+	)
*$
.model gate_io_model uio (
+	drvh=1	drvl=1
+	AtoD1="AtoD_gate_elab"	AtoD2="AtoD_gate_elab"
+	AtoD3="AtoD_gate_elab"	AtoD4="AtoD_gate_elab"
+	DtoA1="DtoA_gate_elab"	DtoA2="DtoA_gate_elab"
+	DtoA3="DtoA_gate_elab"	DtoA4="DtoA_gate_elab"
+     tswhl1=1ns		tswlh1=1ns
+     tswhl2=1ns		tswlh2=1ns
+     tswhl3=1ns		tswlh3=1ns
+     tswhl4=1ns		tswlh4=1ns
+	DIGPOWER="DIGIFPWR_elab"
+     INLD=0
+     INR=100MEG
+     OUTLD=0
+	)
*$
.SUBCKT SRLATCH_RHP_digital S R Q QB
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
X_U2         S N00332 S_int AND2_digital
X_U3         R N00332 INV_digital
V1_preset int_preset_b 0 1
V1_clear int_clear_b 0 1
V1_gate int_gate 0 1
U1 SRFF(1)
+  DPWR DGND
+  int_preset_b int_clear_b int_gate
+  S_int R 
+  Q  QB
+  SRLatch_Timing_Model SRLatch_IO_Model MNTYMXDLY=2 IO_LEVEL=1
.ENDS SRLATCH_RHP_digital
*$
.SUBCKT SRLATCH_SHP_digital S R Q QB
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
X_U2         R N00332 R_int AND2_digital
X_U3         S N00332 INV_digital
V1_preset int_preset_b 0 1
V1_clear int_clear_b 0 1
V1_gate int_gate 0 1
U1 SRFF(1)
+  DPWR DGND
+  int_preset_b int_clear_b int_gate
+  S R_int 
+  Q  QB
+  SRLatch_Timing_Model SRLatch_IO_Model MNTYMXDLY=2 IO_LEVEL=1
.ENDS SRLATCH_SHP_digital
*$
.SUBCKT DFFSBRB_RHP_digital D CLK RB SB  Q QB
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
X_U2         SB N00332 SB_int OR2_digital
X_U3         RB N00332 INV_digital
U1 DFF(1)
+  DPWR DGND
+  SB_int RB  CLK
+  D
+  Q
+  QB
+  FF_Timing_Model FF_IO_Model MNTYMXDLY=2 IO_LEVEL=1
.ENDS DFFSBRB_RHP_digital
*$
.SUBCKT DFFSBRB_SHP_digital D CLK RB SB  Q QB
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
X_U2         RB N00332 RB_int OR2_digital
X_U3         SB N00332 INV_digital
U1 DFF(1)
+  DPWR DGND
+  SB  RB_int  CLK
+  D
+  Q
+  QB
+  FF_Timing_Model FF_IO_Model MNTYMXDLY=2 IO_LEVEL=1
*
.ENDS DFFSBRB_SHP_digital
.subckt DtoA_gate_elab  D A  DPWR DGND
N1  A DGND DPWR elab_inputmodel DGTLNET=D gate_io_model
.ends DtoA_gate_elab
*$
.subckt DtoA_ff_elab  D A  DPWR DGND
N1  A DGND DPWR elab_inputmodel DGTLNET=D FF_IO_model
.ends DtoA_ff_elab
***This uses the elab_inputmodel
*$
.model elab_inputmodel dinput (
+	s0name="0"	s0tsw=1ns	s0rlo=1	s0rhi=1k ; 1 ohm , 1mV
+	s1name="1"	s1tsw=1ns	s1rlo=1k	s1rhi=1 ; 1 ohm, 0.999v
+	s2name="X"	s2tsw=1ns	s2rlo=1	s2rhi=1k ; made sure that X is logic low 
+ chi=0 clo=0
)
*$
.subckt AtoD_gate_elab  A D  DPWR DGND
+	params: CAPACITANCE=0
O0  A DGND elab_outputmodel DGTLNET=D gate_io_model
.ends AtoD_gate_elab
*$
.subckt AtoD_ff_elab  A D  DPWR DGND
+	params: CAPACITANCE=0
O0  A DGND elab_outputmodel DGTLNET=D FF_IO_model
.ends AtoD_ff_elab
*$
.model elab_outputmodel doutput (
+	s1name="0"	s1vlo=-1	s1vhi=0.7
+	s2name="1"	s2vlo=0.7	s2vhi=1.2
+     cload=0
)
*$
.subckt DIGIFPWR_elab  AGND
+	optional: DPWR=$G_MYDPWR DGND=$G_MYDGND
+	params:   VOLTAGE=1.0v REFERENCE=0v
.ends DIGIFPWR_elab
*$
