// Seed: 2508969966
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    input tri1 id_0
);
  assign #1 id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  genvar id_3;
  uwire id_4;
  always @(id_2 == 1) begin : LABEL_0
    id_2 = id_4 < id_2;
  end
endmodule
