
=== SCC ===
input           clk             // main clock signal
input           reset           // sets all regs to known state
input [31:0]    in_mem          // instructions being fetched
input [31:0]    data_in         // data read from memory

output [31:0]   in_mem_addr     // address pointed to in instruction memory
output          in_mem_en       // enable instruction memory fetch
output [31:0]   data_addr       // address pointed to in data memory
output [31:0]   data_out        // data to write to memory
output          data_read       // control reading data
output          data_write      // control writing data

=== TestBench ===
wire            clk             // clock signal
wire            reset           // reset signal
wire [31:0]     instruction     // instruction to be executed     

reg [31:0]      results         // results of SCC (what gets written to data memory)

=== Instruction Memory ===
input           clk             // clock signal
input [31:0]    address         // register location

output [31:0]   instruction     // instruction to be executed

=== Data/Results Memory ===
input           clk             // clock signal
input           read            // output enable
input           write           // input enable
input [31:0]    address         // register location

output [31:0]   data            // stored data in [address]