<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1685799829">
  <File Type="ROUTE-PWR" Name="Adder_3_Bit_power_routed.rpt"/>
  <File Type="PA-TCL" Name="Adder_3_Bit.tcl"/>
  <File Type="BITSTR-BMM" Name="Adder_3_Bit_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="Adder_3_Bit_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="Adder_3_Bit_reports.tcl"/>
  <File Type="OPT-DCP" Name="Adder_3_Bit_opt.dcp"/>
  <File Type="OPT-DRC" Name="Adder_3_Bit_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="Adder_3_Bit.hwdef"/>
  <File Type="PWROPT-DCP" Name="Adder_3_Bit_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="Adder_3_Bit_placed.dcp"/>
  <File Type="PLACE-IO" Name="Adder_3_Bit_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="Adder_3_Bit_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Adder_3_Bit_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="Adder_3_Bit_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Adder_3_Bit_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="Adder_3_Bit.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Adder_3_Bit_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="Adder_3_Bit.bin"/>
  <File Type="PHYSOPT-DCP" Name="Adder_3_Bit_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="Adder_3_Bit.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="Adder_3_Bit_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="Adder_3_Bit_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="Adder_3_Bit_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="Adder_3_Bit_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Adder_3_Bit_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="Adder_3_Bit_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="Adder_3_Bit.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="Adder_3_Bit_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="Adder_3_Bit.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="Adder_3_Bit_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="Adder_3_Bit_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="Adder_3_Bit.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="Adder_3_Bit_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="Adder_3_Bit_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Adder_3_Bit_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Adder_3_Bit_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="Adder_3_Bit_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="Adder_3_Bit_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="Adder_3_Bit_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="Adder_3_Bit_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="Adder_3_Bit_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="Adder_3_Bit_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Adder_3_Bit_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="Adder_3_Bit_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="Adder_3_Bit.bit"/>
  <File Type="BITSTR-RBT" Name="Adder_3_Bit.rbt"/>
  <File Type="BITSTR-NKY" Name="Adder_3_Bit.nky"/>
  <File Type="BG-DRC" Name="Adder_3_Bit.drc"/>
  <File Type="RDI-RDI" Name="Adder_3_Bit.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/FA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/FA.vhd"/>
        <Attr Name="ImportTime" Val="1679089311"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/HA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/UOM/2nd Semester/Computer organization and Digital Design/Lab 3/Lab_3 RCA/Lab_3.srcs/sources_1/new/HA.vhd"/>
        <Attr Name="ImportTime" Val="1679079810"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Adder_3_Bit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/UOM/2nd Semester/Computer organization and Digital Design/Nanoproc Junk/Nanoprocessor/program_counter.srcs/sources_1/new/Adder_3_Bit.vhd"/>
        <Attr Name="ImportTime" Val="1685530186"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RCA_4.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Adder_3_Bit"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
