cocci_test_suite() {
	dma_cap_mask_t cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 977 */;
	void __iomem *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 976 */;
	struct resource *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 975 */;
	struct platform_device *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 970 */;
	int __init cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 970 */;
	struct fsmc_nand_timings {
		u8 tclr;
		u8 tar;
		u8 thiz;
		u8 thold;
		u8 twait;
		u8 tset;
	} cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 96 */;
	const struct nand_controller_ops cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 947 */;
	struct device_node *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 833 */;
	bool cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 823 */;
	unsigned long *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 812 */;
	u32 cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 750 */;
	u32 cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 749 */[8];
	struct nand_chip *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 745 */;
	struct mtd_oob_region cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 699 */;
	u16 cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 687 */[7];
	unsigned int cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 608 */;
	const struct nand_op_instr *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 606 */;
	const struct nand_operation *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 602 */;
	u32 *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 561 */;
	uintptr_t cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 559 */;
	unsigned long cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 465 */;
	dma_cookie_t cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 464 */;
	dma_addr_t cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 463 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 462 */;
	struct dma_device *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 461 */;
	struct dma_chan *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 460 */;
	enum dma_data_direction cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 458 */;
	struct fsmc_nand_data *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 452 */;
	void *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 450 */;
	void cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 450 */;
	u8 *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 437 */;
	int cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 437 */;
	const u8 *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 422 */;
	struct fsmc_nand_timings cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 334 */;
	const struct nand_data_interface *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 331 */;
	struct fsmc_nand_timings *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 276 */;
	const struct nand_sdr_timings *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 275 */;
	struct fsmc_nand_data cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 244 */;
	const struct mtd_ooblayout_ops cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 190 */;
	struct mtd_oob_region *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 159 */;
	struct mtd_info *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 158 */;
	struct fsmc_nand_data {
		struct nand_controller base;
		u32 pid;
		struct nand_chip nand;
		unsigned int bank;
		struct device *dev;
		enum access_mode mode;
		struct clk *clk;
		struct dma_chan *read_dma_chan;
		struct dma_chan *write_dma_chan;
		struct completion dma_access_complete;
		struct fsmc_nand_timings *dev_timings;
		dma_addr_t data_pa;
		void __iomem *data_va;
		void __iomem *cmd_va;
		void __iomem *addr_va;
		void __iomem *regs_va;
	} cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 134 */;
	struct platform_driver cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 1183 */;
	const struct of_device_id cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 1176 */[];
	struct device *cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 1159 */;
	enum access_mode{USE_DMA_ACCESS=1, USE_WORD_ACCESS,} cocci_id/* drivers/mtd/nand/raw/fsmc_nand.c 105 */;
}
