module demux(

	input S0, S1, S2, Din,

	output Y0, Y1, Y2, Y3, Y4, Y5, Y6, Y7);

and(Y0, Din, ~S0, ~S1, ~S2);

and(Y1, Din, S0, ~S1, ~S2);

and(Y2, Din, ~S0, S1, ~S2);

and(Y3, Din, S0, S1, ~S2);

and(Y4, Din, ~S0, ~S1, S2);

and(Y5, Din, S0, ~S1, S2);

and(Y6, Din, ~S0, S1, S2);

and(Y7, Din, S0, S1, S2);

endmodule
