Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 13:09:12 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                      Enable Signal                      |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                          |                                                         |                                                          |                1 |              6 |
|  clk_IBUF_BUFG                          |                                                         | control_unit/reset_n                                     |                4 |              8 |
|  clk_IBUF_BUFG                          | datapath/leftPaddle[9]_i_1_n_0                          | datapath/p_0_in_0                                        |                5 |              9 |
|  clk_IBUF_BUFG                          | datapath/NES_counter/processQ0                          | control_unit/SR[0]                                       |                4 |             10 |
|  datapath/video/clk_wiz_0/inst/clk_out1 | datapath/video/vga/Column_Counter/processQ0             | datapath/video/vga/Column_Counter/processQ[9]_i_1__0_n_0 |                4 |             10 |
|  datapath/video/clk_wiz_0/inst/clk_out1 | datapath/video/vga/Column_Counter/E[0]                  | datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0       |                3 |             10 |
|  clk_IBUF_BUFG                          | control_unit/FSM_onehot_state_NESController[18]_i_1_n_0 | control_unit/reset_n                                     |                3 |             19 |
|  clk_IBUF_BUFG                          | datapath/NES_delay_counter/processQ0                    | datapath/NES_delay_counter/processQ[0]_i_1__2_n_0        |                6 |             21 |
+-----------------------------------------+---------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


