
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 1.78000000000000000000;
1.78000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_0";
mvm_16_16_20_0
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_0'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_0' with
	the parameters "16,16,20,0". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g0 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g0' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g0' with
	the parameters "1,16,20,0|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g0 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g0' with
	the parameters "20,0". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:27: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:34: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g0 line 29 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 846 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g0_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g0_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'multipath_k16_p16_b20_g0'
  Processing 'mvm_16_16_20_0'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g0_1_DW01_add_0'
  Processing 'mac_b20_g0_2_DW01_add_0'
  Processing 'mac_b20_g0_3_DW01_add_0'
  Processing 'mac_b20_g0_4_DW01_add_0'
  Processing 'mac_b20_g0_5_DW01_add_0'
  Processing 'mac_b20_g0_6_DW01_add_0'
  Processing 'mac_b20_g0_7_DW01_add_0'
  Processing 'mac_b20_g0_8_DW01_add_0'
  Processing 'mac_b20_g0_9_DW01_add_0'
  Processing 'mac_b20_g0_10_DW01_add_0'
  Processing 'mac_b20_g0_11_DW01_add_0'
  Processing 'mac_b20_g0_12_DW01_add_0'
  Processing 'mac_b20_g0_13_DW01_add_0'
  Processing 'mac_b20_g0_14_DW01_add_0'
  Processing 'mac_b20_g0_15_DW01_add_0'
  Processing 'mac_b20_g0_0_DW01_add_0'
  Mapping 'mac_b20_g0_1_DW_mult_tc_0'
  Mapping 'mac_b20_g0_2_DW_mult_tc_0'
  Mapping 'mac_b20_g0_3_DW_mult_tc_0'
  Mapping 'mac_b20_g0_4_DW_mult_tc_0'
  Mapping 'mac_b20_g0_5_DW_mult_tc_0'
  Mapping 'mac_b20_g0_6_DW_mult_tc_0'
  Mapping 'mac_b20_g0_7_DW_mult_tc_0'
  Mapping 'mac_b20_g0_8_DW_mult_tc_0'
  Mapping 'mac_b20_g0_9_DW_mult_tc_0'
  Mapping 'mac_b20_g0_10_DW_mult_tc_0'
  Mapping 'mac_b20_g0_11_DW_mult_tc_0'
  Mapping 'mac_b20_g0_12_DW_mult_tc_0'
  Mapping 'mac_b20_g0_13_DW_mult_tc_0'
  Mapping 'mac_b20_g0_14_DW_mult_tc_0'
  Mapping 'mac_b20_g0_15_DW_mult_tc_0'
  Mapping 'mac_b20_g0_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33  197075.1      1.62    1520.4   24362.2                          
    0:00:33  197075.1      1.62    1520.4   24362.2                          
    0:00:33  197119.8      1.62    1520.4   24362.2                          
    0:00:34  197164.5      1.62    1520.4   24362.2                          
    0:00:34  197209.2      1.62    1520.4   24362.2                          
    0:00:34  197253.9      1.62    1520.4   24362.2                          
    0:00:34  197290.9      1.62    1520.4   24359.9                          
    0:00:34  197801.6      1.62    1378.0   14424.2                          
    0:00:35  198310.7      1.62    1226.5    4391.5                          
    0:00:59  173181.4      0.84     227.6       0.0 path/genblk1[15].path/path/*cell*87487/U2/ZN
    0:00:59  173014.1      0.31     208.7       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87586/ZN
    0:00:59  172902.7      0.27     207.2       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87623/ZN
    0:00:59  172784.6      0.27     205.3       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87678/ZN
    0:01:00  172693.3      0.27     203.6       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87655/ZN
    0:01:00  172634.3      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87799/ZN
    0:01:00  172604.7      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87832/ZN
    0:01:00  172584.8      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/U275/ZN
    0:01:00  172566.7      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87517/ZN
    0:01:00  172542.5      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87646/ZN
    0:01:00  172518.0      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87894/ZN
    0:01:00  172505.0      0.27     202.8       0.0 path/genblk1[15].path/path/*cell*87487/*cell*87828/ZN
    0:01:00  172586.9      0.48     207.3       0.0 path/genblk1[14].path/path/*cell*87924/U330/Z
    0:01:00  172460.0      0.29     200.2       0.0 path/genblk1[14].path/path/*cell*87924/U252/ZN
    0:01:01  172359.2      0.27     198.3       0.0 path/genblk1[14].path/path/*cell*87924/*cell*88094/ZN
    0:01:01  172251.5      0.27     196.7       0.0 path/genblk1[14].path/path/*cell*87924/U278/ZN
    0:01:01  172184.5      0.27     195.1       0.0 path/genblk1[14].path/path/*cell*87924/U334/ZN
    0:01:01  172141.4      0.27     194.7       0.0 path/genblk1[14].path/path/*cell*87924/*cell*88086/ZN
    0:01:01  172114.2      0.27     194.7       0.0 path/genblk1[14].path/path/*cell*87924/U231/ZN
    0:01:01  172080.7      0.27     194.6       0.0 path/genblk1[14].path/path/*cell*87924/U183/ZN
    0:01:01  172048.3      0.27     194.7       0.0 path/genblk1[14].path/path/*cell*87924/U343/ZN
    0:01:01  172033.6      0.27     194.7       0.0 path/genblk1[14].path/path/*cell*87924/*cell*88318/ZN
    0:01:01  172017.1      0.27     194.6       0.0 path/genblk1[14].path/path/*cell*87924/*cell*88335/ZN
    0:01:01  172013.4      0.27     194.6       0.0 path/genblk1[14].path/path/*cell*87924/U381/ZN
    0:01:02  172140.6      0.37     196.5       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88444/ZN
    0:01:02  172047.5      0.28     192.6       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88491/ZN
    0:01:02  171942.4      0.27     190.7       0.0 path/genblk1[13].path/path/*cell*88359/U252/ZN
    0:01:02  171849.8      0.27     188.9       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88572/ZN
    0:01:02  171787.6      0.27     188.0       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88531/ZN
    0:01:02  171757.5      0.27     187.7       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88435/ZN
    0:01:02  171721.9      0.27     187.5       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88660/ZN
    0:01:02  171686.0      0.27     187.5       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88653/ZN
    0:01:02  171656.4      0.27     187.5       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88628/ZN
    0:01:02  171630.6      0.27     187.5       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88772/ZN
    0:01:02  171613.4      0.27     187.4       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88746/ZN
    0:01:02  171585.7      0.27     187.4       0.0 path/genblk1[13].path/path/*cell*88359/U400/ZN
    0:01:02  171563.6      0.27     187.4       0.0 path/genblk1[13].path/path/*cell*88359/*cell*88749/ZN
    0:01:02  171557.5      0.27     187.4       0.0 path/genblk1[13].path/path/*cell*88359/U415/ZN
    0:01:03  171616.8      0.42     189.3       0.0 path/genblk1[12].path/path/*cell*88842/U334/ZN
    0:01:03  171495.8      0.28     184.6       0.0 path/genblk1[12].path/path/*cell*88842/U148/ZN
    0:01:03  171389.9      0.27     182.3       0.0 path/genblk1[12].path/path/*cell*88842/*cell*88988/ZN
    0:01:03  171311.2      0.27     180.8       0.0 path/genblk1[12].path/path/*cell*88842/U234/ZN
    0:01:03  171254.3      0.27     179.7       0.0 path/genblk1[12].path/path/*cell*88842/*cell*89098/ZN
    0:01:03  171213.8      0.27     179.2       0.0 path/genblk1[12].path/path/*cell*88842/*cell*88990/ZN
    0:01:03  171178.2      0.27     179.2       0.0 path/genblk1[12].path/path/*cell*88842/U247/ZN
    0:01:03  171157.2      0.27     179.2       0.0 path/genblk1[12].path/path/*cell*88842/*cell*89157/ZN
    0:01:03  171135.9      0.27     179.2       0.0 path/genblk1[12].path/path/*cell*88842/*cell*88862/ZN
    0:01:03  171096.5      0.27     179.1       0.0 path/genblk1[12].path/path/*cell*88842/*cell*89029/ZN
    0:01:03  171080.8      0.27     179.1       0.0 path/genblk1[12].path/path/*cell*88842/*cell*88882/ZN
    0:01:04  171071.5      0.27     179.1       0.0 path/genblk1[12].path/path/*cell*88842/*cell*89142/ZN
    0:01:04  171263.6      0.53     187.8       0.0 path/genblk1[11].path/path/*cell*89289/U237/ZN
    0:01:04  171117.3      0.30     177.2       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89405/ZN
    0:01:04  171029.0      0.27     175.6       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89348/ZN
    0:01:04  170909.3      0.27     173.7       0.0 path/genblk1[11].path/path/*cell*89289/U247/ZN
    0:01:04  170834.2      0.27     172.4       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89448/ZN
    0:01:04  170772.8      0.27     171.5       0.0 path/genblk1[11].path/path/*cell*89289/U330/ZN
    0:01:04  170740.9      0.27     171.3       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89408/ZN
    0:01:05  170718.8      0.27     171.2       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89438/ZN
    0:01:05  170695.7      0.27     171.1       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89608/ZN
    0:01:05  170661.9      0.27     171.0       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89682/ZN
    0:01:05  170643.8      0.27     171.0       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89493/ZN
    0:01:05  170632.3      0.27     171.0       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89574/ZN
    0:01:05  170615.9      0.27     170.9       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89741/ZN
    0:01:05  170608.1      0.27     170.9       0.0 path/genblk1[11].path/path/*cell*89289/*cell*89373/ZN
    0:01:05  170716.1      0.37     172.0       0.0 path/genblk1[10].path/path/*cell*89759/*cell*89858/ZN
    0:01:05  170650.4      0.32     169.8       0.0 path/genblk1[10].path/path/*cell*89759/*cell*89879/ZN
    0:01:05  170523.0      0.27     167.8       0.0 path/genblk1[10].path/path/*cell*89759/*cell*89902/ZN
    0:01:06  170420.3      0.27     166.2       0.0 path/genblk1[10].path/path/*cell*89759/*cell*90043/ZN
    0:01:06  170335.5      0.27     164.4       0.0 path/genblk1[10].path/path/*cell*89759/*cell*89927/ZN
    0:01:06  170294.8      0.27     164.0       0.0 path/genblk1[10].path/path/*cell*89759/*cell*89843/ZN
    0:01:06  170272.7      0.27     163.7       0.0 path/genblk1[10].path/path/*cell*89759/*cell*90085/ZN
    0:01:06  170246.9      0.27     163.7       0.0 path/genblk1[10].path/path/*cell*89759/*cell*90137/ZN
    0:01:06  170235.7      0.27     163.7       0.0 path/genblk1[10].path/path/*cell*89759/*cell*90060/ZN
    0:01:06  170221.9      0.27     163.7       0.0 path/genblk1[10].path/path/*cell*89759/*cell*89985/ZN
    0:01:06  170187.9      0.27     163.7       0.0 path/genblk1[10].path/path/*cell*89759/U406/ZN
    0:01:06  170174.3      0.27     163.6       0.0 path/genblk1[10].path/path/*cell*89759/*cell*90204/ZN
    0:01:06  170385.2      0.59     173.7       0.0 path/genblk1[9].path/path/*cell*90219/U51/ZN
    0:01:07  170227.2      0.35     162.7       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90324/ZN
    0:01:07  170115.0      0.28     159.9       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90383/ZN
    0:01:07  169995.5      0.27     157.7       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90402/ZN
    0:01:07  169928.0      0.27     156.2       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90476/ZN
    0:01:07  169880.9      0.27     155.6       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90493/ZN
    0:01:07  169847.1      0.27     155.4       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90341/ZN
    0:01:07  169814.9      0.27     155.4       0.0 path/genblk1[9].path/path/*cell*90219/U68/ZN
    0:01:07  169788.1      0.27     155.4       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90581/ZN
    0:01:07  169779.6      0.27     155.4       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90520/ZN
    0:01:07  169741.5      0.27     155.3       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90621/ZN
    0:01:07  169719.2      0.27     155.3       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90317/ZN
    0:01:07  169710.9      0.27     155.3       0.0 path/genblk1[9].path/path/*cell*90219/*cell*90661/ZN
    0:01:08  169749.8      0.36     155.4       0.0 path/genblk1[8].path/path/*cell*90677/U141/ZN
    0:01:08  169617.8      0.27     151.4       0.0 path/genblk1[8].path/path/*cell*90677/U39/ZN
    0:01:08  169524.7      0.27     149.6       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90871/ZN
    0:01:08  169436.4      0.27     148.2       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90926/ZN
    0:01:08  169387.5      0.27     147.7       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90894/ZN
    0:01:08  169345.4      0.27     147.5       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90967/ZN
    0:01:08  169318.8      0.27     147.5       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90962/ZN
    0:01:08  169297.8      0.27     147.5       0.0 path/genblk1[8].path/path/*cell*90677/*cell*91041/ZN
    0:01:08  169268.8      0.27     147.5       0.0 path/genblk1[8].path/path/*cell*90677/*cell*91052/ZN
    0:01:08  169259.3      0.27     147.5       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90998/ZN
    0:01:08  169238.5      0.27     147.4       0.0 path/genblk1[8].path/path/*cell*90677/*cell*90895/ZN
    0:01:09  169221.5      0.27     147.5       0.0 path/genblk1[8].path/path/*cell*90677/*cell*91104/ZN
    0:01:09  169409.0      0.60     160.6       0.0 path/genblk1[7].path/path/*cell*91118/U26/Z
    0:01:09  169252.9      0.34     146.8       0.0 path/genblk1[7].path/path/*cell*91118/U88/ZN
    0:01:09  169165.1      0.28     145.1       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91292/ZN
    0:01:09  169047.3      0.27     143.2       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91295/ZN
    0:01:09  168979.2      0.27     140.7       0.0 path/genblk1[7].path/path/*cell*91118/U372/ZN
    0:01:09  168937.7      0.27     140.4       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91325/ZN
    0:01:09  168906.5      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91429/ZN
    0:01:09  168869.8      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/U333/ZN
    0:01:10  168835.5      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/U356/ZN
    0:01:10  168811.6      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/U294/ZN
    0:01:10  168790.8      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91228/ZN
    0:01:10  168779.4      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91544/ZN
    0:01:10  168776.2      0.27     140.0       0.0 path/genblk1[7].path/path/*cell*91118/*cell*91474/ZN
    0:01:10  168806.0      0.37     139.0       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91582/ZN
    0:01:10  168703.8      0.27     136.1       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91568/ZN
    0:01:10  168596.9      0.27     134.5       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91757/ZN
    0:01:10  168489.2      0.27     132.8       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91785/ZN
    0:01:11  168440.5      0.27     131.9       0.0 path/genblk1[6].path/path/*cell*91562/U292/ZN
    0:01:11  168397.7      0.27     131.5       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91777/ZN
    0:01:11  168384.4      0.27     131.5       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91793/ZN
    0:01:11  168365.8      0.27     131.5       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91799/ZN
    0:01:11  168330.9      0.27     131.5       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91959/ZN
    0:01:11  168310.4      0.27     131.4       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91941/ZN
    0:01:11  168288.6      0.27     131.4       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91980/ZN
    0:01:11  168267.6      0.27     131.4       0.0 path/genblk1[6].path/path/*cell*91562/*cell*91874/ZN
    0:01:11  168397.7      0.51     137.8       0.0 path/genblk1[5].path/path/*cell*92015/U263/Z
    0:01:11  168276.7      0.32     129.8       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92126/ZN
    0:01:11  168174.0      0.27     127.9       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92112/ZN
    0:01:12  168071.3      0.27     125.7       0.0 path/genblk1[5].path/path/*cell*92015/U278/ZN
    0:01:12  168003.5      0.27     124.2       0.0 path/genblk1[5].path/path/*cell*92015/U252/ZN
    0:01:12  167951.1      0.27     123.3       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92242/ZN
    0:01:12  167922.1      0.27     123.3       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92253/ZN
    0:01:12  167907.2      0.27     123.3       0.0 path/genblk1[5].path/path/*cell*92015/U28/ZN
    0:01:12  167871.5      0.27     123.2       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92389/ZN
    0:01:12  167844.4      0.27     123.1       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92422/ZN
    0:01:12  167821.3      0.27     123.1       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92196/ZN
    0:01:12  167803.4      0.27     123.1       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92177/ZN
    0:01:12  167800.2      0.27     123.1       0.0 path/genblk1[5].path/path/*cell*92015/*cell*92454/ZN
    0:01:12  167859.3      0.36     123.1       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92492/ZN
    0:01:13  167742.3      0.27     120.3       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92591/ZN
    0:01:13  167629.5      0.27     118.2       0.0 path/genblk1[4].path/path/*cell*92470/U17/ZN
    0:01:13  167565.1      0.27     116.5       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92689/ZN
    0:01:13  167515.4      0.27     115.7       0.0 path/genblk1[4].path/path/*cell*92470/U281/ZN
    0:01:13  167482.6      0.27     115.4       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92749/ZN
    0:01:13  167451.5      0.27     115.3       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92603/ZN
    0:01:13  167415.6      0.27     115.3       0.0 path/genblk1[4].path/path/*cell*92470/U8/ZN
    0:01:13  167396.2      0.27     115.1       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92790/ZN
    0:01:13  167379.2      0.27     115.0       0.0 path/genblk1[4].path/path/*cell*92470/U25/ZN
    0:01:13  167340.6      0.27     115.0       0.0 path/genblk1[4].path/path/*cell*92470/U382/ZN
    0:01:13  167326.2      0.27     115.0       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92908/ZN
    0:01:13  167318.0      0.27     115.0       0.0 path/genblk1[4].path/path/*cell*92470/*cell*92933/ZN
    0:01:14  167419.1      0.37     115.4       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93046/ZN
    0:01:14  167311.1      0.30     113.0       0.0 path/genblk1[3].path/path/*cell*92939/*cell*92957/ZN
    0:01:14  167193.5      0.27     110.9       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93029/ZN
    0:01:14  167107.3      0.27     108.9       0.0 path/genblk1[3].path/path/*cell*92939/U267/ZN
    0:01:14  167040.0      0.27     107.9       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93218/ZN
    0:01:14  167012.4      0.27     107.5       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93158/ZN
    0:01:14  166985.8      0.27     107.4       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93293/ZN
    0:01:14  166954.6      0.27     107.4       0.0 path/genblk1[3].path/path/*cell*92939/U356/ZN
    0:01:14  166936.8      0.27     107.4       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93263/ZN
    0:01:14  166913.7      0.27     107.4       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93359/ZN
    0:01:14  166894.0      0.27     107.3       0.0 path/genblk1[3].path/path/*cell*92939/U383/ZN
    0:01:15  166889.2      0.27     107.3       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93059/ZN
    0:01:15  166880.4      0.27     107.4       0.0 path/genblk1[3].path/path/*cell*92939/*cell*93392/ZN
    0:01:15  166949.6      0.37     107.3       0.0 path/genblk1[2].path/path/*cell*93398/U52/ZN
    0:01:15  166824.6      0.30     104.5       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93520/ZN
    0:01:15  166730.1      0.27     102.6       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93581/ZN
    0:01:15  166643.1      0.27     101.2       0.0 path/genblk1[2].path/path/*cell*93398/U302/ZN
    0:01:15  166587.3      0.27     100.5       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93618/ZN
    0:01:15  166553.0      0.27     100.2       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93669/ZN
    0:01:16  166505.1      0.27     100.0       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93780/ZN
    0:01:16  166488.9      0.27     100.0       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93769/ZN
    0:01:16  166457.2      0.27     100.0       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93801/ZN
    0:01:16  166442.8      0.27     100.0       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93723/ZN
    0:01:16  166421.8      0.27      99.9       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93821/ZN
    0:01:16  166413.1      0.27      99.9       0.0 path/genblk1[2].path/path/*cell*93398/*cell*93745/ZN
    0:01:16  166541.0      0.62     112.1       0.0 path/genblk1[1].path/path/*cell*93851/U276/ZN
    0:01:16  166414.1      0.32      98.5       0.0 path/genblk1[1].path/path/*cell*93851/*cell*93940/ZN
    0:01:16  166322.1      0.26      96.9       0.0 path/genblk1[1].path/path/*cell*93851/*cell*93988/ZN
    0:01:16  166193.6      0.26      94.5       0.0 path/genblk1[1].path/path/*cell*93851/U318/ZN
    0:01:16  166143.6      0.26      93.7       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94073/ZN
    0:01:17  166110.1      0.26      93.4       0.0 path/genblk1[1].path/path/*cell*93851/U335/ZN
    0:01:17  166062.5      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94086/ZN
    0:01:17  166029.2      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94201/ZN
    0:01:17  166005.0      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94160/ZN
    0:01:17  165983.5      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/U311/ZN
    0:01:17  165968.8      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94029/ZN
    0:01:17  165954.2      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94277/ZN
    0:01:17  165946.5      0.26      93.2       0.0 path/genblk1[1].path/path/*cell*93851/*cell*94284/ZN
    0:01:17  165917.2      0.37      93.6       0.0 path/path/path/*cell*94300/*cell*94411/ZN
    0:01:17  165841.7      0.26      89.8       0.0 path/path/path/*cell*94300/*cell*94434/ZN
    0:01:17  165753.4      0.22      88.2       0.0 path/path/path/*cell*94300/U75/ZN
    0:01:18  165657.1      0.22      85.9       0.0 path/path/path/*cell*94300/*cell*94383/ZN
    0:01:18  165599.4      0.22      85.1       0.0 path/path/path/*cell*94300/*cell*94581/ZN
    0:01:18  165565.0      0.22      85.0       0.0 path/path/path/*cell*94300/*cell*94538/ZN
    0:01:18  165536.3      0.22      85.0       0.0 path/path/path/*cell*94300/*cell*94641/ZN
    0:01:18  165516.4      0.22      84.9       0.0 path/path/path/*cell*94300/*cell*94538/ZN
    0:01:18  165498.5      0.22      84.9       0.0 path/path/path/*cell*94300/U351/ZN
    0:01:18  165475.7      0.22      84.9       0.0 path/path/path/*cell*94300/U8/ZN
    0:01:18  165442.4      0.22      84.9       0.0 path/path/path/*cell*94300/*cell*94692/ZN
    0:01:18  165430.5      0.22      84.9       0.0 path/path/path/*cell*94300/U372/ZN
    0:01:24  165424.9      0.22      84.9       0.0                          
    0:01:24  165407.3      0.22      84.9       0.0                          
    0:01:24  165407.3      0.22      84.9       0.0                          
    0:01:25  165407.0      0.22      84.9       0.0                          
    0:01:25  165407.0      0.22      84.9       0.0                          
    0:01:38  140934.0      0.26      67.2       0.0                          
    0:01:40  140847.0      0.21      60.2       0.0                          
    0:01:44  140851.0      0.19      59.2       0.0                          
    0:01:45  140856.8      0.18      58.0       0.0                          
    0:01:46  140860.3      0.18      57.7       0.0                          
    0:01:46  140867.2      0.17      57.6       0.0                          
    0:01:46  140869.6      0.17      57.3       0.0                          
    0:01:47  140876.5      0.17      57.1       0.0                          
    0:01:47  140878.9      0.17      56.9       0.0                          
    0:01:48  140888.5      0.17      56.8       0.0                          
    0:01:48  140891.7      0.17      56.6       0.0                          
    0:01:48  140894.3      0.16      56.4       0.0                          
    0:01:49  140899.9      0.16      55.8       0.0                          
    0:01:49  140905.0      0.16      54.6       0.0                          
    0:01:50  140905.8      0.16      54.6       0.0                          
    0:01:50  140911.4      0.16      54.5       0.0                          
    0:01:50  140917.8      0.16      54.0       0.0                          
    0:01:51  140924.7      0.16      53.8       0.0                          
    0:01:51  140928.9      0.16      53.5       0.0                          
    0:01:52  140758.4      0.16      53.5       0.0                          
    0:01:52  140758.4      0.16      53.5       0.0                          
    0:01:52  140758.4      0.16      53.5       0.0                          
    0:01:52  140758.4      0.16      53.5       0.0                          
    0:01:52  140758.4      0.16      53.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:52  140758.4      0.16      53.5       0.0                          
    0:01:52  140767.5      0.15      51.8       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:53  140781.6      0.15      49.6       0.0 path/genblk1[5].path/path/add_out_reg[34]/D
    0:01:53  140805.5      0.14      46.9       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:53  140816.9      0.13      45.6       0.0 path/genblk1[12].path/path/add_out_reg[32]/D
    0:01:53  140820.7      0.13      45.2       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:53  140826.5      0.13      45.0       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:53  140838.8      0.13      44.2       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:54  140853.6      0.12      42.9       0.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:01:54  140861.4      0.12      42.2       0.0 path/genblk1[11].path/path/add_out_reg[39]/D
    0:01:54  140869.1      0.12      41.7       0.0 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:54  140877.1      0.12      41.3       0.0 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:54  140883.7      0.12      41.0       0.0 path/genblk1[12].path/path/add_out_reg[32]/D
    0:01:54  140898.1      0.12      40.5       0.0 path/genblk1[12].path/path/add_out_reg[32]/D
    0:01:54  140916.7      0.12      40.2      13.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:54  140921.7      0.12      40.1      13.1 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:55  140938.0      0.11      39.9      26.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  140942.0      0.11      39.7      26.2 path/genblk1[12].path/path/add_out_reg[36]/D
    0:01:55  140945.7      0.11      39.5      26.2 path/genblk1[7].path/path/add_out_reg[35]/D
    0:01:55  140956.9      0.11      39.2      26.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:55  140960.6      0.11      38.9      26.2 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:55  140965.4      0.11      38.6      26.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:55  140988.5      0.11      38.4     121.3 path/genblk1[14].path/path/add_out_reg[37]/D
    0:01:55  140992.0      0.11      38.1     121.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:55  141011.1      0.11      37.9     181.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  141022.6      0.11      37.9     181.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  141024.4      0.11      37.7     181.9 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:56  141038.5      0.11      37.4     195.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  141054.5      0.11      37.1     242.6 path/genblk1[5].path/path/add_out_reg[36]/D
    0:01:56  141062.2      0.11      36.8     242.6 path/path/path/add_out_reg[35]/D
    0:01:56  141064.9      0.11      36.6     242.6 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:56  141076.8      0.11      36.4     255.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:01:56  141097.3      0.10      36.0     268.7 path/genblk1[14].path/path/add_out_reg[35]/D
    0:01:56  141099.7      0.10      35.9     268.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:56  141105.8      0.10      35.8     268.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:56  141109.5      0.10      35.5     268.7 path/genblk1[12].path/path/add_out_reg[32]/D
    0:01:56  141112.2      0.10      35.4     268.7 path/genblk1[12].path/path/add_out_reg[32]/D
    0:01:57  141117.8      0.10      35.3     268.7 path/genblk1[3].path/path/add_out_reg[28]/D
    0:01:57  141127.4      0.10      34.8     268.7 path/genblk1[12].path/path/add_out_reg[32]/D
    0:01:57  141130.8      0.10      34.6     268.7 path/genblk1[5].path/path/add_out_reg[32]/D
    0:01:57  141145.2      0.10      34.5     281.8 path/genblk1[5].path/path/add_out_reg[32]/D
    0:01:57  141150.0      0.10      34.4     281.8 path/genblk1[14].path/path/add_out_reg[35]/D
    0:01:57  141155.0      0.10      33.9     281.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:57  141164.9      0.10      33.5     281.8 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:57  141168.3      0.10      33.3     281.8 path/genblk1[14].path/path/add_out_reg[35]/D
    0:01:57  141179.8      0.10      33.1     281.8 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:58  141184.8      0.10      32.8     281.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:01:58  141198.4      0.10      32.6     294.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:58  141202.4      0.10      32.4     294.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:58  141202.9      0.10      32.4     294.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:01:58  141209.6      0.09      32.0     294.9 path/genblk1[7].path/path/add_out_reg[34]/D
    0:01:58  141209.8      0.09      31.9     294.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:58  141213.0      0.09      31.8     294.9 path/genblk1[6].path/path/add_out_reg[36]/D
    0:01:58  141206.4      0.09      31.6     249.3 path/genblk1[5].path/path/add_out_reg[37]/D
    0:01:58  141208.0      0.09      31.5     249.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:01:58  141213.8      0.09      31.1     249.3 path/genblk1[13].path/path/add_out_reg[37]/D
    0:01:59  141214.6      0.09      31.0     249.3 path/genblk1[8].path/path/add_out_reg[39]/D
    0:01:59  141213.5      0.09      30.9     203.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:59  141215.7      0.09      30.7     203.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:59  141221.3      0.09      30.5     203.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][28]/D
    0:01:59  141224.5      0.09      30.5     203.6 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:01:59  141224.2      0.09      30.3     203.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:01:59  141225.5      0.09      30.2     203.6 path/genblk1[11].path/path/add_out_reg[32]/D
    0:01:59  141228.2      0.09      30.0     198.8 path/genblk1[14].path/path/add_out_reg[33]/D
    0:01:59  141231.6      0.09      29.9     190.5 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  141236.2      0.09      29.6     190.5 path/path/path/add_out_reg[36]/D
    0:02:00  141238.5      0.09      29.5     190.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:00  141241.2      0.09      29.1     190.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:00  141241.7      0.09      29.1     190.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  141245.5      0.09      29.0     190.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:00  141251.8      0.09      28.9     190.5 path/path/path/add_out_reg[36]/D
    0:02:00  141253.7      0.09      28.8     190.5 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:00  141256.1      0.09      28.6     190.5 path/genblk1[11].path/path/add_out_reg[33]/D
    0:02:00  141257.7      0.09      28.5     190.5 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:00  141258.8      0.09      28.5     190.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:00  141263.8      0.09      28.4     190.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:00  141266.7      0.09      28.4     190.5 path/genblk1[12].path/path/add_out_reg[32]/D
    0:02:01  141269.7      0.09      28.3     190.5 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:01  141271.3      0.09      28.1     187.1 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:01  141275.0      0.09      28.0     187.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:01  141279.0      0.08      27.6     187.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:01  141281.9      0.08      27.5     187.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:01  141284.3      0.08      27.4     187.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  141287.0      0.08      27.3     187.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:01  141289.4      0.08      27.2     187.1 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:01  141293.6      0.08      27.1     187.1 path/path/path/add_out_reg[36]/D
    0:02:01  141298.7      0.08      26.9     187.1 path/genblk1[12].path/path/add_out_reg[32]/D
    0:02:01  141302.7      0.08      26.8     187.1 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:01  141306.1      0.08      26.7     187.1 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:02  141310.4      0.08      26.6     187.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:02  141314.6      0.08      26.4     187.1 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:02  141314.9      0.08      26.4     187.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:02  141319.9      0.08      26.3     187.1 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:02  141325.8      0.08      26.1     187.1 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:02  141324.7      0.08      25.9     174.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:02  141327.4      0.08      25.6     174.0 path/genblk1[2].path/path/add_out_reg[29]/D
    0:02:02  141329.5      0.08      25.4     174.0 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:02  141333.2      0.08      25.1     174.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:02  141327.9      0.08      25.0     160.9 path/genblk1[5].path/path/add_out_reg[39]/D
    0:02:02  141326.3      0.08      24.8     147.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:03  141326.6      0.08      24.7     147.8 path/genblk1[3].path/path/add_out_reg[29]/D
    0:02:03  141330.6      0.08      24.6     147.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:03  141330.3      0.07      24.2     134.8 path/genblk1[4].path/path/add_out_reg[35]/D
    0:02:03  141335.6      0.07      24.0     134.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:03  141339.9      0.07      24.0     134.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:03  141342.0      0.07      23.8     134.8 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:03  141346.3      0.07      23.7     134.8 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:03  141351.3      0.07      23.7     134.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  141356.4      0.07      23.5     134.8 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:03  141357.5      0.07      23.5     134.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  141362.5      0.07      23.5     134.8 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:02:03  141366.5      0.07      23.6     134.8 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:04  141360.6      0.07      23.3     121.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:04  141364.1      0.07      23.2     119.1 path/genblk1[4].path/path/add_out_reg[34]/D
    0:02:04  141366.8      0.07      22.9     115.4 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:04  141370.2      0.07      22.8     115.4 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:04  141376.3      0.07      22.7     115.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:04  141384.3      0.07      22.6     115.4 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  141388.6      0.07      22.4     115.4 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:04  141394.7      0.07      22.6     115.4 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:04  141397.4      0.07      22.5     115.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:04  141402.7      0.07      22.3     115.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:04  141403.2      0.07      22.2     115.4 path/genblk1[6].path/path/add_out_reg[37]/D
    0:02:04  141412.0      0.07      22.1     115.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:04  141416.8      0.07      22.0     115.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:04  141424.2      0.07      21.7     115.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:05  141427.7      0.06      21.5     115.4 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:05  141432.5      0.06      21.4     115.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:05  141436.5      0.06      21.3     115.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:05  141435.4      0.06      21.0     113.2 path/genblk1[9].path/path/add_out_reg[34]/D
    0:02:05  141440.4      0.06      20.8     113.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:05  141444.7      0.06      20.8     113.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:05  141448.7      0.06      20.7     113.2 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:05  141450.3      0.06      20.4     113.2 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:05  141455.1      0.06      20.3     113.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:05  141459.3      0.06      20.0     113.2 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:05  141462.5      0.06      19.8     113.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:05  141468.6      0.06      19.7     113.2 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:05  141473.2      0.06      19.6     113.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:06  141474.0      0.06      19.5     113.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:06  141475.3      0.06      19.4     113.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:06  141476.4      0.06      19.2     113.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:06  141480.6      0.06      19.1     113.2 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:06  141480.9      0.06      19.0     113.2 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:06  141483.0      0.06      18.9     113.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:06  141488.3      0.06      18.7     113.2 path/path/path/add_out_reg[36]/D
    0:02:06  141495.0      0.06      18.6     113.2 path/genblk1[6].path/path/add_out_reg[37]/D
    0:02:06  141497.9      0.06      18.5     113.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  141501.9      0.06      18.5     113.2 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:06  141508.8      0.06      18.4     113.2 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:06  141511.5      0.06      18.3     113.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  141514.1      0.06      18.3     113.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:06  141517.3      0.06      18.2     113.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:07  141516.5      0.06      18.1     113.2 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:07  141520.5      0.05      17.9     113.2 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:07  141523.4      0.05      17.9     113.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:07  141522.6      0.05      17.6     113.2 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:07  141527.2      0.05      17.5     113.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:07  141529.8      0.05      17.4     113.2 path/genblk1[2].path/path/add_out_reg[37]/D
    0:02:07  141532.5      0.05      17.3     113.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:07  141535.7      0.05      17.2     113.2 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:07  141547.4      0.05      17.1     160.7 path/genblk1[14].path/path/add_out_reg[32]/D
    0:02:07  141551.6      0.05      17.0     160.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:07  141556.4      0.05      17.0     160.7 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:07  141558.8      0.05      16.9     160.7 path/genblk1[10].path/path/add_out_reg[32]/D
    0:02:07  141564.7      0.05      16.7     160.7 path/genblk1[9].path/path/add_out_reg[33]/D
    0:02:07  141567.9      0.05      16.5      97.9 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:08  141569.2      0.05      16.5      97.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:08  141576.6      0.05      16.3      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:08  141577.2      0.05      16.3      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:08  141581.2      0.05      16.3      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:08  141584.1      0.05      16.2      97.9 path/path/path/add_out_reg[36]/D
    0:02:08  141585.4      0.05      16.2      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:08  141584.6      0.05      16.1      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:08  141590.2      0.05      16.0      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:08  141594.5      0.05      15.9      97.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:08  141596.9      0.05      15.9      97.9 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:08  141599.0      0.05      15.8      97.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:08  141601.4      0.05      15.8      97.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:08  141606.4      0.05      15.6      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:09  141612.5      0.05      15.5      97.9 path/path/path/add_out_reg[36]/D
    0:02:09  141614.4      0.05      15.5      97.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:09  141615.7      0.05      15.4      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:09  141617.9      0.05      15.3      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:09  141631.7      0.05      15.3      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:09  141636.0      0.05      15.2      97.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:09  141640.7      0.05      15.2      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:09  141641.8      0.05      15.2      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:09  141642.3      0.05      15.1      97.9 path/path/path/add_out_reg[35]/D
    0:02:09  141645.0      0.05      15.0      97.9 path/path/path/add_out_reg[36]/D
    0:02:09  141646.3      0.05      15.0      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:09  141650.8      0.05      14.9      97.9 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:09  141651.1      0.05      14.7      97.9 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:09  141651.6      0.05      14.7      97.9 path/path/path/add_out_reg[36]/D
    0:02:10  141653.2      0.05      14.6      97.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:10  141656.7      0.05      14.6      97.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:02:10  141659.4      0.05      14.6      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][32]/D
    0:02:10  141660.2      0.05      14.7      97.9 path/genblk1[15].path/path/add_out_reg[34]/D
    0:02:10  141661.8      0.05      14.6      97.9 path/path/path/add_out_reg[36]/D
    0:02:10  141664.1      0.05      14.6      97.9 path/genblk1[7].path/path/add_out_reg[27]/D
    0:02:10  141666.3      0.04      14.5      97.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:10  141666.5      0.04      14.4      97.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:10  141669.5      0.04      14.3      97.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:10  141669.7      0.04      14.3      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:10  141670.5      0.04      14.3      97.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:11  141673.2      0.04      14.0      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:11  141672.1      0.04      14.0      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:11  141672.9      0.04      14.0      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:11  141672.9      0.04      13.9      97.9 path/genblk1[7].path/path/add_out_reg[37]/D
    0:02:11  141676.9      0.04      13.9      97.9 path/genblk1[9].path/path/add_out_reg[33]/D
    0:02:11  141679.8      0.04      13.9      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:11  141681.4      0.04      13.7      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:11  141682.8      0.04      13.7      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:11  141687.6      0.04      13.6      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:11  141691.0      0.04      13.6      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:11  141692.9      0.04      13.6      97.9 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:11  141692.9      0.04      13.6      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:02:11  141694.2      0.04      13.5      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:11  141695.0      0.04      13.5      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:12  141696.9      0.04      13.5      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:12  141696.1      0.04      13.5      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:12  141697.9      0.04      13.4      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:12  141702.7      0.04      13.3      97.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:12  141705.1      0.04      13.3      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:12  141705.6      0.04      13.3      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:12  141708.8      0.04      13.1      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:12  141710.4      0.04      13.1      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:12  141712.6      0.04      13.0      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:12  141713.6      0.04      13.0      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:12  141716.6      0.04      12.9      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:12  141717.6      0.04      12.9      97.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:13  141719.2      0.04      12.8      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:13  141723.2      0.04      12.8      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  141725.6      0.04      12.8      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:13  141725.9      0.04      12.8      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:13  141727.7      0.04      12.7      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:13  141730.9      0.04      12.7      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:13  141733.6      0.04      12.6      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:13  141737.0      0.04      12.5      97.9 path/genblk1[10].path/path/add_out_reg[38]/D
    0:02:13  141740.2      0.04      12.5      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:13  141740.2      0.04      12.5      97.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:13  141741.8      0.04      12.5      97.9 path/genblk1[4].path/path/add_out_reg[38]/D
    0:02:13  141743.9      0.04      12.5      97.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:13  141749.0      0.04      12.4      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:13  141750.6      0.04      12.4      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:14  141753.0      0.04      12.3      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  141756.2      0.04      12.3      97.9 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:14  141757.8      0.04      12.3      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:14  141758.6      0.04      12.2      97.9 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:14  141758.8      0.04      12.2      97.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:14  141759.6      0.04      12.1      97.9 path/genblk1[7].path/path/add_out_reg[29]/D
    0:02:14  141759.9      0.04      12.1      97.9 path/genblk1[2].path/path/add_out_reg[36]/D
    0:02:14  141760.2      0.04      12.1      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:14  141761.0      0.04      12.1      97.9 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:14  141760.4      0.04      12.0      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:14  141761.0      0.04      11.9      97.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:14  141762.0      0.04      11.9      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:15  141764.7      0.04      11.8      97.9 path/genblk1[12].path/path/add_out_reg[36]/D
    0:02:15  141765.8      0.04      11.8      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  141767.4      0.04      11.8      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  141767.4      0.04      11.8      97.9 path/path/path/add_out_reg[35]/D
    0:02:15  141766.6      0.04      11.8      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  141765.0      0.04      11.7      97.9 path/genblk1[12].path/path/add_out_reg[36]/D
    0:02:15  141767.1      0.04      11.6      97.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:15  141767.6      0.04      11.6      97.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:15  141769.0      0.04      11.6      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:15  141770.5      0.04      11.5      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:15  141771.6      0.04      11.5      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:15  141771.3      0.04      11.4      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:15  141773.5      0.04      11.3      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:16  141774.5      0.04      11.3      97.9 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:16  141776.7      0.04      11.2      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  141779.3      0.04      11.2      97.9 path/genblk1[7].path/path/add_out_reg[37]/D
    0:02:16  141779.3      0.04      11.2      97.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:16  141781.7      0.04      11.1      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:16  141777.5      0.04      11.1      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:16  141778.8      0.04      11.1      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  141779.6      0.04      11.0      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:16  141780.9      0.04      10.9      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:16  141786.0      0.04      10.8      97.9 path/genblk1[15].path/path/add_out_reg[34]/D
    0:02:16  141786.2      0.04      10.8      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:17  141791.6      0.04      10.8      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:17  141795.0      0.04      10.7      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:17  141796.6      0.04      10.6      97.9 path/path/path/add_out_reg[30]/D
    0:02:17  141797.9      0.04      10.6      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:17  141797.9      0.04      10.6      97.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:17  141798.2      0.04      10.6      97.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:17  141799.3      0.04      10.5      97.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:17  141801.9      0.03      10.5      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:17  141803.8      0.03      10.4      97.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:17  141806.2      0.03      10.5      97.9 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:17  141806.7      0.03      10.4      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:17  141810.7      0.03      10.3      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:17  141810.4      0.03      10.3      97.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:17  141815.8      0.03      10.3      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:18  141818.2      0.03      10.3      97.9 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:18  141819.0      0.03      10.2      97.9 path/path/path/add_out_reg[35]/D
    0:02:18  141821.9      0.03      10.2      97.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:18  141823.0      0.03      10.2      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:18  141827.2      0.03      10.1      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:18  141831.2      0.03      10.1      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:18  141834.1      0.03      10.1      97.9 path/path/path/add_out_reg[36]/D
    0:02:18  141836.8      0.03      10.1      97.9 path/genblk1[9].path/path/add_out_reg[38]/D
    0:02:18  141837.8      0.03      10.0      97.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:18  141838.4      0.03       9.9      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:18  141839.2      0.03       9.9      97.9 path/genblk1[7].path/path/add_out_reg[37]/D
    0:02:18  141839.7      0.03       9.7      97.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:18  141840.2      0.03       9.7      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:18  141841.8      0.03       9.6      97.9 path/genblk1[13].path/path/add_out_reg[39]/D
    0:02:19  141842.6      0.03       9.5      97.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:19  141846.6      0.03       9.5      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:19  141848.5      0.03       9.4      97.9 path/path/path/add_out_reg[30]/D
    0:02:19  141851.4      0.03       9.4      97.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:19  141854.9      0.03       9.3      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:19  141856.7      0.03       9.3      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  141856.7      0.03       9.3      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  141857.3      0.03       9.3      97.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:19  141857.8      0.03       9.3      97.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:19  141858.3      0.03       9.3      97.9 path/path/path/add_out_reg[36]/D
    0:02:19  141859.7      0.03       9.3      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:19  141861.3      0.03       9.2      97.9 path/genblk1[7].path/path/add_out_reg[37]/D
    0:02:20  141861.0      0.03       9.2      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:20  141861.3      0.03       9.2      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:20  141861.5      0.03       9.1      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:20  141862.3      0.03       9.1      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141862.3      0.03       9.1      97.9 path/genblk1[7].path/path/add_out_reg[25]/D
    0:02:20  141867.9      0.03       9.1      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:20  141868.7      0.03       9.1      97.9 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:20  141867.9      0.03       9.0      97.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  141869.2      0.03       9.0      97.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:20  141872.2      0.03       9.0      97.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:20  141873.5      0.03       9.0      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:20  141875.1      0.03       9.0      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:20  141875.1      0.03       8.9      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:20  141876.4      0.03       8.9      97.9 path/genblk1[7].path/path/add_out_reg[29]/D
    0:02:21  141876.4      0.03       8.9      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:21  141877.7      0.03       8.9      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:21  141878.0      0.03       8.9      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:21  141880.4      0.03       8.8      97.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:21  141881.7      0.03       8.8      97.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:21  141884.9      0.03       8.8      97.9 path/genblk1[12].path/path/add_out_reg[36]/D
    0:02:21  141889.2      0.03       8.7      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:21  141890.8      0.03       8.7      97.9 path/genblk1[3].path/path/add_out_reg[39]/D
    0:02:21  141891.0      0.03       8.6      97.9 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:21  141892.1      0.03       8.7      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:21  141892.4      0.03       8.6      97.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:21  141893.7      0.03       8.5      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:21  141896.1      0.03       8.5      97.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:22  141898.2      0.03       8.5      97.9 path/path/path/add_out_reg[36]/D
    0:02:22  141899.8      0.03       8.4      97.9 path/genblk1[10].path/path/add_out_reg[38]/D
    0:02:22  141899.8      0.03       8.4      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:22  141901.4      0.03       8.4      97.9 path/path/path/add_out_reg[36]/D
    0:02:22  141902.8      0.03       8.3      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:22  141905.1      0.03       8.3      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:22  141907.0      0.03       8.3      97.9 path/genblk1[6].path/path/add_out_reg[39]/D
    0:02:22  141908.9      0.03       8.3      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:22  141909.7      0.03       8.3      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:22  141911.5      0.03       8.3      97.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:22  141912.3      0.03       8.2      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:22  141912.9      0.03       8.2      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:22  141914.5      0.03       8.2      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:22  141915.8      0.03       8.2      97.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:22  141915.8      0.03       8.2      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:23  141916.6      0.03       8.2      97.9 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:23  141917.9      0.03       8.1      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:23  141919.2      0.03       8.1      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:23  141920.8      0.03       8.1      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:23  141922.4      0.03       8.1      97.9 path/path/path/add_out_reg[36]/D
    0:02:23  141923.8      0.03       8.1      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:23  141924.6      0.03       8.0      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:23  141927.0      0.03       8.0      97.9 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:23  141928.8      0.03       7.9      97.9 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:23  141929.9      0.03       7.8      97.9 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:23  141931.2      0.03       7.8      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:23  141937.1      0.03       7.8      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:24  141940.3      0.03       7.7      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:24  141939.7      0.03       7.7      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:24  141940.5      0.03       7.7      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:24  141942.4      0.03       7.7      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:24  141941.6      0.03       7.7      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:24  141943.2      0.03       7.6      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:24  141944.5      0.03       7.6      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:24  141946.6      0.03       7.6      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:24  141950.4      0.03       7.6      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:24  141952.8      0.03       7.5      97.9 path/genblk1[10].path/path/add_out_reg[38]/D
    0:02:24  141954.6      0.03       7.5      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:24  141955.4      0.03       7.5      97.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:24  141955.4      0.03       7.4      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:24  141960.5      0.03       7.4      97.9 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:25  141963.1      0.03       7.4      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:25  141968.2      0.03       7.3      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:25  141971.4      0.03       7.3      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:25  141971.6      0.03       7.3      97.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141973.2      0.03       7.2      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:25  141977.5      0.03       7.1      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:25  141981.2      0.03       7.0      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141981.8      0.03       7.0      97.9 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141982.6      0.03       7.0      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:25  141982.8      0.03       7.0      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:25  141985.5      0.03       6.9      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:25  141987.3      0.03       6.8      97.9 path/genblk1[11].path/path/add_out_reg[35]/D
    0:02:25  141991.1      0.03       6.8      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:26  141990.3      0.03       6.8      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:28  141994.8      0.03       6.7      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:28  141996.6      0.03       6.7      97.9 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:28  141996.9      0.02       6.7      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  142001.4      0.02       6.7      97.9 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:28  142003.8      0.02       6.7      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:28  142010.5      0.02       6.6      97.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:28  142011.5      0.02       6.6      97.9 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:28  142012.6      0.02       6.6      97.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:28  142019.8      0.02       6.6      97.9 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:28  142029.4      0.02       6.5      97.9 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:28  142038.9      0.02       6.5      97.9 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:29  142048.5      0.02       6.4      97.9 path/genblk1[11].path/path/add_out_reg[30]/D
    0:02:29  142052.5      0.02       6.3      97.9 path/path/path/add_out_reg[36]/D
    0:02:29  142054.4      0.02       6.3      97.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  142060.5      0.02       6.3      97.9 path/path/path/add_out_reg[36]/D
    0:02:29  142061.6      0.02       6.3      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:29  142067.9      0.02       6.2      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  142081.2      0.02       6.2      97.9 path/genblk1[11].path/path/add_out_reg[30]/D
    0:02:29  142082.6      0.02       6.1      97.9 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  142086.0      0.02       6.1      97.9 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:29  142090.3      0.02       6.1      97.9 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:29  142090.3      0.02       6.1      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:29  142090.5      0.02       6.1      97.9 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:29  142090.5      0.02       6.0      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:30  142091.6      0.02       6.0      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  142093.5      0.02       6.0      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:30  142094.0      0.02       6.0      97.9 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:30  142097.7      0.02       6.0      97.9 path/genblk1[6].path/path/add_out_reg[31]/D
    0:02:30  142100.4      0.02       5.9      97.9 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:30  142101.7      0.02       5.9      97.9 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:30  142102.5      0.02       5.9      97.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:30  142103.8      0.02       5.9      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  142105.4      0.02       5.9      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:30  142107.6      0.02       5.8      97.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:30  142109.7      0.02       5.8      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:31  142110.5      0.02       5.8      97.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:31  142110.5      0.02       5.8      97.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:31  142111.8      0.02       5.8      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142113.2      0.02       5.8      97.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:31  142114.8      0.02       5.7      97.9 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:31  142116.9      0.02       5.7      97.9 path/genblk1[11].path/path/add_out_reg[30]/D
    0:02:31  142116.9      0.02       5.7      97.9 path/path/path/add_out_reg[36]/D
    0:02:31  142118.5      0.02       5.7      97.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:31  142118.2      0.02       5.7      97.9 path/genblk1[10].path/path/add_out_reg[37]/D
    0:02:31  142122.2      0.02       5.6      95.6 path/genblk1[11].path/path/add_out_reg[30]/D
    0:02:32  142122.5      0.02       5.6      95.6                          
    0:02:33  142048.8      0.02       5.6      95.6                          
    0:02:33  141983.1      0.02       5.6      93.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:33  141983.1      0.02       5.6      93.2                          
    0:02:33  141935.7      0.02       5.5       0.0 path/genblk1[7].path/path/add_out_reg[39]/D
    0:02:33  141941.3      0.02       5.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:33  141945.3      0.02       5.5       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:02:34  141954.6      0.02       5.4       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:02:34  141957.8      0.02       5.3       0.0 path/genblk1[15].path/path/add_out_reg[37]/D
    0:02:34  141961.8      0.02       5.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  141963.7      0.02       5.2       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:02:34  141964.5      0.02       5.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  141965.0      0.02       5.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  141971.9      0.02       5.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:34  141974.3      0.02       5.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:34  141978.8      0.02       5.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:34  141982.8      0.02       5.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:34  141987.6      0.02       5.0       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:34  141991.9      0.02       5.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:35  141991.3      0.02       4.9       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:35  141991.3      0.02       4.9       0.0                          
    0:02:35  141991.3      0.02       4.9       0.0                          
    0:02:39  141552.2      0.02       4.9       0.0                          
    0:02:40  141403.7      0.02       4.8       0.0                          
    0:02:41  141331.4      0.02       4.8       0.0                          
    0:02:42  141292.8      0.02       4.8       0.0                          
    0:02:42  141269.4      0.02       4.8       0.0                          
    0:02:43  141246.0      0.02       4.8       0.0                          
    0:02:44  141223.7      0.02       4.8       0.0                          
    0:02:44  141201.8      0.02       4.8       0.0                          
    0:02:45  141190.7      0.02       4.8       0.0                          
    0:02:45  141172.0      0.02       4.8       0.0                          
    0:02:46  141161.4      0.02       4.8       0.0                          
    0:02:46  141150.8      0.02       4.8       0.0                          
    0:02:46  141140.1      0.02       4.8       0.0                          
    0:02:47  141129.5      0.02       4.8       0.0                          
    0:02:47  141118.8      0.02       4.8       0.0                          
    0:02:47  141108.2      0.02       4.8       0.0                          
    0:02:47  141108.2      0.02       4.8       0.0                          
    0:02:48  141110.9      0.02       4.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:48  141119.4      0.02       4.8       0.0 path/path/path/add_out_reg[36]/D
    0:02:48  141123.6      0.02       4.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:48  141123.6      0.02       4.7       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:48  141128.4      0.02       4.7       0.0 path/genblk1[6].path/path/add_out_reg[37]/D
    0:02:48  141133.7      0.02       4.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][29]/D
    0:02:48  141136.1      0.02       4.6       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:48  141138.8      0.02       4.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:49  141140.4      0.02       4.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:49  141144.9      0.02       4.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:49  141148.6      0.02       4.5       0.0                          
    0:02:50  141049.2      0.04       5.6       0.0                          
    0:02:50  141044.9      0.04       5.5       0.0                          
    0:02:50  141044.9      0.04       5.5       0.0                          
    0:02:50  141044.9      0.04       5.5       0.0                          
    0:02:50  141044.9      0.04       5.5       0.0                          
    0:02:50  141044.9      0.04       5.5       0.0                          
    0:02:50  141044.9      0.04       5.5       0.0                          
    0:02:51  141049.4      0.02       5.1       0.0 path/genblk1[13].path/path/add_out_reg[38]/D
    0:02:51  141104.5      0.02       4.6       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:51  141144.9      0.02       4.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][33]/D
    0:02:51  141148.6      0.02       4.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:51  141150.2      0.02       4.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:52  141153.7      0.02       4.3       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:52  141156.1      0.02       4.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  141156.4      0.02       4.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  141159.0      0.02       4.2       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:52  141162.5      0.02       4.1       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:52  141165.7      0.02       4.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:52  141173.9      0.02       4.0       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:52  141177.1      0.02       4.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:52  141179.0      0.02       4.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  141178.4      0.02       3.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:52  141186.1      0.02       3.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:52  141192.0      0.02       3.8       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:02:52  141197.6      0.02       3.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:02:52  141204.0      0.02       3.7       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  141219.7      0.02       3.7       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:53  141225.2      0.02       3.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:53  141226.6      0.02       3.7       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:02:53  141232.2      0.02       3.7       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:53  141238.0      0.02       3.6       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:53  141242.3      0.02       3.5       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:53  141242.5      0.02       3.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:53  141247.6      0.02       3.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:53  141252.4      0.02       3.5       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:53  141256.6      0.02       3.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:53  141267.3      0.02       3.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:54  141269.7      0.02       3.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:54  141273.9      0.02       3.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:54  141277.1      0.02       3.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:54  141277.9      0.02       3.3       0.0 path/genblk1[15].path/path/add_out_reg[34]/D
    0:02:54  141285.1      0.02       3.3       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:54  141289.6      0.02       3.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:54  141294.7      0.02       3.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:54  141301.3      0.02       3.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:54  141302.9      0.02       3.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:54  141306.1      0.02       3.1       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:02:54  141309.3      0.02       3.0       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:02:54  141311.2      0.01       3.0       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:02:54  141312.8      0.01       3.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:55  141316.2      0.01       3.0       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:02:55  141318.3      0.01       3.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:02:55  141318.6      0.01       3.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:02:55  141337.8      0.01       2.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:02:55  141341.8      0.01       2.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:55  141346.8      0.01       2.9       0.0 path/genblk1[8].path/path/add_out_reg[37]/D
    0:02:55  141347.1      0.01       2.9       0.0                          
    0:02:55  141344.7      0.01       2.9       0.0                          
    0:02:56  141317.3      0.01       2.9       0.0                          
    0:02:56  141307.4      0.01       2.9       0.0                          
    0:02:57  141284.0      0.01       2.9       0.0                          
    0:02:58  141268.9      0.01       2.9       0.0                          
    0:02:58  141254.8      0.01       2.9       0.0                          
    0:02:58  141210.4      0.01       2.9       0.0                          
    0:02:58  141199.2      0.01       2.9       0.0                          
    0:02:58  141077.1      0.01       2.9       0.0                          
    0:02:59  140952.6      0.01       2.9       0.0                          
    0:02:59  140835.3      0.01       2.9       0.0                          
    0:03:00  140718.8      0.01       2.9       0.0                          
    0:03:00  140609.5      0.01       2.9       0.0                          
    0:03:01  140480.2      0.01       2.9       0.0                          
    0:03:01  140360.5      0.01       2.9       0.0                          
    0:03:02  140243.4      0.01       2.9       0.0                          
    0:03:02  140235.5      0.01       2.9       0.0                          
    0:03:02  140193.2      0.01       2.9       0.0                          
    0:03:02  140165.2      0.01       2.9       0.0                          
    0:03:02  140135.7      0.01       2.9       0.0                          
    0:03:02  140105.1      0.01       3.0       0.0                          
    0:03:02  140085.7      0.01       3.0       0.0                          
    0:03:02  140078.5      0.01       3.0       0.0                          
    0:03:02  140074.8      0.01       3.0       0.0                          
    0:03:03  140026.7      0.01       3.0       0.0                          
    0:03:04  139971.6      0.01       3.0       0.0                          
    0:03:04  139940.2      0.01       3.0       0.0                          
    0:03:05  139930.9      0.01       2.9       0.0                          
    0:03:05  139928.8      0.01       2.9       0.0                          
    0:03:05  139926.1      0.01       2.9       0.0                          
    0:03:05  139921.8      0.01       2.9       0.0                          
    0:03:05  139917.9      0.01       2.9       0.0                          
    0:03:06  139915.5      0.01       2.9       0.0                          
    0:03:06  139910.7      0.01       2.9       0.0                          
    0:03:06  139908.8      0.01       2.9       0.0                          
    0:03:06  139904.8      0.01       2.9       0.0                          
    0:03:06  139901.9      0.01       2.9       0.0                          
    0:03:07  139894.7      0.01       2.9       0.0                          
    0:03:07  139892.3      0.01       2.9       0.0                          
    0:03:07  139889.7      0.01       2.9       0.0                          
    0:03:07  139888.3      0.01       2.9       0.0                          
    0:03:08  139886.7      0.01       2.9       0.0                          
    0:03:09  139886.2      0.01       3.0       0.0                          
    0:03:09  139822.4      0.03       3.6       0.0                          
    0:03:09  139809.9      0.03       3.6       0.0                          
    0:03:09  139809.9      0.03       3.6       0.0                          
    0:03:09  139809.9      0.03       3.6       0.0                          
    0:03:09  139809.9      0.03       3.6       0.0                          
    0:03:09  139809.9      0.03       3.6       0.0                          
    0:03:09  139809.9      0.03       3.6       0.0                          
    0:03:09  139814.4      0.02       3.0       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:09  139817.6      0.02       3.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:10  139828.2      0.02       3.0       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:10  139832.2      0.01       2.9       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:10  139835.1      0.01       2.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:10  139841.8      0.01       2.8       0.0 path/path/path/add_out_reg[36]/D
    0:03:10  139844.4      0.01       2.8       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:10  139847.1      0.01       2.8       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:10  139850.0      0.01       2.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  139851.9      0.01       2.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  139852.4      0.01       2.7       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:03:10  139850.0      0.01       2.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:10  139858.3      0.01       2.7       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:10  139861.2      0.01       2.7       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:11  139866.5      0.01       2.6       0.0 path/genblk1[3].path/path/add_out_reg[38]/D
    0:03:11  139870.0      0.01       2.6       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:03:11  139873.7      0.01       2.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:11  139879.3      0.01       2.5       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:11  139882.5      0.01       2.5       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:11  139887.5      0.01       2.5       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:11  139889.1      0.01       2.5       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:11  139894.2      0.01       2.4       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:11  139896.0      0.01       2.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:11  139905.6      0.01       2.3       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:03:11  139910.9      0.01       2.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:11  139915.7      0.01       2.3       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:12  139920.3      0.01       2.3       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:12  139924.2      0.01       2.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  139928.0      0.01       2.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:12  139933.6      0.01       2.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:12  139939.9      0.01       2.1       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:12  139940.2      0.01       2.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:12  139942.1      0.01       2.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  139946.1      0.01       2.0       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:03:12  139950.8      0.01       1.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  139955.1      0.01       1.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  139956.2      0.01       1.8       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:12  139957.8      0.01       1.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:12  139961.7      0.01       1.8       0.0 path/genblk1[1].path/path/add_out_reg[38]/D
    0:03:13  139964.9      0.01       1.7       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:13  139972.1      0.01       1.7       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:13  139976.9      0.01       1.7       0.0 path/genblk1[2].path/path/add_out_reg[35]/D
    0:03:13  139982.2      0.01       1.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:13  139986.5      0.01       1.6       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:13  139990.5      0.01       1.6       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:03:13  139998.7      0.01       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  140001.6      0.01       1.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:13  140003.8      0.01       1.5       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:13  140007.0      0.01       1.5       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:03:13  140007.5      0.01       1.5       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:03:13  140014.2      0.01       1.4       0.0 path/genblk1[4].path/path/add_out_reg[33]/D
    0:03:14  140019.5      0.01       1.4       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:14  140022.7      0.01       1.3       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:03:14  140030.1      0.01       1.3       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:14  140031.7      0.01       1.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][34]/D
    0:03:14  140035.2      0.01       1.2       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:14  140042.6      0.01       1.1       0.0 path/genblk1[12].path/path/add_out_reg[36]/D
    0:03:14  140043.9      0.01       1.1       0.0 path/genblk1[13].path/path/add_out_reg[38]/D
    0:03:14  140047.9      0.01       1.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  140056.4      0.01       1.1       0.0 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:14  140059.9      0.01       1.0       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:14  140064.2      0.01       0.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:03:14  140064.2      0.01       0.9       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:14  140064.2      0.01       0.9       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:15  140066.8      0.01       0.9       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:15  140068.1      0.01       0.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:15  140071.3      0.01       0.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:15  140073.5      0.01       0.8       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:15  140078.3      0.01       0.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  140085.4      0.01       0.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:15  140085.7      0.01       0.8       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:15  140085.2      0.01       0.8       0.0                          
    0:03:15  140083.0      0.01       0.8       0.0                          
    0:03:16  140083.0      0.01       0.8       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:16  140085.7      0.01       0.8       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:16  140087.3      0.01       0.8       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:03:16  140090.8      0.01       0.8       0.0 path/genblk1[2].path/path/add_out_reg[29]/D
    0:03:16  140092.1      0.01       0.8       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:16  140091.3      0.01       0.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:16  140093.7      0.01       0.7       0.0 path/genblk1[15].path/path/add_out_reg[34]/D
    0:03:16  140094.7      0.01       0.7       0.0 path/genblk1[15].path/path/add_out_reg[35]/D
    0:03:16  140096.6      0.01       0.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:16  140099.3      0.01       0.6       0.0 path/genblk1[3].path/path/add_out_reg[36]/D
    0:03:16  140099.8      0.00       0.6       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:03:16  140101.4      0.00       0.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  140104.3      0.00       0.5       0.0 path/genblk1[6].path/path/add_out_reg[33]/D
    0:03:17  140106.5      0.00       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:17  140107.8      0.00       0.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  140111.8      0.00       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  140114.4      0.00       0.4       0.0 path/genblk1[11].path/path/add_out_reg[34]/D
    0:03:17  140115.2      0.00       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  140117.6      0.00       0.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:17  140120.6      0.00       0.4       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:03:17  140122.1      0.00       0.3       0.0 path/genblk1[4].path/path/add_out_reg[31]/D
    0:03:17  140121.9      0.00       0.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:17  140122.1      0.00       0.3       0.0 path/path/path/add_out_reg[36]/D
    0:03:17  140123.7      0.00       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][36]/D
    0:03:18  140124.0      0.00       0.3       0.0 path/genblk1[10].path/path/add_out_reg[38]/D
    0:03:18  140126.9      0.00       0.3       0.0 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:18  140129.6      0.00       0.3       0.0 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:18  140130.1      0.00       0.3       0.0 path/genblk1[8].path/path/add_out_reg[38]/D
    0:03:18  140135.4      0.00       0.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:18  140136.8      0.00       0.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:03:18  140137.8      0.00       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][30]/D
    0:03:18  140140.2      0.00       0.2       0.0 path/genblk1[13].path/path/add_out_reg[38]/D
    0:03:18  140142.1      0.00       0.2       0.0 path/genblk1[7].path/path/add_out_reg[38]/D
    0:03:18  140143.4      0.00       0.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:18  140146.6      0.00       0.2       0.0 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:18  140147.7      0.00       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:19  140150.3      0.00       0.2       0.0 path/genblk1[8].path/path/add_out_reg[32]/D
    0:03:19  140152.2      0.00       0.2       0.0 path/genblk1[3].path/path/add_out_reg[35]/D
    0:03:19  140152.2      0.00       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][35]/D
    0:03:19  140152.7      0.00       0.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][37]/D
    0:03:20  140152.7      0.00       0.1       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 14407 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 07:31:10 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_0' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              72627.842296
Buf/Inv area:                     5279.036005
Noncombinational area:           67524.895667
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                140152.737963
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 07:31:17 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_0         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  40.9147 mW   (87%)
  Net Switching Power  =   6.2583 mW   (13%)
                         ---------
Total Dynamic Power    =  47.1729 mW  (100%)

Cell Leakage Power     =   2.9320 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       3.7650e+04          673.4160        1.1360e+06        3.9459e+04  (  78.75%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  3.2649e+03        5.5848e+03        1.7959e+06        1.0646e+04  (  21.25%)
--------------------------------------------------------------------------------------------------
Total          4.0915e+04 uW     6.2583e+03 uW     2.9320e+06 nW     5.0105e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_0
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 07:31:17 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/add_out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_0     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[10]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/U400/ZN (TINV_X1)
                                                          0.15       0.23 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[10] (memory_b20_SIZE16_LOGSIZE4_20)
                                                          0.00       0.23 f
  path/genblk1[6].path/Mat_a_Mem/data_out[10] (seqMemory_b20_SIZE16_20)
                                                          0.00       0.23 f
  path/genblk1[6].path/path/in0[10] (mac_b20_g0_10)       0.00       0.23 f
  path/genblk1[6].path/path/mult_21/a[10] (mac_b20_g0_10_DW_mult_tc_1)
                                                          0.00       0.23 f
  path/genblk1[6].path/path/mult_21/U1666/ZN (XNOR2_X1)
                                                          0.07       0.30 r
  path/genblk1[6].path/path/mult_21/U1710/ZN (NAND2_X1)
                                                          0.04       0.35 f
  path/genblk1[6].path/path/mult_21/U1658/Z (BUF_X1)      0.05       0.40 f
  path/genblk1[6].path/path/mult_21/U1848/ZN (OAI22_X1)
                                                          0.06       0.45 r
  path/genblk1[6].path/path/mult_21/U592/S (FA_X1)        0.12       0.58 f
  path/genblk1[6].path/path/mult_21/U590/CO (FA_X1)       0.09       0.67 f
  path/genblk1[6].path/path/mult_21/U580/CO (FA_X1)       0.09       0.76 f
  path/genblk1[6].path/path/mult_21/U569/CO (FA_X1)       0.09       0.85 f
  path/genblk1[6].path/path/mult_21/U559/S (FA_X1)        0.14       1.00 r
  path/genblk1[6].path/path/mult_21/U1684/ZN (NOR2_X1)
                                                          0.03       1.03 f
  path/genblk1[6].path/path/mult_21/U2166/ZN (NOR2_X1)
                                                          0.05       1.07 r
  path/genblk1[6].path/path/mult_21/U2162/ZN (NAND2_X1)
                                                          0.03       1.10 f
  path/genblk1[6].path/path/mult_21/U2168/ZN (OAI21_X1)
                                                          0.06       1.16 r
  path/genblk1[6].path/path/mult_21/U1232/Z (CLKBUF_X1)
                                                          0.05       1.22 r
  path/genblk1[6].path/path/mult_21/U2211/ZN (AOI21_X1)
                                                          0.03       1.25 f
  path/genblk1[6].path/path/mult_21/U1308/ZN (XNOR2_X1)
                                                          0.06       1.31 f
  path/genblk1[6].path/path/mult_21/product[25] (mac_b20_g0_10_DW_mult_tc_1)
                                                          0.00       1.31 f
  path/genblk1[6].path/path/add_27/A[25] (mac_b20_g0_10_DW01_add_2)
                                                          0.00       1.31 f
  path/genblk1[6].path/path/add_27/U421/ZN (NOR2_X1)      0.06       1.37 r
  path/genblk1[6].path/path/add_27/U640/ZN (NOR2_X1)      0.03       1.39 f
  path/genblk1[6].path/path/add_27/U639/ZN (AOI21_X1)     0.05       1.44 r
  path/genblk1[6].path/path/add_27/U689/ZN (OAI21_X1)     0.04       1.48 f
  path/genblk1[6].path/path/add_27/U417/ZN (AOI21_X1)     0.05       1.53 r
  path/genblk1[6].path/path/add_27/U442/ZN (INV_X1)       0.04       1.57 f
  path/genblk1[6].path/path/add_27/U758/ZN (AOI21_X1)     0.05       1.61 r
  path/genblk1[6].path/path/add_27/U445/ZN (XNOR2_X1)     0.06       1.68 r
  path/genblk1[6].path/path/add_27/SUM[33] (mac_b20_g0_10_DW01_add_2)
                                                          0.00       1.68 r
  path/genblk1[6].path/path/U23/ZN (INV_X1)               0.02       1.70 f
  path/genblk1[6].path/path/U24/ZN (NOR2_X1)              0.04       1.74 r
  path/genblk1[6].path/path/add_out_reg[33]/D (DFF_X2)
                                                          0.01       1.75 r
  data arrival time                                                  1.75

  clock clk (rise edge)                                   1.78       1.78
  clock network delay (ideal)                             0.00       1.78
  path/genblk1[6].path/path/add_out_reg[33]/CK (DFF_X2)
                                                          0.00       1.78 r
  library setup time                                     -0.03       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g0 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
