// Generated by CIRCT firtool-1.128.0
module DecodeUnitGR(	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:31:7
  input  [19:0] io_aligned_chunk,	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:32:16
  input         io_k_in,	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:32:16
  output [3:0]  io_final_q,	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:32:16
  output [1:0]  io_final_r,	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:32:16
  output [4:0]  io_consumed_bits_gr,	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:32:16
  output        io_error	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:32:16
);

  wire [1:0]  _k_val_T = {1'h0, io_k_in} + 2'h1;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:35:25
  wire        _GEN = io_aligned_chunk[19:18] == 2'h0;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :51:{29,36}
  wire        _GEN_0 = io_aligned_chunk[19:18] == 2'h1;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :51:29, :54:42
  wire        _GEN_1 = io_aligned_chunk[19:17] == 3'h4;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :57:{35,42}
  wire        _GEN_2 = io_aligned_chunk[19:17] == 3'h5;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :57:35, :60:42
  wire        _GEN_3 = io_aligned_chunk[19:16] == 4'hC;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :63:{35,42}
  wire        _GEN_4 = io_aligned_chunk[19:16] == 4'hD;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :63:35, :66:42
  wire        _GEN_5 = io_aligned_chunk[19:15] == 5'h1C;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :69:{35,42}
  wire        _GEN_6 = io_aligned_chunk[19:15] == 5'h1D;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :69:35, :72:42
  wire        _GEN_7 = io_aligned_chunk[19:14] == 6'h3C;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :75:36
  wire        _GEN_8 = io_aligned_chunk[19:14] == 6'h3D;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :78:36
  wire        _GEN_9 = _GEN_7 | _GEN_8;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:39:34, :75:{36,53}, :76:52, :78:{36,53}, :79:52
  wire        _GEN_10 = _GEN_5 | _GEN_6;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:69:{42,58}, :70:52, :72:{42,58}, :73:52, :75:53
  wire        _GEN_11 = _GEN_3 | _GEN_4;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:63:{42,57}, :64:52, :66:{42,57}, :67:52, :69:58
  wire        _GEN_12 = _GEN_1 | _GEN_2;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:57:{42,56}, :58:52, :60:{42,56}, :61:52, :63:57
  wire        _GEN_13 = _GEN | _GEN_0;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:51:{36,49}, :52:52, :54:{42,55}, :55:52, :57:56
  wire        _GEN_14 = io_aligned_chunk[19:17] == 3'h0;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :57:35, :84:36
  wire        _GEN_15 = io_aligned_chunk[19:17] == 3'h1;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :57:35, :87:42
  wire        _GEN_16 = io_aligned_chunk[19:17] == 3'h2;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :57:35, :90:42
  wire        _GEN_17 = io_aligned_chunk[19:17] == 3'h3;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :57:35, :93:42
  wire        _GEN_18 = io_aligned_chunk[19:16] == 4'h8;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :63:35, :96:42
  wire        _GEN_19 = io_aligned_chunk[19:16] == 4'h9;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :63:35, :99:42
  wire        _GEN_20 = io_aligned_chunk[19:16] == 4'hA;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :63:35, :102:42
  wire        _GEN_21 = io_aligned_chunk[19:16] == 4'hB;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :63:35, :105:42
  wire        _GEN_22 = io_aligned_chunk[19:15] == 5'h18;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :69:35, :108:42
  wire        _GEN_23 = io_aligned_chunk[19:15] == 5'h19;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :69:35, :111:42
  wire        _GEN_24 = io_aligned_chunk[19:15] == 5'h1A;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :69:35, :114:42
  wire        _GEN_25 = io_aligned_chunk[19:15] == 5'h1B;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :69:35, :117:42
  wire        _GEN_26 = io_aligned_chunk[19:14] == 6'h38;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :120:36
  wire        _GEN_27 = io_aligned_chunk[19:14] == 6'h39;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :123:36
  wire        _GEN_28 = io_aligned_chunk[19:14] == 6'h3A;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :126:36
  wire        _GEN_29 = io_aligned_chunk[19:14] == 6'h3B;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:45:25, :129:36
  wire        fast_path_valid =
    io_k_in
      ? _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17 | _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21
        | _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25 | _GEN_26 | _GEN_27 | _GEN_28 | _GEN_29
      : _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7
        | _GEN_8;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:50:27, :51:{36,49}, :52:29, :54:{42,55}, :55:29, :57:{42,56}, :58:29, :60:{42,56}, :61:29, :63:{42,57}, :64:29, :66:{42,57}, :67:29, :69:{42,58}, :70:29, :72:{42,58}, :73:29, :75:{36,53}, :76:29, :78:{36,53}, :84:{36,50}, :85:29, :87:{42,56}, :88:29, :90:{42,56}, :91:29, :93:{42,56}, :94:29, :96:{42,57}, :97:29, :99:{42,57}, :100:29, :102:{42,57}, :103:29, :105:{42,57}, :106:29, :108:{42,58}, :109:29, :111:{42,58}, :112:29, :114:{42,58}, :115:29, :117:{42,58}, :118:29, :120:{36,53}, :121:29, :123:{36,53}, :124:29, :126:{36,53}, :127:29, :129:{36,53}
  wire        _GEN_30 = _GEN_26 | _GEN_27 | _GEN_28 | _GEN_29;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:39:34, :120:{36,53}, :121:52, :123:{36,53}, :124:52, :126:{36,53}, :127:52, :129:{36,53}, :130:52
  wire        _GEN_31 = _GEN_22 | _GEN_23 | _GEN_24 | _GEN_25;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:108:{42,58}, :109:52, :111:{42,58}, :112:52, :114:{42,58}, :115:52, :117:{42,58}, :118:52, :120:53
  wire        _GEN_32 = _GEN_18 | _GEN_19 | _GEN_20 | _GEN_21;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:96:{42,57}, :97:52, :99:{42,57}, :100:52, :102:{42,57}, :103:52, :105:{42,57}, :106:52, :108:58
  wire        _GEN_33 = _GEN_14 | _GEN_15 | _GEN_16 | _GEN_17;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:84:{36,50}, :85:52, :87:{42,56}, :88:52, :90:{42,56}, :91:52, :93:{42,56}, :94:52, :96:57
  wire [14:0] inverted_q_stream = ~(io_aligned_chunk[19:5]);	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:146:29, :153:34
  wire        q_is_valid = io_aligned_chunk[19:4] != 16'hFFFF;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:146:29, :155:45
  wire [3:0]  _q_T_13 =
    inverted_q_stream[13]
      ? 4'h1
      : inverted_q_stream[12]
          ? 4'h2
          : inverted_q_stream[11]
              ? 4'h3
              : inverted_q_stream[10]
                  ? 4'h4
                  : inverted_q_stream[9]
                      ? 4'h5
                      : inverted_q_stream[8]
                          ? 4'h6
                          : inverted_q_stream[7]
                              ? 4'h7
                              : inverted_q_stream[6]
                                  ? 4'h8
                                  : inverted_q_stream[5]
                                      ? 4'h9
                                      : inverted_q_stream[4]
                                          ? 4'hA
                                          : inverted_q_stream[3]
                                              ? 4'hB
                                              : inverted_q_stream[2]
                                                  ? 4'hC
                                                  : inverted_q_stream[1]
                                                      ? 4'hD
                                                      : {3'h7, ~(inverted_q_stream[0])};	// src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:153:34, :157:46
  wire [4:0]  q_consumed_bits = {1'h0, inverted_q_stream[14] ? 4'h0 : _q_T_13} + 5'h1;	// src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:153:34, :157:46, :163:37
  wire [50:0] r_shifted_stream = {31'h0, io_aligned_chunk} << q_consumed_bits;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:163:37, :168:54
  wire        _GEN_34 = ~fast_path_valid & q_is_valid;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:50:27, :51:49, :84:50, :137:34, :142:{10,28}, :155:45, :161:26, :162:25, :182:21
  assign io_final_q =
    fast_path_valid
      ? (io_k_in
           ? (_GEN_33 ? 4'h0 : _GEN_32 ? 4'h1 : _GEN_31 ? 4'h2 : _GEN_30 ? 4'h3 : 4'h0)
           : _GEN_13
               ? 4'h0
               : _GEN_12 ? 4'h1 : _GEN_11 ? 4'h2 : _GEN_10 ? 4'h3 : {1'h0, _GEN_9, 2'h0})
      : ~_GEN_34 | inverted_q_stream[14] ? 4'h0 : _q_T_13;	// src/main/scala/chisel3/util/Mux.scala:58:84, src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:31:7, :39:34, :50:27, :51:49, :52:52, :54:55, :55:52, :57:56, :58:52, :60:56, :61:52, :63:57, :64:52, :66:57, :67:52, :69:58, :70:52, :72:58, :73:52, :75:53, :76:52, :78:53, :79:52, :84:50, :85:52, :87:56, :88:52, :90:56, :91:52, :93:56, :94:52, :96:57, :97:52, :99:57, :100:52, :102:57, :103:52, :105:57, :106:52, :108:58, :109:52, :111:58, :112:52, :114:58, :115:52, :117:58, :118:52, :120:53, :121:52, :123:53, :124:52, :126:53, :127:52, :129:53, :130:52, :137:34, :142:28, :153:34, :157:46, :161:26, :162:25, :182:21, :189:22
  assign io_final_r =
    fast_path_valid
      ? (io_k_in
           ? (_GEN_14
                ? 2'h0
                : _GEN_15
                    ? 2'h1
                    : _GEN_16
                        ? 2'h2
                        : _GEN_17
                            ? 2'h3
                            : _GEN_18
                                ? 2'h0
                                : _GEN_19
                                    ? 2'h1
                                    : _GEN_20
                                        ? 2'h2
                                        : _GEN_21
                                            ? 2'h3
                                            : _GEN_22
                                                ? 2'h0
                                                : _GEN_23
                                                    ? 2'h1
                                                    : _GEN_24
                                                        ? 2'h2
                                                        : _GEN_25
                                                            ? 2'h3
                                                            : _GEN_26
                                                                ? 2'h0
                                                                : _GEN_27
                                                                    ? 2'h1
                                                                    : _GEN_28
                                                                        ? 2'h2
                                                                        : {2{_GEN_29}})
           : _GEN
               ? 2'h0
               : _GEN_0
                   ? 2'h1
                   : _GEN_1
                       ? 2'h0
                       : _GEN_2
                           ? 2'h1
                           : _GEN_3
                               ? 2'h0
                               : _GEN_4
                                   ? 2'h1
                                   : _GEN_5
                                       ? 2'h0
                                       : _GEN_6 ? 2'h1 : _GEN_7 ? 2'h0 : {1'h0, _GEN_8})
      : _GEN_34
          ? (_k_val_T == 2'h1 ? {1'h0, r_shifted_stream[19]} : r_shifted_stream[19:18])
          : 2'h0;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:31:7, :35:25, :40:34, :50:27, :51:{36,49}, :52:72, :54:{42,55}, :55:72, :57:{42,56}, :58:72, :60:{42,56}, :61:72, :63:{42,57}, :64:72, :66:{42,57}, :67:72, :69:{42,58}, :70:72, :72:{42,58}, :73:72, :75:{36,53}, :76:72, :78:{36,53}, :79:72, :84:{36,50}, :85:72, :87:{42,56}, :88:72, :90:{42,56}, :91:72, :93:{42,56}, :94:72, :96:{42,57}, :97:72, :99:{42,57}, :100:72, :102:{42,57}, :103:72, :105:{42,57}, :106:72, :108:{42,58}, :109:72, :111:{42,58}, :112:72, :114:{42,58}, :115:72, :117:{42,58}, :118:72, :120:{36,53}, :121:72, :123:{36,53}, :124:72, :126:{36,53}, :127:72, :129:{36,53}, :130:72, :137:34, :138:34, :142:28, :161:26, :162:25, :168:54, :170:{24,33}, :171:{29,48}, :173:{29,48}, :182:21, :183:21, :190:22
  assign io_consumed_bits_gr =
    fast_path_valid
      ? (io_k_in
           ? (_GEN_33 ? 5'h3 : _GEN_32 ? 5'h4 : _GEN_31 ? 5'h5 : _GEN_30 ? 5'h6 : 5'h0)
           : _GEN_13
               ? 5'h2
               : _GEN_12 ? 5'h3 : _GEN_11 ? 5'h4 : _GEN_10 ? 5'h5 : _GEN_9 ? 5'h6 : 5'h0)
      : _GEN_34 ? q_consumed_bits + {3'h0, _k_val_T} : 5'h0;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:31:7, :35:25, :39:34, :41:36, :50:27, :51:49, :52:52, :53:27, :54:55, :55:52, :56:27, :57:56, :58:52, :59:27, :60:56, :61:52, :62:27, :63:57, :64:52, :65:27, :66:57, :67:52, :68:27, :69:58, :70:52, :71:27, :72:58, :73:52, :74:27, :75:53, :76:52, :77:27, :78:53, :79:52, :80:27, :84:50, :85:52, :86:27, :87:56, :88:52, :89:27, :90:56, :91:52, :92:27, :93:56, :94:52, :95:27, :96:57, :97:52, :98:27, :99:57, :100:52, :101:27, :102:57, :103:52, :104:27, :105:57, :106:52, :107:27, :108:58, :109:52, :110:27, :111:58, :112:52, :113:27, :114:58, :115:52, :116:27, :117:58, :118:52, :119:27, :120:53, :121:52, :122:27, :123:53, :124:52, :125:27, :126:53, :127:52, :128:27, :129:53, :130:52, :131:27, :137:34, :139:36, :142:28, :161:26, :162:25, :163:37, :164:39, :165:27, :182:21, :184:23, :192:31
  assign io_error = ~fast_path_valid & ~fast_path_valid & ~q_is_valid;	// src/main/scala/gr_accelerator/decoder/DecodeUnitGR.scala:31:7, :50:27, :51:49, :84:50, :140:38, :142:{10,28}, :155:45, :161:26, :179:29, :185:25, :193:20
endmodule


// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module GRDecoderCore(	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
  input         clock,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
                reset,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
                io_start,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  input  [15:0] io_group_index,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output        io_finished,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
                io_meta_req_valid,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output [15:0] io_meta_req_addr,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  input         io_meta_resp_valid,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  input  [31:0] io_meta_resp_start_byte_addr,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  input  [7:0]  io_meta_resp_zero_point,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output        io_stream_req_valid,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output [31:0] io_stream_req_addr,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  input         io_stream_resp_valid,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  input  [63:0] io_stream_resp_data,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output        io_sram_write_valid,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output [8:0]  io_sram_write_addr,	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
  output [3:0]  io_sram_write_data	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
);

  wire        do_sram_write;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:126:36, :169:19
  wire [3:0]  _gr_decoder_io_final_q;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28
  wire [1:0]  _gr_decoder_io_final_r;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28
  wire [4:0]  _gr_decoder_io_consumed_bits_gr;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28
  wire        _gr_decoder_io_error;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28
  reg  [2:0]  state;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:59:24
  reg  [7:0]  zero_point_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:62:33
  reg  [31:0] next_fetch_addr_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38
  reg  [2:0]  initial_byte_offset;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:64:38
  reg         is_first_fetch;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:65:33
  reg         flag_parsed;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:66:30
  reg  [95:0] raw_buffer_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33
  reg  [6:0]  bits_valid_in_buffer;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39
  reg  [9:0]  decoded_count;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:71:32
  reg  [8:0]  sram_write_addr;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:72:34
  reg         is_fallback_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34
  reg         k_in_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:75:27
  reg  [3:0]  weight_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:82:34
  reg  [3:0]  q_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:83:29
  reg  [1:0]  r_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:84:29
  reg  [4:0]  consumed_bits_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:85:36
  reg         is_fallback_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:86:39
  reg         k_in_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:87:32
  reg  [7:0]  zero_point_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:88:38
  wire [6:0]  _mapped_delta_T = {3'h0, q_pipe_reg} << {1'h0, k_in_pipe_reg} + 2'h1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :83:29, :87:32, :136:39, :137:44
  wire [1:0]  _GEN = _mapped_delta_T[1:0] | r_pipe_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:84:29, :137:{44,54}
  wire [4:0]  _signed_delta_T_2 = {_mapped_delta_T[4:2], _GEN} + 5'h1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:137:{44,54}, :144:31
  wire        _GEN_0 = state == 3'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  wire        _GEN_1 = state == 3'h1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  wire        _GEN_2 = state == 3'h2;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  wire        _GEN_3 = _GEN_0 | _GEN_1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:94:25, :169:19
  wire        _GEN_4 = state == 3'h3;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  wire        _GEN_5 = state == 3'h4;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  wire        _GEN_6 = state == 3'h5;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  wire        _GEN_7 = _GEN_2 | _GEN_4 | _GEN_5;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:126:36, :169:19
  assign do_sram_write = ~(_GEN_0 | _GEN_1 | _GEN_7) & _GEN_6;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:126:36, :169:19
  wire        _GEN_8 = state == 3'h6;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :169:19
  always @(posedge clock) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
    if (reset) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      state <= 3'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24
      zero_point_reg <= 8'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:62:33
      next_fetch_addr_reg <= 32'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38
      initial_byte_offset <= 3'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :64:38
      is_first_fetch <= 1'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:65:33
      flag_parsed <= 1'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:66:30
      raw_buffer_reg <= 96'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33
      bits_valid_in_buffer <= 7'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39
      decoded_count <= 10'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:71:32
      sram_write_addr <= 9'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:72:34
      is_fallback_reg <= 1'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34
      k_in_reg <= 1'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:75:27
      weight_pipe_reg <= 4'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:82:34
      q_pipe_reg <= 4'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:83:29
      r_pipe_reg <= 2'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:84:29
      consumed_bits_reg <= 5'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:85:36
      is_fallback_pipe_reg <= 1'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:86:39
      k_in_pipe_reg <= 1'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:87:32
      zero_point_pipe_reg <= 8'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:88:38
    end
    else begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      automatic logic             _GEN_9 = _GEN_0 | ~(_GEN_1 & io_meta_resp_valid);	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:64:38, :169:19, :178:38, :180:37
      automatic logic [5:0]       shift_bits;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:208:24
      automatic logic             _GEN_10;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:241:23
      automatic logic             _GEN_11 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :169:19
      automatic logic             _GEN_12;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:308:36
      automatic logic             _GEN_13;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:311:40
      automatic logic             _GEN_14;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:314:45
      automatic logic             _GEN_15;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:86:39, :308:55, :312:19, :314:58, :321:42
      automatic logic             _GEN_16 = _GEN_0 | _GEN_1 | _GEN_2 | _GEN_4;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:86:39, :169:19
      automatic logic             _GEN_17 = _GEN_5 | ~_GEN_6;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :169:19
      automatic logic [126:0]     _raw_buffer_reg_T_2;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:344:50
      automatic logic [95:0]      _GEN_18;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :169:19
      automatic logic [6:0]       _GEN_19;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39, :169:19
      automatic logic [9:0]       _GEN_20;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:71:32, :169:19
      automatic logic [2:0]       _GEN_21;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:59:24, :169:19, :357:34, :359:33, :360:27
      automatic logic [7:0][2:0]  _GEN_22;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:169:19, :171:28, :178:38, :199:40, :252:19, :308:55, :351:23
      automatic logic [158:0]     data_positioned;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:216:58
      automatic logic [7:0][95:0] _GEN_23;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :169:19, :178:38, :199:40, :248:28
      automatic logic [7:0][6:0]  _GEN_24;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39, :169:19, :178:38, :199:40, :249:34
      automatic logic [7:0][9:0]  _GEN_25;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:71:32, :169:19, :178:38
      shift_bits = is_first_fetch ? {initial_byte_offset, 3'h0} : 6'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :64:38, :65:33, :208:{24,61}
      _GEN_10 = raw_buffer_reg[95:94] == 2'h2;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :234:38, :241:23
      _GEN_12 = decoded_count == 10'h200;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:71:32, :308:36
      _GEN_13 = bits_valid_in_buffer < 7'h14;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39, :311:40
      _GEN_14 = ~is_fallback_reg & _gr_decoder_io_error;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28, :74:34, :314:{28,45}
      _GEN_15 = _GEN_12 | _GEN_13 | _GEN_14;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:86:39, :308:{36,55}, :311:40, :312:19, :314:{45,58}, :321:42
      _raw_buffer_reg_T_2 = {31'h0, raw_buffer_reg} << consumed_bits_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :85:36, :344:50
      _GEN_18 = _GEN_17 ? raw_buffer_reg : _raw_buffer_reg_T_2[95:0];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :169:19, :344:{32,50}
      _GEN_19 =
        _GEN_17 ? bits_valid_in_buffer : bits_valid_in_buffer - {2'h0, consumed_bits_reg};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :69:39, :85:36, :169:19, :345:62
      _GEN_20 = _GEN_7 | ~_GEN_6 ? decoded_count : decoded_count + 10'h1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :71:32, :126:36, :169:19, :348:48
      _GEN_21 = _GEN_8 & ~do_sram_write & ~io_start ? 3'h0 : state;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :126:36, :169:19, :357:{18,34}, :359:{22,33}, :360:27
      _GEN_22 =
        {{_GEN_21},
         {_GEN_21},
         {3'h4},
         {_GEN_12 ? 3'h6 : _GEN_13 ? 3'h2 : _GEN_14 ? 3'h6 : 3'h5},
         {3'h4},
         {io_stream_resp_valid ? (flag_parsed ? 3'h4 : 3'h3) : state},
         {io_meta_resp_valid ? 3'h2 : state},
         {io_start ? 3'h1 : state}};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :66:30, :169:19, :171:{28,36}, :178:38, :191:23, :199:40, :224:36, :225:27, :227:27, :252:19, :308:{36,55}, :309:27, :311:40, :312:19, :313:27, :314:{45,58}, :315:27, :318:27, :351:23, :357:34, :359:33, :360:27
      state <= _GEN_22[state];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:59:24, :169:19, :171:28, :178:38, :199:40, :252:19, :308:55, :351:23
      if (_GEN_9) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:62:33, :64:38, :169:19
      end
      else	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:62:33, :169:19
        zero_point_reg <= io_meta_resp_zero_point;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:62:33
      if (~_GEN_0) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:92:23, :169:19
        automatic logic _GEN_26;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38, :169:19, :199:40, :221:37
        _GEN_26 = _GEN_2 & io_stream_resp_valid;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38, :169:19, :199:40, :221:37
        if (_GEN_1) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:169:19
          if (io_meta_resp_valid)	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:48:16
            next_fetch_addr_reg <= io_meta_resp_start_byte_addr & 32'hFFFFFFF8;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38, :181:49
        end
        else if (_GEN_26)	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38, :169:19, :199:40, :221:37
          next_fetch_addr_reg <= next_fetch_addr_reg + 32'h8;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38, :221:60
        is_first_fetch <=
          _GEN_1 ? io_meta_resp_valid | is_first_fetch : ~_GEN_26 & is_first_fetch;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:63:38, :65:33, :169:19, :178:38, :188:32, :199:40, :221:37, :222:32
        flag_parsed <=
          _GEN_1 ? ~io_meta_resp_valid & flag_parsed : ~_GEN_2 & _GEN_4 | flag_parsed;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:66:30, :95:24, :169:19, :178:38, :189:29
      end
      if (_GEN_9) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:64:38, :169:19
      end
      else	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:64:38, :169:19
        initial_byte_offset <= io_meta_resp_start_byte_addr[2:0];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:64:38, :180:48
      data_positioned =
        {{63'h0,
          io_stream_resp_data[7:0],
          io_stream_resp_data[15:8],
          io_stream_resp_data[23:16],
          io_stream_resp_data[31:24],
          io_stream_resp_data[39:32],
          io_stream_resp_data[47:40],
          io_stream_resp_data[55:48],
          io_stream_resp_data[63:56]} << shift_bits,
         32'h0} >> bits_valid_in_buffer;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39, :203:51, :208:24, :209:51, :215:19, :216:58
      _GEN_23 =
        {{_GEN_18},
         {_GEN_18},
         {_GEN_18},
         {raw_buffer_reg},
         {{raw_buffer_reg[93:0], 2'h0}},
         {{96{io_stream_resp_valid}} & data_positioned[95:0] | raw_buffer_reg},
         {io_meta_resp_valid ? 96'h0 : raw_buffer_reg},
         {raw_buffer_reg}};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :169:19, :178:38, :186:32, :199:40, :216:58, :218:32, :248:28
      raw_buffer_reg <= _GEN_23[state];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:59:24, :68:33, :169:19, :178:38, :199:40, :248:28
      _GEN_24 =
        {{_GEN_19},
         {_GEN_19},
         {_GEN_19},
         {bits_valid_in_buffer},
         {bits_valid_in_buffer - 7'h2},
         {io_stream_resp_valid
            ? bits_valid_in_buffer + 7'h40 - {1'h0, shift_bits}
            : bits_valid_in_buffer},
         {io_meta_resp_valid ? 7'h0 : bits_valid_in_buffer},
         {bits_valid_in_buffer}};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:69:39, :169:19, :178:38, :187:38, :199:40, :208:24, :211:48, :219:{38,62}, :249:{34,58}
      bits_valid_in_buffer <= _GEN_24[state];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:59:24, :69:39, :169:19, :178:38, :199:40, :249:34
      _GEN_25 =
        {{_GEN_20},
         {_GEN_20},
         {_GEN_20},
         {decoded_count},
         {decoded_count},
         {decoded_count},
         {io_meta_resp_valid ? 10'h0 : decoded_count},
         {decoded_count}};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:71:32, :169:19, :178:38, :184:31
      decoded_count <= _GEN_25[state];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:59:24, :71:32, :169:19, :178:38
      if (_GEN_9) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:64:38, :128:25, :169:19
        if (do_sram_write)	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:126:36, :169:19
          sram_write_addr <= sram_write_addr + 9'h1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:72:34, :153:44
      end
      else	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:128:25, :169:19
        sram_write_addr <= 9'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:72:34
      if (_GEN_11 | ~_GEN_4) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :169:19
      end
      else	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :169:19
        is_fallback_reg <= _GEN_10;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :241:23
      if (_GEN_11 | ~_GEN_4 | _GEN_10) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :75:27, :169:19, :241:{23,42}
      end
      else	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:75:27, :169:19, :241:42
        k_in_reg <= raw_buffer_reg[94];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :75:27, :234:38, :245:26
      if (_GEN_16 | ~_GEN_5 | _GEN_15 | ~is_fallback_reg) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :82:34, :86:39, :169:19, :308:55, :312:19, :314:58, :321:42, :325:43
      end
      else	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:82:34, :169:19, :308:55, :312:19, :314:58, :325:43
        weight_pipe_reg <= raw_buffer_reg[95:92];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :82:34, :101:43, :108:44
      if (_GEN_16 | ~_GEN_5 | _GEN_12 | _GEN_13 | _GEN_14 | is_fallback_reg) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :83:29, :84:29, :86:39, :169:19, :308:{36,55}, :311:40, :312:19, :314:{45,58}, :325:43, :329:36
      end
      else begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:84:29, :169:19, :308:55
        q_pipe_reg <= _gr_decoder_io_final_q;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28, :83:29
        r_pipe_reg <= _gr_decoder_io_final_r;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28, :84:29
      end
      if (_GEN_16 | ~_GEN_5 | _GEN_15) begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:86:39, :88:38, :169:19, :308:55, :312:19, :314:58, :321:42
      end
      else begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:88:38, :169:19, :308:55
        consumed_bits_reg <= is_fallback_reg ? 5'h4 : _gr_decoder_io_consumed_bits_gr;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28, :74:34, :85:36, :325:43, :327:43, :331:43
        is_fallback_pipe_reg <= is_fallback_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:74:34, :86:39
        k_in_pipe_reg <= k_in_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:75:27, :87:32
        zero_point_pipe_reg <= zero_point_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:62:33, :88:38
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
        end	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
        state = _RANDOM[3'h0][2:0];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24
        zero_point_reg = _RANDOM[3'h0][10:3];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :62:33
        next_fetch_addr_reg = {_RANDOM[3'h0][31:11], _RANDOM[3'h1][10:0]};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :59:24, :63:38
        initial_byte_offset = _RANDOM[3'h1][13:11];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :63:38, :64:38
        is_first_fetch = _RANDOM[3'h1][14];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :63:38, :65:33
        flag_parsed = _RANDOM[3'h1][15];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :63:38, :66:30
        raw_buffer_reg =
          {_RANDOM[3'h1][31:16], _RANDOM[3'h2], _RANDOM[3'h3], _RANDOM[3'h4][15:0]};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :63:38, :68:33
        bits_valid_in_buffer = _RANDOM[3'h4][22:16];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :68:33, :69:39
        decoded_count = {_RANDOM[3'h4][31:23], _RANDOM[3'h5][0]};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :68:33, :71:32
        sram_write_addr = _RANDOM[3'h5][9:1];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :72:34
        is_fallback_reg = _RANDOM[3'h5][10];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :74:34
        k_in_reg = _RANDOM[3'h5][11];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :75:27
        weight_pipe_reg = _RANDOM[3'h5][16:13];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :82:34
        q_pipe_reg = _RANDOM[3'h5][20:17];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :83:29
        r_pipe_reg = _RANDOM[3'h5][22:21];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :84:29
        consumed_bits_reg = _RANDOM[3'h5][27:23];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :85:36
        is_fallback_pipe_reg = _RANDOM[3'h5][28];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :86:39
        k_in_pipe_reg = _RANDOM[3'h5][29];	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :87:32
        zero_point_pipe_reg = {_RANDOM[3'h5][31:30], _RANDOM[3'h6][5:0]};	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :71:32, :88:38
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  DecodeUnitGR gr_decoder (	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28
    .io_aligned_chunk    (raw_buffer_reg[95:76]),	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:68:33, :101:43
    .io_k_in             (k_in_reg),	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:75:27
    .io_final_q          (_gr_decoder_io_final_q),
    .io_final_r          (_gr_decoder_io_final_r),
    .io_consumed_bits_gr (_gr_decoder_io_consumed_bits_gr),
    .io_error            (_gr_decoder_io_error)
  );	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:51:28
  assign io_finished =
    ~(_GEN_0 | _GEN_1 | _GEN_2 | _GEN_4 | _GEN_5 | _GEN_6) & _GEN_8 & ~do_sram_write;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :91:17, :126:36, :169:19, :357:{18,34}
  assign io_meta_req_valid = ~_GEN_0 & _GEN_1;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :92:23, :169:19
  assign io_meta_req_addr = _GEN_0 | ~_GEN_1 ? 16'h0 : io_group_index;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :93:22, :169:19
  assign io_stream_req_valid = ~_GEN_3 & _GEN_2;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :94:25, :169:19
  assign io_stream_req_addr = _GEN_3 | ~_GEN_2 ? 32'h0 : next_fetch_addr_reg;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :63:38, :94:25, :95:24, :169:19
  assign io_sram_write_valid = do_sram_write;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :126:36, :169:19
  assign io_sram_write_addr = do_sram_write ? sram_write_addr : 9'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :72:34, :97:24, :126:36, :128:25, :130:28, :169:19
  assign io_sram_write_data =
    do_sram_write
      ? (is_fallback_pipe_reg
           ? weight_pipe_reg
           : (_GEN[0] ? 4'h0 - _signed_delta_T_2[4:1] : {_mapped_delta_T[4:2], _GEN[1]})
             + zero_point_pipe_reg[3:0])
      : 4'h0;	// src/main/scala/gr_accelerator/decoder/GRDecoderCore.scala:46:7, :82:34, :86:39, :88:38, :98:24, :126:36, :128:25, :132:36, :133:32, :137:{44,54}, :140:40, :141:35, :143:29, :144:{15,31}, :148:31, :149:32, :169:19
endmodule

module RRArbiter4_MetaReqPayload(	// src/main/scala/chisel3/util/Arbiter.scala:127:7
  input         clock,	// src/main/scala/chisel3/util/Arbiter.scala:127:7
                io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [15:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [15:0] io_in_1_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [15:0] io_in_2_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [15:0] io_in_3_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [15:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_chosen	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  wire [1:0]       io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:102:{24,33}
  wire [3:0]       _GEN =
    {{io_in_3_valid}, {io_in_2_valid}, {io_in_1_valid}, {io_in_0_valid}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire             io_out_valid_0 = _GEN[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :102:{24,33}
  wire [3:0][15:0] _GEN_0 =
    {{io_in_3_bits_addr}, {io_in_2_bits_addr}, {io_in_1_bits_addr}, {io_in_0_bits_addr}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  reg  [1:0]       ctrl_validMask_grantMask_lastGrant;	// src/main/scala/chisel3/util/Arbiter.scala:88:14
  assign io_chosen_choice =
    io_in_1_valid & ctrl_validMask_grantMask_lastGrant == 2'h0
      ? 2'h1
      : io_in_2_valid & ~(ctrl_validMask_grantMask_lastGrant[1])
          ? 2'h2
          : io_in_3_valid & ctrl_validMask_grantMask_lastGrant != 2'h3
              ? 2'h3
              : io_in_0_valid ? 2'h0 : io_in_1_valid ? 2'h1 : {1'h1, ~io_in_2_valid};	// src/main/scala/chisel3/util/Arbiter.scala:88:14, :90:49, :91:76, :98:41, :100:{26,35}, :102:{24,33}, :127:7
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    if (io_out_valid_0)	// src/main/scala/chisel3/util/Arbiter.scala:55:16
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:88:14, :102:{24,33}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:127:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Arbiter.scala:127:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Arbiter.scala:127:7
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Arbiter.scala:88:14, :127:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_out_valid_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :127:7
  assign io_out_bits_addr = _GEN_0[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :102:{24,33}, :127:7
  assign io_chosen = io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:102:{24,33}, :127:7
endmodule

module RRArbiter4_StreamReqPayload(	// src/main/scala/chisel3/util/Arbiter.scala:127:7
  input         clock,	// src/main/scala/chisel3/util/Arbiter.scala:127:7
                io_in_0_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_0_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_1_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_1_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_2_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_2_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input         io_in_3_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  input  [31:0] io_in_3_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output        io_out_valid,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [31:0] io_out_bits_addr,	// src/main/scala/chisel3/util/Arbiter.scala:52:14
  output [1:0]  io_chosen	// src/main/scala/chisel3/util/Arbiter.scala:52:14
);

  wire [1:0]       io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:102:{24,33}
  wire [3:0]       _GEN =
    {{io_in_3_valid}, {io_in_2_valid}, {io_in_1_valid}, {io_in_0_valid}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  wire             io_out_valid_0 = _GEN[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :102:{24,33}
  wire [3:0][31:0] _GEN_0 =
    {{io_in_3_bits_addr}, {io_in_2_bits_addr}, {io_in_1_bits_addr}, {io_in_0_bits_addr}};	// src/main/scala/chisel3/util/Arbiter.scala:55:16
  reg  [1:0]       ctrl_validMask_grantMask_lastGrant;	// src/main/scala/chisel3/util/Arbiter.scala:88:14
  assign io_chosen_choice =
    io_in_1_valid & ctrl_validMask_grantMask_lastGrant == 2'h0
      ? 2'h1
      : io_in_2_valid & ~(ctrl_validMask_grantMask_lastGrant[1])
          ? 2'h2
          : io_in_3_valid & ctrl_validMask_grantMask_lastGrant != 2'h3
              ? 2'h3
              : io_in_0_valid ? 2'h0 : io_in_1_valid ? 2'h1 : {1'h1, ~io_in_2_valid};	// src/main/scala/chisel3/util/Arbiter.scala:88:14, :90:49, :91:76, :98:41, :100:{26,35}, :102:{24,33}, :127:7
  always @(posedge clock) begin	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    if (io_out_valid_0)	// src/main/scala/chisel3/util/Arbiter.scala:55:16
      ctrl_validMask_grantMask_lastGrant <= io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:88:14, :102:{24,33}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:127:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/chisel3/util/Arbiter.scala:127:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/chisel3/util/Arbiter.scala:127:7
        ctrl_validMask_grantMask_lastGrant = _RANDOM[/*Zero width*/ 1'b0][1:0];	// src/main/scala/chisel3/util/Arbiter.scala:88:14, :127:7
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/chisel3/util/Arbiter.scala:127:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_valid = io_out_valid_0;	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :127:7
  assign io_out_bits_addr = _GEN_0[io_chosen_choice];	// src/main/scala/chisel3/util/Arbiter.scala:55:16, :102:{24,33}, :127:7
  assign io_chosen = io_chosen_choice;	// src/main/scala/chisel3/util/Arbiter.scala:102:{24,33}, :127:7
endmodule


// Include rmemory initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// VCS coverage exclude_file
module meta_sram_250000x40(	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
  input  [17:0] R0_addr,
  input         R0_en,
                R0_clk,
  output [39:0] R0_data,
  input  [17:0] W0_addr,
  input         W0_en,
                W0_clk,
  input  [39:0] W0_data
);

  reg [39:0] Memory[0:249999];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
  always @(posedge W0_clk) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
    if (W0_en)	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
      Memory[W0_addr] <= W0_data;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
    reg [63:0] _RANDOM_MEM;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
    initial begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
      `INIT_RANDOM_PROLOG_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
        for (logic [17:0] i = 18'h0; i < 18'h3D090; i += 18'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j[5:0] +: 32] = `RANDOM;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
          end
          Memory[i] = _RANDOM_MEM[39:0];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 40'bx;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
endmodule

// VCS coverage exclude_file
module shared_cache_256x64(	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
  input  [7:0]  R0_addr,
  input         R0_en,
                R0_clk,
  output [63:0] R0_data,
  input  [7:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [63:0] W0_data,
  input  [7:0]  W0_mask
);

  reg [63:0] Memory[0:255];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
  always @(posedge W0_clk) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[0])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h0 +: 8] <= W0_data[7:0];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[1])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h8 +: 8] <= W0_data[15:8];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[2])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h10 +: 8] <= W0_data[23:16];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[3])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h18 +: 8] <= W0_data[31:24];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[4])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h20 +: 8] <= W0_data[39:32];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[5])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h28 +: 8] <= W0_data[47:40];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[6])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h30 +: 8] <= W0_data[55:48];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    if (W0_en & W0_mask[7])	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      Memory[W0_addr][32'h38 +: 8] <= W0_data[63:56];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_MEM_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    reg [63:0] _RANDOM_MEM;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    initial begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      `INIT_RANDOM_PROLOG_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          for (logic [6:0] j = 7'h0; j < 7'h40; j += 7'h20) begin
            _RANDOM_MEM[j[5:0] +: 32] = `RANDOM;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
          end
          Memory[i[7:0]] = _RANDOM_MEM;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
        end
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // ENABLE_INITIAL_MEM_
  assign R0_data = R0_en ? Memory[R0_addr] : 64'bx;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
endmodule

module DecoderBank(	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  input         clock,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
                reset,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  output        io_start_req_ready,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input         io_start_req_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input  [15:0] io_start_req_bits_base_group_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
                io_start_req_bits_num_groups_to_decode,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_bank_finished,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
                io_load_meta_ready,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input         io_load_meta_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input  [17:0] io_load_meta_bits_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input  [31:0] io_load_meta_bits_data_start_byte_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input  [7:0]  io_load_meta_bits_data_zero_point,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_load_stream_ready,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input         io_load_stream_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input  [31:0] io_load_stream_bits_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  input  [7:0]  io_load_stream_bits_data,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_sram_write_outputs_0_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [8:0]  io_sram_write_outputs_0_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [3:0]  io_sram_write_outputs_0_data,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_sram_write_outputs_0_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_sram_write_outputs_1_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [8:0]  io_sram_write_outputs_1_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [3:0]  io_sram_write_outputs_1_data,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_sram_write_outputs_1_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_sram_write_outputs_2_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [8:0]  io_sram_write_outputs_2_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [3:0]  io_sram_write_outputs_2_data,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_sram_write_outputs_2_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_sram_write_outputs_3_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [8:0]  io_sram_write_outputs_3_addr,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [3:0]  io_sram_write_outputs_3_data,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_sram_write_outputs_3_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_meta_write_outputs_0_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_meta_write_outputs_0_zp,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
                io_meta_write_outputs_0_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_meta_write_outputs_1_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_meta_write_outputs_1_zp,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
                io_meta_write_outputs_1_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_meta_write_outputs_2_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_meta_write_outputs_2_zp,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
                io_meta_write_outputs_2_wave_index,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output        io_meta_write_outputs_3_valid,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
  output [7:0]  io_meta_write_outputs_3_zp,	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
                io_meta_write_outputs_3_wave_index	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
);

  wire        write_mask_7;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_6;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_5;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_4;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        write_mask_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:115:59
  wire        _stream_arb_io_out_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28
  wire [31:0] _stream_arb_io_out_bits_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28
  wire [1:0]  _stream_arb_io_chosen;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28
  wire        _meta_arb_io_out_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26
  wire [15:0] _meta_arb_io_out_bits_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26
  wire [1:0]  _meta_arb_io_chosen;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26
  wire [63:0] _shared_cache_ext_R0_data;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
  wire [39:0] _meta_sram_ext_R0_data;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
  wire        _GRDecoderCore_3_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_3_io_meta_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [15:0] _GRDecoderCore_3_io_meta_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_3_io_stream_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [31:0] _GRDecoderCore_3_io_stream_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_2_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_2_io_meta_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [15:0] _GRDecoderCore_2_io_meta_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_2_io_stream_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [31:0] _GRDecoderCore_2_io_stream_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_1_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_1_io_meta_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [15:0] _GRDecoderCore_1_io_meta_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_1_io_stream_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [31:0] _GRDecoderCore_1_io_stream_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_io_meta_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [15:0] _GRDecoderCore_io_meta_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire        _GRDecoderCore_io_stream_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  wire [31:0] _GRDecoderCore_io_stream_req_addr;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  assign write_mask_0 = io_load_stream_bits_addr[2:0] == 3'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :109:36, :115:59
  assign write_mask_1 = io_load_stream_bits_addr[2:0] == 3'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :109:36, :115:59
  assign write_mask_2 = io_load_stream_bits_addr[2:0] == 3'h2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:109:36, :115:59
  assign write_mask_3 = io_load_stream_bits_addr[2:0] == 3'h3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:109:36, :115:59
  assign write_mask_4 = io_load_stream_bits_addr[2:0] == 3'h4;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :109:36, :115:59
  assign write_mask_5 = io_load_stream_bits_addr[2:0] == 3'h5;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:109:36, :115:59
  assign write_mask_6 = io_load_stream_bits_addr[2:0] == 3'h6;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:109:36, :115:59
  assign write_mask_7 = &(io_load_stream_bits_addr[2:0]);	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:109:36, :115:59
  reg  [1:0]  state;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:167:24
  reg  [7:0]  groups_decoded_per_core_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
  reg  [7:0]  groups_decoded_per_core_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
  reg  [7:0]  groups_decoded_per_core_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
  reg  [7:0]  groups_decoded_per_core_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
  reg  [7:0]  groups_total_per_core_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
  reg  [7:0]  groups_total_per_core_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
  reg  [7:0]  groups_total_per_core_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
  reg  [7:0]  groups_total_per_core_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
  reg         core_is_busy_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
  reg         core_is_busy_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
  reg         core_is_busy_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
  reg         core_is_busy_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
  reg  [15:0] base_idx_reg;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:175:27
  wire        core_won_meta = _meta_arb_io_chosen == 2'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :125:26, :191:46
  wire        core_won_stream = _stream_arb_io_chosen == 2'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :126:28, :192:50
  wire        decoders_0_meta_resp_valid = _meta_arb_io_out_valid & core_won_meta;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26, :191:46, :195:55
  wire [7:0]  decoders_0_meta_resp_zero_point =
    core_won_meta ? _meta_sram_ext_R0_data[7:0] : 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :191:46, :202:48
  wire        core_won_meta_1 = _meta_arb_io_chosen == 2'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :125:26, :191:46
  wire        core_won_stream_1 = _stream_arb_io_chosen == 2'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :126:28, :192:50
  wire        decoders_1_meta_resp_valid = _meta_arb_io_out_valid & core_won_meta_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26, :191:46, :195:55
  wire [7:0]  decoders_1_meta_resp_zero_point =
    core_won_meta_1 ? _meta_sram_ext_R0_data[7:0] : 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :191:46, :202:48
  wire        core_won_meta_2 = _meta_arb_io_chosen == 2'h2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :125:26, :191:46
  wire        core_won_stream_2 = _stream_arb_io_chosen == 2'h2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :126:28, :192:50
  wire        decoders_2_meta_resp_valid = _meta_arb_io_out_valid & core_won_meta_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26, :191:46, :195:55
  wire [7:0]  decoders_2_meta_resp_zero_point =
    core_won_meta_2 ? _meta_sram_ext_R0_data[7:0] : 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :191:46, :202:48
  wire        decoders_3_meta_resp_valid =
    _meta_arb_io_out_valid & (&_meta_arb_io_chosen);	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26, :191:46, :195:55
  wire [7:0]  decoders_3_meta_resp_zero_point =
    (&_meta_arb_io_chosen) ? _meta_sram_ext_R0_data[7:0] : 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :125:26, :191:46, :202:48
  wire        io_start_req_ready_0 = state == 2'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :265:19
  wire        _GEN = state == 2'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :265:19
  wire        core_has_work_left = groups_decoded_per_core_0 < groups_total_per_core_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :171:40, :297:49
  wire        _GEN_0 = core_is_busy_0 & _GRDecoderCore_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36, :174:31, :309:38
  wire        core_has_work_left_1 = groups_decoded_per_core_1 < groups_total_per_core_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :171:40, :297:49
  wire        _GEN_1 = core_is_busy_1 & _GRDecoderCore_1_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36, :174:31, :309:38
  wire        core_has_work_left_2 = groups_decoded_per_core_2 < groups_total_per_core_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :171:40, :297:49
  wire        _GEN_2 = core_is_busy_2 & _GRDecoderCore_2_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36, :174:31, :309:38
  wire        core_has_work_left_3 = groups_decoded_per_core_3 < groups_total_per_core_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :171:40, :297:49
  wire        _GEN_3 = core_is_busy_3 & _GRDecoderCore_3_io_finished;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36, :174:31, :309:38
  always @(posedge clock) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
    automatic logic _GEN_4;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:175:27, :265:19, :269:38, :273:30
    _GEN_4 = io_start_req_ready_0 & io_start_req_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:175:27, :265:19, :269:38, :273:30
    if (reset) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      state <= 2'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24
      groups_decoded_per_core_0 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
      groups_decoded_per_core_1 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
      groups_decoded_per_core_2 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
      groups_decoded_per_core_3 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
      groups_total_per_core_0 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
      groups_total_per_core_1 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
      groups_total_per_core_2 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
      groups_total_per_core_3 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40
      core_is_busy_0 <= 1'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
      core_is_busy_1 <= 1'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
      core_is_busy_2 <= 1'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
      core_is_busy_3 <= 1'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31
    end
    else begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      automatic logic [3:0][1:0] _GEN_5;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:167:24, :265:19, :269:38, :339:38, :346:19
      _GEN_5 =
        {{state},
         {2'h0},
         {groups_decoded_per_core_0 == groups_total_per_core_0
          & groups_decoded_per_core_1 == groups_total_per_core_1
          & groups_decoded_per_core_2 == groups_total_per_core_2
          & groups_decoded_per_core_3 == groups_total_per_core_3
            ? 2'h2
            : state},
         {io_start_req_valid ? 2'h1 : state}};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :170:42, :171:40, :265:19, :269:38, :270:23, :322:59, :323:29, :339:38, :340:23, :346:19
      state <= _GEN_5[state];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:167:24, :265:19, :269:38, :339:38, :346:19
      if (io_start_req_ready_0) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:265:19
        if (io_start_req_valid) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:72:16
          groups_decoded_per_core_0 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
          groups_decoded_per_core_1 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
          groups_decoded_per_core_2 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
          groups_decoded_per_core_3 <= 8'h0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42
        end
        core_is_busy_0 <= ~io_start_req_valid & core_is_busy_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :269:38, :287:37
        core_is_busy_1 <= ~io_start_req_valid & core_is_busy_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :269:38, :287:37
        core_is_busy_2 <= ~io_start_req_valid & core_is_busy_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :269:38, :287:37
        core_is_busy_3 <= ~io_start_req_valid & core_is_busy_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :269:38, :287:37
      end
      else begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:265:19
        if (_GEN & _GEN_0)	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :265:19, :309:{38,63}, :312:48
          groups_decoded_per_core_0 <= groups_decoded_per_core_0 + 8'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :314:23
        if (_GEN & _GEN_1)	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :265:19, :309:{38,63}, :312:48
          groups_decoded_per_core_1 <= groups_decoded_per_core_1 + 8'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :314:23
        if (_GEN & _GEN_2)	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :265:19, :309:{38,63}, :312:48
          groups_decoded_per_core_2 <= groups_decoded_per_core_2 + 8'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :314:23
        if (_GEN & _GEN_3)	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :265:19, :309:{38,63}, :312:48
          groups_decoded_per_core_3 <= groups_decoded_per_core_3 + 8'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:170:42, :314:23
        if (_GEN) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:265:19
          core_is_busy_0 <=
            ~_GEN_0 & (core_has_work_left & ~core_is_busy_0 | core_is_busy_0);	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :297:49, :299:42, :301:{26,44}, :303:41, :309:{38,63}, :310:37
          core_is_busy_1 <=
            ~_GEN_1 & (core_has_work_left_1 & ~core_is_busy_1 | core_is_busy_1);	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :297:49, :299:42, :301:{26,44}, :303:41, :309:{38,63}, :310:37
          core_is_busy_2 <=
            ~_GEN_2 & (core_has_work_left_2 & ~core_is_busy_2 | core_is_busy_2);	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :297:49, :299:42, :301:{26,44}, :303:41, :309:{38,63}, :310:37
          core_is_busy_3 <=
            ~_GEN_3 & (core_has_work_left_3 & ~core_is_busy_3 | core_is_busy_3);	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :297:49, :299:42, :301:{26,44}, :303:41, :309:{38,63}, :310:37
        end
      end
      if (_GEN_4) begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:175:27, :265:19, :269:38, :273:30
        automatic logic [15:0] remainder = io_start_req_bits_num_groups_to_decode % 16'h4;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:278:44
        automatic logic [15:0] base_per_core =
          io_start_req_bits_num_groups_to_decode / 16'h4;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:277:48
        groups_total_per_core_0 <= base_per_core[7:0] + {7'h0, |(remainder[2:0])};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40, :277:48, :278:44, :281:63, :282:27
        groups_total_per_core_1 <= base_per_core[7:0] + {7'h0, |(remainder[2:1])};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40, :277:48, :278:44, :281:63, :282:27
        groups_total_per_core_2 <= base_per_core[7:0] + {7'h0, remainder[2:0] > 3'h2};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40, :277:48, :278:44, :281:63, :282:27
        groups_total_per_core_3 <= base_per_core[7:0] + {7'h0, remainder[2]};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:171:40, :277:48, :278:44, :281:63, :282:27
      end
    end
    if (_GEN_4)	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:175:27, :265:19, :269:38, :273:30
      base_idx_reg <= io_start_req_bits_base_group_index;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:175:27
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
        end	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
        state = _RANDOM[2'h1][1:0];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24
        groups_decoded_per_core_0 = _RANDOM[2'h1][9:2];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :170:42
        groups_decoded_per_core_1 = _RANDOM[2'h1][17:10];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :170:42
        groups_decoded_per_core_2 = _RANDOM[2'h1][25:18];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :170:42
        groups_decoded_per_core_3 = {_RANDOM[2'h1][31:26], _RANDOM[2'h2][1:0]};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :170:42
        groups_total_per_core_0 = _RANDOM[2'h2][9:2];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :171:40
        groups_total_per_core_1 = _RANDOM[2'h2][17:10];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :171:40
        groups_total_per_core_2 = _RANDOM[2'h2][25:18];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :171:40
        groups_total_per_core_3 = {_RANDOM[2'h2][31:26], _RANDOM[2'h3][1:0]};	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :171:40
        core_is_busy_0 = _RANDOM[2'h3][2];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :171:40, :174:31
        core_is_busy_1 = _RANDOM[2'h3][3];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :171:40, :174:31
        core_is_busy_2 = _RANDOM[2'h3][4];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :171:40, :174:31
        core_is_busy_3 = _RANDOM[2'h3][5];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :171:40, :174:31
        base_idx_reg = _RANDOM[2'h3][21:6];	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :171:40, :175:27
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  GRDecoderCore GRDecoderCore (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .clock                        (clock),
    .reset                        (reset),
    .io_start
      (~io_start_req_ready_0 & _GEN & ~_GEN_0 & core_has_work_left & ~core_is_busy_0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :242:30, :265:19, :297:49, :299:42, :301:{26,44}, :309:{38,63}, :310:37, :311:39
    .io_group_index
      (base_idx_reg + {6'h0, groups_decoded_per_core_0, 2'h0}),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :175:27, :246:49
    .io_finished                  (_GRDecoderCore_io_finished),
    .io_meta_req_valid            (_GRDecoderCore_io_meta_req_valid),
    .io_meta_req_addr             (_GRDecoderCore_io_meta_req_addr),
    .io_meta_resp_valid           (decoders_0_meta_resp_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:195:55
    .io_meta_resp_start_byte_addr (core_won_meta ? _meta_sram_ext_R0_data[39:8] : 32'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :191:46, :197:53
    .io_meta_resp_zero_point      (decoders_0_meta_resp_zero_point),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:202:48
    .io_stream_req_valid          (_GRDecoderCore_io_stream_req_valid),
    .io_stream_req_addr           (_GRDecoderCore_io_stream_req_addr),
    .io_stream_resp_valid         (_stream_arb_io_out_valid & core_won_stream),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28, :192:50, :209:59
    .io_stream_resp_data          (core_won_stream ? _shared_cache_ext_R0_data : 64'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27, :192:50, :211:44
    .io_sram_write_valid          (io_sram_write_outputs_0_valid),
    .io_sram_write_addr           (io_sram_write_outputs_0_addr),
    .io_sram_write_data           (io_sram_write_outputs_0_data)
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  GRDecoderCore GRDecoderCore_1 (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .clock                        (clock),
    .reset                        (reset),
    .io_start
      (~io_start_req_ready_0 & _GEN & ~_GEN_1 & core_has_work_left_1 & ~core_is_busy_1),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :242:30, :265:19, :297:49, :299:42, :301:{26,44}, :309:{38,63}, :310:37, :311:39
    .io_group_index
      (base_idx_reg + {6'h0, groups_decoded_per_core_1, 2'h0} + 16'h1),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :175:27, :246:49, :248:20
    .io_finished                  (_GRDecoderCore_1_io_finished),
    .io_meta_req_valid            (_GRDecoderCore_1_io_meta_req_valid),
    .io_meta_req_addr             (_GRDecoderCore_1_io_meta_req_addr),
    .io_meta_resp_valid           (decoders_1_meta_resp_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:195:55
    .io_meta_resp_start_byte_addr
      (core_won_meta_1 ? _meta_sram_ext_R0_data[39:8] : 32'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :191:46, :197:53
    .io_meta_resp_zero_point      (decoders_1_meta_resp_zero_point),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:202:48
    .io_stream_req_valid          (_GRDecoderCore_1_io_stream_req_valid),
    .io_stream_req_addr           (_GRDecoderCore_1_io_stream_req_addr),
    .io_stream_resp_valid         (_stream_arb_io_out_valid & core_won_stream_1),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28, :192:50, :209:59
    .io_stream_resp_data          (core_won_stream_1 ? _shared_cache_ext_R0_data : 64'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27, :192:50, :211:44
    .io_sram_write_valid          (io_sram_write_outputs_1_valid),
    .io_sram_write_addr           (io_sram_write_outputs_1_addr),
    .io_sram_write_data           (io_sram_write_outputs_1_data)
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  GRDecoderCore GRDecoderCore_2 (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .clock                        (clock),
    .reset                        (reset),
    .io_start
      (~io_start_req_ready_0 & _GEN & ~_GEN_2 & core_has_work_left_2 & ~core_is_busy_2),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :242:30, :265:19, :297:49, :299:42, :301:{26,44}, :309:{38,63}, :310:37, :311:39
    .io_group_index
      (base_idx_reg + {6'h0, groups_decoded_per_core_2, 2'h0} + 16'h2),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :175:27, :246:49, :248:20
    .io_finished                  (_GRDecoderCore_2_io_finished),
    .io_meta_req_valid            (_GRDecoderCore_2_io_meta_req_valid),
    .io_meta_req_addr             (_GRDecoderCore_2_io_meta_req_addr),
    .io_meta_resp_valid           (decoders_2_meta_resp_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:195:55
    .io_meta_resp_start_byte_addr
      (core_won_meta_2 ? _meta_sram_ext_R0_data[39:8] : 32'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :191:46, :197:53
    .io_meta_resp_zero_point      (decoders_2_meta_resp_zero_point),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:202:48
    .io_stream_req_valid          (_GRDecoderCore_2_io_stream_req_valid),
    .io_stream_req_addr           (_GRDecoderCore_2_io_stream_req_addr),
    .io_stream_resp_valid         (_stream_arb_io_out_valid & core_won_stream_2),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28, :192:50, :209:59
    .io_stream_resp_data          (core_won_stream_2 ? _shared_cache_ext_R0_data : 64'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27, :192:50, :211:44
    .io_sram_write_valid          (io_sram_write_outputs_2_valid),
    .io_sram_write_addr           (io_sram_write_outputs_2_addr),
    .io_sram_write_data           (io_sram_write_outputs_2_data)
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  GRDecoderCore GRDecoderCore_3 (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .clock                        (clock),
    .reset                        (reset),
    .io_start
      (~io_start_req_ready_0 & _GEN & ~_GEN_3 & core_has_work_left_3 & ~core_is_busy_3),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:174:31, :242:30, :265:19, :297:49, :299:42, :301:{26,44}, :309:{38,63}, :310:37, :311:39
    .io_group_index
      (base_idx_reg + {6'h0, groups_decoded_per_core_3, 2'h0} + 16'h3),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42, :175:27, :246:49, :248:20
    .io_finished                  (_GRDecoderCore_3_io_finished),
    .io_meta_req_valid            (_GRDecoderCore_3_io_meta_req_valid),
    .io_meta_req_addr             (_GRDecoderCore_3_io_meta_req_addr),
    .io_meta_resp_valid           (decoders_3_meta_resp_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:195:55
    .io_meta_resp_start_byte_addr
      ((&_meta_arb_io_chosen) ? _meta_sram_ext_R0_data[39:8] : 32'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24, :125:26, :191:46, :197:53
    .io_meta_resp_zero_point      (decoders_3_meta_resp_zero_point),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:202:48
    .io_stream_req_valid          (_GRDecoderCore_3_io_stream_req_valid),
    .io_stream_req_addr           (_GRDecoderCore_3_io_stream_req_addr),
    .io_stream_resp_valid         (_stream_arb_io_out_valid & (&_stream_arb_io_chosen)),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28, :192:50, :209:59
    .io_stream_resp_data
      ((&_stream_arb_io_chosen) ? _shared_cache_ext_R0_data : 64'h0),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27, :126:28, :192:50, :211:44
    .io_sram_write_valid          (io_sram_write_outputs_3_valid),
    .io_sram_write_addr           (io_sram_write_outputs_3_addr),
    .io_sram_write_data           (io_sram_write_outputs_3_data)
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
  meta_sram_250000x40 meta_sram_ext (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
    .R0_addr ({2'h0, _meta_arb_io_out_bits_addr}),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :125:26, :142:35
    .R0_en   (1'h1),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
    .R0_clk  (clock),
    .R0_data (_meta_sram_ext_R0_data),
    .W0_addr (io_load_meta_bits_addr),
    .W0_en   (io_load_meta_valid),
    .W0_clk  (clock),
    .W0_data ({io_load_meta_bits_data_start_byte_addr, io_load_meta_bits_data_zero_point})	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:86:24
  shared_cache_256x64 shared_cache_ext (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    .R0_addr (_stream_arb_io_out_bits_addr[10:3]),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28, :152:41, :153:32
    .R0_en   (1'h1),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
    .R0_clk  (clock),
    .R0_data (_shared_cache_ext_R0_data),
    .W0_addr (io_load_stream_bits_addr[10:3]),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:108:34, :118:27
    .W0_en   (io_load_stream_valid),
    .W0_clk  (clock),
    .W0_data ({8{io_load_stream_bits_data}}),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
    .W0_mask
      ({write_mask_7,
        write_mask_6,
        write_mask_5,
        write_mask_4,
        write_mask_3,
        write_mask_2,
        write_mask_1,
        write_mask_0})	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27, :115:59
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:94:27
  RRArbiter4_MetaReqPayload meta_arb (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26
    .clock             (clock),
    .io_in_0_valid     (_GRDecoderCore_io_meta_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_0_bits_addr (_GRDecoderCore_io_meta_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_1_valid     (_GRDecoderCore_1_io_meta_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_1_bits_addr (_GRDecoderCore_1_io_meta_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_2_valid     (_GRDecoderCore_2_io_meta_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_2_bits_addr (_GRDecoderCore_2_io_meta_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_3_valid     (_GRDecoderCore_3_io_meta_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_3_bits_addr (_GRDecoderCore_3_io_meta_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_out_valid      (_meta_arb_io_out_valid),
    .io_out_bits_addr  (_meta_arb_io_out_bits_addr),
    .io_chosen         (_meta_arb_io_chosen)
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:125:26
  RRArbiter4_StreamReqPayload stream_arb (	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28
    .clock             (clock),
    .io_in_0_valid     (_GRDecoderCore_io_stream_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_0_bits_addr (_GRDecoderCore_io_stream_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_1_valid     (_GRDecoderCore_1_io_stream_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_1_bits_addr (_GRDecoderCore_1_io_stream_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_2_valid     (_GRDecoderCore_2_io_stream_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_2_bits_addr (_GRDecoderCore_2_io_stream_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_3_valid     (_GRDecoderCore_3_io_stream_req_valid),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_in_3_bits_addr (_GRDecoderCore_3_io_stream_req_addr),	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:79:36
    .io_out_valid      (_stream_arb_io_out_valid),
    .io_out_bits_addr  (_stream_arb_io_out_bits_addr),
    .io_chosen         (_stream_arb_io_chosen)
  );	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:126:28
  assign io_start_req_ready = io_start_req_ready_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :265:19
  assign io_bank_finished = ~(io_start_req_ready_0 | _GEN) & state == 2'h2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :167:24, :240:22, :265:19
  assign io_load_meta_ready = 1'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  assign io_load_stream_ready = 1'h1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  assign io_sram_write_outputs_0_wave_index = groups_decoded_per_core_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_sram_write_outputs_1_wave_index = groups_decoded_per_core_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_sram_write_outputs_2_wave_index = groups_decoded_per_core_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_sram_write_outputs_3_wave_index = groups_decoded_per_core_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_meta_write_outputs_0_valid = decoders_0_meta_resp_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :195:55
  assign io_meta_write_outputs_0_zp = decoders_0_meta_resp_zero_point;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :202:48
  assign io_meta_write_outputs_0_wave_index = groups_decoded_per_core_0;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_meta_write_outputs_1_valid = decoders_1_meta_resp_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :195:55
  assign io_meta_write_outputs_1_zp = decoders_1_meta_resp_zero_point;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :202:48
  assign io_meta_write_outputs_1_wave_index = groups_decoded_per_core_1;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_meta_write_outputs_2_valid = decoders_2_meta_resp_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :195:55
  assign io_meta_write_outputs_2_zp = decoders_2_meta_resp_zero_point;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :202:48
  assign io_meta_write_outputs_2_wave_index = groups_decoded_per_core_2;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
  assign io_meta_write_outputs_3_valid = decoders_3_meta_resp_valid;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :195:55
  assign io_meta_write_outputs_3_zp = decoders_3_meta_resp_zero_point;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :202:48
  assign io_meta_write_outputs_3_wave_index = groups_decoded_per_core_3;	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7, :170:42
endmodule


// ----- 8< ----- FILE "verification/layers-DecoderBank-Verification.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_DecoderBank_Verification	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  `define layers_DecoderBank_Verification
`endif // not def layers_DecoderBank_Verification

// ----- 8< ----- FILE "verification/assert/layers-DecoderBank-Verification-Assert.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_DecoderBank_Verification_Assert	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  `define layers_DecoderBank_Verification_Assert
  `include "layers-DecoderBank-Verification.sv"	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
`endif // not def layers_DecoderBank_Verification_Assert

// ----- 8< ----- FILE "verification/assume/layers-DecoderBank-Verification-Assume.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_DecoderBank_Verification_Assume	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  `define layers_DecoderBank_Verification_Assume
  `include "layers-DecoderBank-Verification.sv"	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
`endif // not def layers_DecoderBank_Verification_Assume

// ----- 8< ----- FILE "verification/cover/layers-DecoderBank-Verification-Cover.sv" ----- 8< -----

// Generated by CIRCT firtool-1.128.0
`ifndef layers_DecoderBank_Verification_Cover	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
  `define layers_DecoderBank_Verification_Cover
  `include "layers-DecoderBank-Verification.sv"	// src/main/scala/gr_accelerator/decoder/DecoderBank.scala:71:7
`endif // not def layers_DecoderBank_Verification_Cover
