Determining the location of the ModelSim executable...

Using: /opt/intelFPGA_lite/21.1/modelsim_ase/linuxaloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DIV_50MHz_to_1Hz -c DIV_50MHz_to_1Hz --vector_source="/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/Waveform.vwf" --testbench_file="/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Feb 16 16:34:07 2023Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off DIV_50MHz_to_1Hz -c DIV_50MHz_to_1Hz --vector_source=/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/Waveform.vwf --testbench_file=/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/Waveform.vwf.vtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/" DIV_50MHz_to_1Hz -c DIV_50MHz_to_1Hz

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Thu Feb 16 16:34:08 2023Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/ DIV_50MHz_to_1Hz -c DIV_50MHz_to_1HzWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file DIV_50MHz_to_1Hz.vo in folder "/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 619 megabytes    Info: Processing ended: Thu Feb 16 16:34:09 2023    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/DIV_50MHz_to_1Hz.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA_lite/21.1/modelsim_ase/linuxaloem/vsim -c -do DIV_50MHz_to_1Hz.do

Reading pref.tcl
# 2020.1
# do DIV_50MHz_to_1Hz.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:10 on Feb 16,2023# vlog -work work DIV_50MHz_to_1Hz.vo 
# -- Compiling module DIV_50MHz_to_1Hz
# -- Compiling module hard_block
# # Top level modules:# 	DIV_50MHz_to_1Hz# End time: 16:34:10 on Feb 16,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 16:34:10 on Feb 16,2023# vlog -work work Waveform.vwf.vt 
# -- Compiling module DIV_50MHz_to_1Hz_vlg_vec_tst
# 
# Top level modules:# 	DIV_50MHz_to_1Hz_vlg_vec_tst# End time: 16:34:10 on Feb 16,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.DIV_50MHz_to_1Hz_vlg_vec_tst # Start time: 16:34:10 on Feb 16,2023# Loading work.DIV_50MHz_to_1Hz_vlg_vec_tst# Loading work.DIV_50MHz_to_1Hz# Loading work.hard_block# Loading cycloneive_ver.cycloneive_io_obuf# Loading cycloneive_ver.cycloneive_io_ibuf# Loading cycloneive_ver.cycloneive_clkctrl# Loading cycloneive_ver.cycloneive_mux41# Loading cycloneive_ver.cycloneive_ena_reg# Loading cycloneive_ver.cycloneive_lcell_comb# Loading altera_ver.dffeas# Loading altera_ver.PRIM_GDFF_LOW
# after#26
# ** Note: $finish    : Waveform.vwf.vt(51)#    Time: 1 us  Iteration: 0  Instance: /DIV_50MHz_to_1Hz_vlg_vec_tst
# End time: 16:34:10 on Feb 16,2023, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/Waveform.vwf...

Reading /home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/DIV_50MHz_to_1Hz.msim.vcd...

Processing channel transitions... 

Warning: Reset - signal not found in VCD.

Writing the resulting VWF to /home/ifsp/Documentos/Alexandre/Quartus/DivFreq50M_v2/simulation/qsim/DIV_50MHz_to_1Hz_20230216163410.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.