###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Wed Sep 20 11:29:33 2023
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.814 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[9]      | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[10]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[12]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[15]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.480
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.688 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[13]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  4.462
= Slack Time                    5.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.017 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.839 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.815 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.573 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.010 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.472 | 
     | U0_ALU/\ALU_OUT_reg[11]     | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.017 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.011 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.011 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[6]      | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.013 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.013 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[5]      | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |   -5.014 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.303 | 0.004 |   0.004 |   -5.014 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.574 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.011 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.689 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.473 | 
     | U0_ALU/\ALU_OUT_reg[8]      | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.013 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.013 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.327
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.478
- Arrival Time                  4.460
= Slack Time                    5.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.018 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.840 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.816 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.575 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.012 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    8.690 | 
     | FE_OFC4_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |    9.474 | 
     | U0_ALU/\ALU_OUT_reg[7]      | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.460 |    9.478 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.018 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.013 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.013 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/OUT_VALID_reg/CK 
Endpoint:   U0_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.001
- Setup                         0.319
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  4.378
= Slack Time                    5.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.104 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    5.926 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    6.901 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    7.660 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.097 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    8.760 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.952 | 0.700 |   4.356 |    9.460 | 
     | U0_ALU/OUT_VALID_reg        | RN ^       | SDFFRQX2M | 0.952 | 0.022 |   4.378 |    9.482 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.104 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.001 |   -5.103 | 
     | U0_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.303 | 0.001 |   0.001 |   -5.103 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                        -0.019
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.821
- Arrival Time                  4.377
= Slack Time                    5.443
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |            | 0.000 |       |   0.000 |    5.443 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.146 | 0.822 |   0.822 |    6.265 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M    | 0.313 | 0.976 |   1.798 |    7.241 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 1.026 | 0.758 |   2.556 |    7.999 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M     | 0.438 | 0.437 |   2.993 |    8.437 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M  | 1.011 | 0.663 |   3.656 |    9.099 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M     | 0.952 | 0.700 |   4.356 |    9.799 | 
     | U0_ALU/\ALU_OUT_reg[0]      | RN ^       | SDFFRHQX1M | 0.952 | 0.021 |   4.377 |    9.821 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.303 |       |   0.000 |   -5.443 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |   -5.442 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.303 | 0.002 |   0.002 |   -5.442 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.002
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.473
- Arrival Time                  3.707
= Slack Time                    5.766
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.767 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.588 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.564 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.323 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.760 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    9.422 | 
     | U0_ALU/\ALU_OUT_reg[2]      | RN ^       | SDFFRQX1M | 1.029 | 0.051 |   3.707 |    9.473 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.766 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.002 |   -5.765 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.303 | 0.002 |   0.002 |   -5.765 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.004
- Setup                         0.329
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.475
- Arrival Time                  3.707
= Slack Time                    5.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.768 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.590 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.566 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.324 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.761 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    9.424 | 
     | U0_ALU/\ALU_OUT_reg[1]      | RN ^       | SDFFRQX1M | 1.029 | 0.051 |   3.707 |    9.475 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.768 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.764 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.303 | 0.004 |   0.003 |   -5.764 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.006
- Setup                         0.325
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.482
- Arrival Time                  3.713
= Slack Time                    5.768
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.768 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.590 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.566 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.324 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.761 | 
     | FE_OFC3_SYNC_REF_SCAN_RST   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |    9.439 | 
     | U0_ALU/\ALU_OUT_reg[14]     | RN ^       | SDFFRQX2M | 1.046 | 0.042 |   3.713 |    9.482 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.768 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.006 |   -5.762 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.303 | 0.006 |   0.006 |   -5.762 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.003
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.479
- Arrival Time                  3.707
= Slack Time                    5.772
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.772 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.594 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.570 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.328 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.765 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    9.428 | 
     | U0_ALU/\ALU_OUT_reg[3]      | RN ^       | SDFFRQX2M | 1.029 | 0.051 |   3.707 |    9.479 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.772 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.003 |   -5.769 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.303 | 0.003 |   0.003 |   -5.769 | 
     +-------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.005
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.481
- Arrival Time                  3.707
= Slack Time                    5.774
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |    5.774 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |    6.596 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |    7.571 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |    8.330 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |    8.767 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |    9.430 | 
     | U0_ALU/\ALU_OUT_reg[4]      | RN ^       | SDFFRQX2M | 1.029 | 0.051 |   3.707 |    9.481 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.303 |       |   0.000 |   -5.774 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -5.769 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.303 | 0.005 |   0.005 |   -5.769 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.284
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.129
- Arrival Time                  2.166
= Slack Time                    7.964
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.964 | 
     | U4_mux2X1/FE_PHC15_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.206 | 0.870 |   0.870 |    8.833 | 
     | U4_mux2X1/FE_PHC16_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.294 | 0.974 |   1.844 |    9.807 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.294 | 0.321 |   2.165 |   10.128 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.294 | 0.001 |   2.166 |   10.129 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.964 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -7.930 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -7.893 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -7.646 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -7.387 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.278 | 0.037 |   0.613 |   -7.350 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U1_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST_N                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.613
- Setup                         0.279
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                10.134
- Arrival Time                  2.166
= Slack Time                    7.969
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | RST_N ^    |           | 0.000 |       |   0.000 |    7.969 | 
     | U4_mux2X1/FE_PHC15_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.206 | 0.870 |   0.870 |    8.838 | 
     | U4_mux2X1/FE_PHC16_RST_N     | A ^ -> Y ^ | DLY4X1M   | 0.294 | 0.974 |   1.843 |    9.812 | 
     | U4_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M    | 0.294 | 0.321 |   2.165 |   10.133 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.294 | 0.001 |   2.166 |   10.134 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -7.969 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.041 | 0.033 |   0.033 |   -7.935 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.037 |   0.070 |   -7.899 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.220 | 0.248 |   0.318 |   -7.651 | 
     | REF_SCAN_CLK__L1_I1          | A ^ -> Y ^ | CLKBUFX40M | 0.247 | 0.259 |   0.576 |   -7.392 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.278 | 0.037 |   0.613 |   -7.355 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (v) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (v) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.002
- Setup                         0.339
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.463
- Arrival Time                  0.302
= Slack Time                    9.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] v    |            | 0.000 |       |   0.000 |    9.160 | 
     | U0_ALU/FE_PHC17_SI_3_  | A v -> Y v | DLY1X1M    | 0.077 | 0.302 |   0.302 |    9.463 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI v       | SDFFRHQX1M | 0.077 | 0.000 |   0.302 |    9.463 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.303 |       |   0.000 |   -9.160 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.002 |   -9.159 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.303 | 0.002 |   0.002 |   -9.159 | 
     +--------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_ClkDiv/div_clk_reg/CK 
Endpoint:   U0_ClkDiv/div_clk_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.578
- Setup                         0.326
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.052
- Arrival Time                  3.678
= Slack Time                   96.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.375 | 
     | U6_mux2X1/FE_PHC10_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.292 | 0.932 |   0.932 |   97.307 | 
     | U6_mux2X1/FE_PHC13_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.250 | 0.952 |   1.885 |   98.259 | 
     | U6_mux2X1/U1                | B ^ -> Y ^ | MX2X2M    | 1.252 | 0.851 |   2.735 |   99.110 | 
     | FE_OFC6_SYNC_UART_SCAN_RST  | A ^ -> Y ^ | CLKBUFX8M | 1.179 | 0.922 |   3.658 |  100.032 | 
     | U0_ClkDiv/div_clk_reg       | RN ^       | SDFFRQX2M | 1.181 | 0.020 |   3.678 |  100.052 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |            |       |       |  Time   |   Time   | 
     |-----------------------+------------+------------+-------+-------+---------+----------| 
     |                       | scan_clk ^ |            | 0.000 |       |   0.000 |  -96.375 | 
     | scan_clk__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.346 | 
     | scan_clk__L2_I0       | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.168 | 
     | U1_mux2X1/U1          | B ^ -> Y ^ | MX2X2M     | 0.340 | 0.370 |   0.576 |  -95.798 | 
     | U0_ClkDiv/div_clk_reg | CK ^       | SDFFRQX2M  | 0.340 | 0.002 |   0.578 |  -95.797 | 
     +--------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.543
- Setup                         0.336
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.006
- Arrival Time                  4.461
= Slack Time                   96.546
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.546 | 
     | U5_mux2X1/FE_PHC11_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.367 | 
     | U5_mux2X1/FE_PHC14_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.343 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.102 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.539 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.217 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.001 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | RN ^       | SDFFRQX2M | 1.080 | 0.006 |   4.461 |  101.006 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.546 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.517 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.339 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.167 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.054 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.947 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.842 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.736 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.619 | 
     | scan_clk__L9_I0                      | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.563 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.522 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.275 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.014 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.251 | 0.011 |   1.543 |  -95.003 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[8] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.342
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.026
- Arrival Time                  4.460
= Slack Time                   96.567
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   96.567 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.146 | 0.822 |   0.822 |   97.388 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.313 | 0.976 |   1.798 |   98.364 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 1.026 | 0.758 |   2.556 |   99.123 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   2.993 |   99.560 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   3.671 |  100.238 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   4.455 |  101.022 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | RN ^       | SDFFRX1M | 1.080 | 0.004 |   4.460 |  101.026 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.567 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.538 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.360 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.188 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.075 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.968 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.863 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.757 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.640 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.584 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.543 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.296 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.035 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[8] | CK ^       | SDFFRX1M   | 0.287 | 0.037 |   1.568 |  -94.999 | 
     +------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[6] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  4.461
= Slack Time                   96.578
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.578 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.399 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.375 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.134 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.571 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.249 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.033 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | RN ^       | SDFFRQX2M | 1.080 | 0.006 |   4.461 |  101.039 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.578 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.549 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.371 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.199 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.086 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.979 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.874 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.768 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.651 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.595 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.554 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.307 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.047 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[6] | CK ^       | SDFFRQX2M  | 0.287 | 0.037 |   1.568 |  -95.010 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.569
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.039
- Arrival Time                  4.461
= Slack Time                   96.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.579 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.401 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.376 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.135 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.572 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.250 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.034 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | RN ^       | SDFFRQX2M | 1.080 | 0.005 |   4.461 |  101.039 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.579 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.550 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.372 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.200 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.087 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.980 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.875 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.770 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.652 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.596 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.555 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.308 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.048 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.288 | 0.038 |   1.569 |  -95.010 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[7] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.568
- Setup                         0.330
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.038
- Arrival Time                  4.459
= Slack Time                   96.579
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.579 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.401 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.377 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.135 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.572 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.250 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.034 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   4.459 |  101.038 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.579 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.550 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.373 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.200 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.087 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.980 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.875 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.770 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.652 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.597 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.556 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.308 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.048 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[7] | CK ^       | SDFFRQX2M  | 0.287 | 0.037 |   1.568 |  -95.011 | 
     +------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[10] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.583
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.042
- Arrival Time                  4.461
= Slack Time                   96.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   96.581 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.146 | 0.822 |   0.822 |   97.403 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.313 | 0.976 |   1.798 |   98.379 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 1.026 | 0.758 |   2.556 |   99.137 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   2.993 |   99.574 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   3.671 |  100.252 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   4.455 |  101.036 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | RN ^       | SDFFRX1M | 1.080 | 0.006 |   4.461 |  101.042 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.581 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.552 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.374 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.202 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.089 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.982 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.877 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.772 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.654 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.598 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.557 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.310 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.050 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[10] | CK ^       | SDFFRX1M   | 0.292 | 0.052 |   1.583 |  -94.998 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[11] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.584
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.044
- Arrival Time                  4.462
= Slack Time                   96.581
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |            |          |       |       |  Time   |   Time   | 
     |----------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |          | 0.000 |       |   0.000 |   96.581 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.146 | 0.822 |   0.822 |   97.403 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M  | 0.313 | 0.976 |   1.798 |   98.379 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M   | 1.026 | 0.758 |   2.556 |   99.137 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   2.993 |   99.574 | 
     | FE_OFC3_SYNC_REF_SCAN_RST        | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   3.671 |  100.252 | 
     | FE_OFC4_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   4.455 |  101.036 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | RN ^       | SDFFRX1M | 1.080 | 0.007 |   4.462 |  101.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.581 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.553 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.375 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.203 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.089 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.982 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.877 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.772 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.654 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.599 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.558 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.310 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.050 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[11] | CK ^       | SDFFRX1M   | 0.292 | 0.053 |   1.584 |  -94.997 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[9] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.583
- Setup                         0.341
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.042
- Arrival Time                  4.461
= Slack Time                   96.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |          | 0.000 |       |   0.000 |   96.582 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.146 | 0.822 |   0.822 |   97.403 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M  | 0.313 | 0.976 |   1.798 |   98.379 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 1.026 | 0.758 |   2.556 |   99.138 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M   | 0.438 | 0.437 |   2.993 |   99.575 | 
     | FE_OFC3_SYNC_REF_SCAN_RST       | A v -> Y ^ | INVX6M   | 1.043 | 0.678 |   3.671 |  100.253 | 
     | FE_OFC4_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M   | 1.080 | 0.784 |   4.455 |  101.037 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | RN ^       | SDFFRX1M | 1.080 | 0.006 |   4.461 |  101.042 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.582 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.553 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.375 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.203 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.090 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.983 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.878 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.772 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.655 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.599 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.558 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.311 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.050 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[9] | CK ^       | SDFFRX1M   | 0.292 | 0.052 |   1.583 |  -94.998 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] /RN (^) checked with  leading 
edge of 'SCAN_CLK'
Beginpoint: scan_rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.571
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.042
- Arrival Time                  4.460
= Slack Time                   96.582
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |           |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                      | scan_rst ^ |           | 0.000 |       |   0.000 |   96.582 | 
     | U5_mux2X1/FE_PHC11_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.404 | 
     | U5_mux2X1/FE_PHC14_scan_rst          | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.380 | 
     | U5_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.138 | 
     | FE_OFC0_SYNC_REF_SCAN_RST            | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.576 | 
     | FE_OFC3_SYNC_REF_SCAN_RST            | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.254 | 
     | FE_OFC4_SYNC_REF_SCAN_RST            | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.038 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   4.460 |  101.042 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                      |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                      | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.583 | 
     | scan_clk__L1_I0                      | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.554 | 
     | scan_clk__L2_I0                      | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.376 | 
     | scan_clk__L3_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.204 | 
     | scan_clk__L4_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.091 | 
     | scan_clk__L5_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.984 | 
     | scan_clk__L6_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.879 | 
     | scan_clk__L7_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.773 | 
     | scan_clk__L8_I0                      | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.656 | 
     | scan_clk__L9_I0                      | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.600 | 
     | scan_clk__L10_I0                     | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.559 | 
     | U0_mux2X1/U1                         | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.312 | 
     | REF_SCAN_CLK__L1_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.051 | 
     | U0_UART_FIFO/u_fifo_wr/\w_ptr_reg[2] | CK ^       | SDFFRQX2M  | 0.289 | 0.040 |   1.571 |  -95.011 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.578
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.049
- Arrival Time                  4.464
= Slack Time                   96.585
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.585 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.407 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.383 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.141 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.578 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.256 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.040 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.464 |  101.049 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.585 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.557 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.379 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.207 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.093 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.986 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.881 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.776 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.658 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.603 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.562 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.314 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][6] | CK ^       | SDFFRQX2M  | 0.291 | 0.047 |   1.578 |  -95.007 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.574
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.045
- Arrival Time                  4.459
= Slack Time                   96.586
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.586 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.408 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.384 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.142 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.580 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.258 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.042 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | RN ^       | SDFFRQX2M | 1.080 | 0.004 |   4.459 |  101.045 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.586 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.558 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.380 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.208 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.095 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.988 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.882 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.777 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.660 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.604 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.563 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.316 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.055 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][7] | CK ^       | SDFFRQX2M  | 0.290 | 0.043 |   1.574 |  -95.012 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.581
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.052
- Arrival Time                  4.464
= Slack Time                   96.588
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.588 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.410 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.386 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.144 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.581 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.260 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.044 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.464 |  101.052 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.588 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.560 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.382 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.210 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.096 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.990 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.884 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.779 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.662 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.606 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.565 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.318 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.057 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][7] | CK ^       | SDFFRQX2M  | 0.292 | 0.050 |   1.581 |  -95.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.582
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.053
- Arrival Time                  4.464
= Slack Time                   96.589
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.589 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.411 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.387 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.145 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.583 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.261 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.045 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.464 |  101.053 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.589 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.561 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.383 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.211 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.098 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.991 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.886 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.780 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.663 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.607 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.566 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.319 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.058 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][0] | CK ^       | SDFFRQX2M  | 0.292 | 0.051 |   1.582 |  -95.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.588
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.060
- Arrival Time                  4.464
= Slack Time                   96.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.596 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.418 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.394 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.589 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.267 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.051 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.464 |  101.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.596 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.567 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.389 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.217 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.104 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.997 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.892 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.787 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.669 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.613 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.572 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.325 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.065 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.057 |   1.588 |  -95.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.465
= Slack Time                   96.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.596 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.418 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.394 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.589 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.465 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.596 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.568 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.390 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.218 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.104 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.998 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.892 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.787 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.670 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.614 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.573 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.326 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.065 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][6] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.007 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.465
= Slack Time                   96.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.596 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.418 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.394 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.589 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.465 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.596 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.568 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.390 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.218 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.104 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.998 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.892 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.787 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.670 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.614 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.573 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.326 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.065 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][6] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.007 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.464
= Slack Time                   96.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.596 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.418 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.394 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.464 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.596 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.568 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.390 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.218 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.105 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.998 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.893 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.787 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.670 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.614 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.573 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.326 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.065 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][7] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -95.007 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.464
= Slack Time                   96.596
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.596 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.418 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.394 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.152 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | RN ^       | SDFFRQX2M | 1.080 | 0.009 |   4.464 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.596 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.568 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.390 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.218 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.105 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.998 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.893 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.787 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.670 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.614 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.573 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.326 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.065 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][6] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.007 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.060
- Arrival Time                  4.464
= Slack Time                   96.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.597 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.418 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.394 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.153 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.268 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   4.464 |  101.060 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.597 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.568 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.390 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.218 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.105 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.998 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.893 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.787 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.670 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.614 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.573 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.326 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.066 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[4][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -95.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.463
= Slack Time                   96.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.597 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.419 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.395 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.153 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.269 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.052 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   4.463 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.597 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.569 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.391 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.219 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.105 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.999 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.893 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.788 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.671 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.615 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.574 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.326 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.066 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[1][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -95.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.463
= Slack Time                   96.597
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.597 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.419 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.395 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.153 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.590 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.269 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.053 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   4.463 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.597 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.569 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.391 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.219 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.106 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.999 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.894 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.788 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.671 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.615 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.574 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.327 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.066 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^       | SDFFRQX2M  | 0.293 | 0.058 |   1.589 |  -95.008 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.463
= Slack Time                   96.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.598 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.420 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.396 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.154 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.591 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.269 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.053 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | RN ^       | SDFFRQX2M | 1.080 | 0.008 |   4.463 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.598 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.569 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.391 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.219 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.106 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -95.999 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.894 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.789 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.671 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.615 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.574 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.327 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.067 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.463
= Slack Time                   96.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.598 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.420 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.396 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.154 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.591 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.463 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.598 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.570 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.392 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.220 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.106 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.000 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.894 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.789 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.672 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.616 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.575 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.327 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.067 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][7] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.463
= Slack Time                   96.598
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.598 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.420 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.396 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.154 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.592 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.463 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.598 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.570 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.392 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.220 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.107 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.000 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.895 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.789 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.672 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.616 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.575 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.328 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.067 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][7] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] /RN (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: scan_rst                                        (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.589
- Setup                         0.328
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.061
- Arrival Time                  4.462
= Slack Time                   96.599
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.599 | 
     | U5_mux2X1/FE_PHC11_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.420 | 
     | U5_mux2X1/FE_PHC14_scan_rst                 | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.396 | 
     | U5_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.155 | 
     | FE_OFC0_SYNC_REF_SCAN_RST                   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.592 | 
     | FE_OFC3_SYNC_REF_SCAN_RST                   | A v -> Y ^ | INVX6M    | 1.043 | 0.678 |   3.671 |  100.270 | 
     | FE_OFC4_SYNC_REF_SCAN_RST                   | A ^ -> Y ^ | BUFX4M    | 1.080 | 0.784 |   4.455 |  101.054 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | RN ^       | SDFFRQX2M | 1.080 | 0.007 |   4.462 |  101.061 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.599 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.570 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.392 | 
     | scan_clk__L3_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.220 | 
     | scan_clk__L4_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.107 | 
     | scan_clk__L5_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.000 | 
     | scan_clk__L6_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.895 | 
     | scan_clk__L7_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.789 | 
     | scan_clk__L8_I0                             | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.672 | 
     | scan_clk__L9_I0                             | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.616 | 
     | scan_clk__L10_I0                            | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.575 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.328 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.067 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[5][7] | CK ^       | SDFFRQX2M  | 0.294 | 0.058 |   1.589 |  -95.009 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.536
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.996
- Arrival Time                  4.378
= Slack Time                   96.618
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.618 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.440 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.416 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.174 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.611 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |  100.274 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.952 | 0.700 |   4.356 |  100.974 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | RN ^       | SDFFRX1M  | 0.952 | 0.022 |   4.378 |  100.996 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.618 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.590 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.412 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.240 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.127 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.020 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.915 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.809 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.692 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.636 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.595 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.348 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.087 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[0] | CK ^       | SDFFRX1M   | 0.252 | 0.005 |   1.536 |  -95.082 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /CK 
Endpoint:   U0_SYS_CTRL/\RF_ADDR_REG_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.537
- Setup                         0.340
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               100.998
- Arrival Time                  4.378
= Slack Time                   96.619
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |  -0.000 |   96.619 | 
     | U5_mux2X1/FE_PHC11_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.441 | 
     | U5_mux2X1/FE_PHC14_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.417 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.175 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.612 | 
     | FE_OFC2_SYNC_REF_SCAN_RST       | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |  100.275 | 
     | FE_OFC5_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | BUFX4M    | 0.952 | 0.700 |   4.356 |  100.975 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | RN ^       | SDFFRX1M  | 0.952 | 0.022 |   4.378 |  100.998 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.619 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.591 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.413 | 
     | scan_clk__L3_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.241 | 
     | scan_clk__L4_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.127 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.021 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.915 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.810 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.693 | 
     | scan_clk__L9_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.637 | 
     | scan_clk__L10_I0                | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.596 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.349 | 
     | REF_SCAN_CLK__L1_I0             | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.088 | 
     | U0_SYS_CTRL/\RF_ADDR_REG_reg[1] | CK ^       | SDFFRX1M   | 0.251 | 0.006 |   1.537 |  -95.082 | 
     +------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /CK 
Endpoint:   U0_SYS_CTRL/\ALU_OUT_REG_reg[15] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.540
- Setup                         0.339
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.001
- Arrival Time                  4.378
= Slack Time                   96.623
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   96.623 | 
     | U5_mux2X1/FE_PHC11_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.444 | 
     | U5_mux2X1/FE_PHC14_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.420 | 
     | U5_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.179 | 
     | FE_OFC0_SYNC_REF_SCAN_RST        | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.616 | 
     | FE_OFC2_SYNC_REF_SCAN_RST        | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |  100.278 | 
     | FE_OFC5_SYNC_REF_SCAN_RST        | A ^ -> Y ^ | BUFX4M    | 0.952 | 0.700 |   4.356 |  100.979 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | RN ^       | SDFFRX1M  | 0.952 | 0.022 |   4.378 |  101.001 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.623 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.594 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.416 | 
     | scan_clk__L3_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.244 | 
     | scan_clk__L4_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.131 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.024 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.919 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.813 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.696 | 
     | scan_clk__L9_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.640 | 
     | scan_clk__L10_I0                 | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.599 | 
     | U0_mux2X1/U1                     | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.352 | 
     | REF_SCAN_CLK__L1_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.091 | 
     | U0_SYS_CTRL/\ALU_OUT_REG_reg[15] | CK ^       | SDFFRX1M   | 0.254 | 0.009 |   1.540 |  -95.083 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.534
- Setup                         0.329
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time               101.005
- Arrival Time                  4.378
= Slack Time                   96.627
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   96.627 | 
     | U5_mux2X1/FE_PHC11_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.146 | 0.822 |   0.822 |   97.449 | 
     | U5_mux2X1/FE_PHC14_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.313 | 0.976 |   1.798 |   98.425 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X6M    | 1.026 | 0.758 |   2.556 |   99.183 | 
     | FE_OFC0_SYNC_REF_SCAN_RST   | A ^ -> Y v | INVX1M    | 0.438 | 0.437 |   2.993 |   99.620 | 
     | FE_OFC2_SYNC_REF_SCAN_RST   | A v -> Y ^ | CLKINVX6M | 1.011 | 0.663 |   3.656 |  100.283 | 
     | FE_OFC5_SYNC_REF_SCAN_RST   | A ^ -> Y ^ | BUFX4M    | 0.952 | 0.700 |   4.356 |  100.983 | 
     | U0_RegFile/\RdData_reg[4]   | RN ^       | SDFFRQX2M | 0.952 | 0.022 |   4.378 |  101.005 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |  -0.000 |  -96.627 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.020 | 0.029 |   0.029 |  -96.598 | 
     | scan_clk__L2_I0           | A v -> Y ^ | INVX2M     | 0.298 | 0.178 |   0.207 |  -96.421 | 
     | scan_clk__L3_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.172 |   0.379 |  -96.248 | 
     | scan_clk__L4_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.050 | 0.113 |   0.492 |  -96.135 | 
     | scan_clk__L5_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.107 |   0.599 |  -96.028 | 
     | scan_clk__L6_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.048 | 0.105 |   0.704 |  -95.923 | 
     | scan_clk__L7_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.049 | 0.105 |   0.809 |  -95.818 | 
     | scan_clk__L8_I0           | A ^ -> Y ^ | CLKBUFX40M | 0.068 | 0.117 |   0.927 |  -95.700 | 
     | scan_clk__L9_I0           | A ^ -> Y v | CLKINVX40M | 0.042 | 0.056 |   0.983 |  -95.645 | 
     | scan_clk__L10_I0          | A v -> Y ^ | CLKINVX32M | 0.031 | 0.041 |   1.024 |  -95.604 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.220 | 0.247 |   1.271 |  -95.356 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.250 | 0.260 |   1.531 |  -95.096 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M  | 0.250 | 0.002 |   1.534 |  -95.093 | 
     +------------------------------------------------------------------------------------------+ 

