Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May 11 15:50:26 2021
| Host         : DESKTOP-MB5IJCE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BP_top_control_sets_placed.rpt
| Design       : BP_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |           10 |
| No           | No                    | Yes                    |             162 |           59 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |              18 |            9 |
| Yes          | Yes                   | No                     |              78 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------+-------------------------------------+------------------+----------------+--------------+
|               Clock Signal              |           Enable Signal          |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------+----------------------------------+-------------------------------------+------------------+----------------+--------------+
|  UUT4/UUT0/clk                          |                                  | UUT1/UUT1a/GameTimer_Reset_reg_0[0] |                3 |              4 |         1.33 |
|  UUT4/UUT0/clk                          | UUT4/UUT0/TimerDigit1[3]_i_1_n_0 | UUT1/UUT1a/GameTimer_Reset_reg_0[0] |                2 |              4 |         2.00 |
|  UUT4/UUT0/clk                          | UUT4/UUT0/TimerDigit11           | UUT1/UUT1a/GameTimer_Reset_reg_0[0] |                3 |              4 |         1.33 |
|  UUT1/UUT1b/Clk_Div                     |                                  | Reset_IBUF                          |                3 |              8 |         2.67 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz |                                  |                                     |               10 |             10 |         1.00 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz |                                  | UUT4/UUT2/SR[0]                     |                2 |             10 |         5.00 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz | UUT4/UUT1/memCounterY            | UUT4/UUT2/SR[0]                     |                4 |             10 |         2.50 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz | UUT4/UUT5/UUT5a/BRAM_PORTB_0_en  |                                     |                2 |             10 |         5.00 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/PClk       | UUT4/UUT4/CounterY_0             | Reset_IBUF                          |                4 |             10 |         2.50 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz | UUT4/UUT4/E[0]                   | Reset_IBUF                          |                3 |             19 |         6.33 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz | UUT4/UUT2/memTiming_en_i_1_n_0   | Reset_IBUF                          |                8 |             23 |         2.88 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz | UUT1/UUT1a/GameTimer_Enable      | UUT1/UUT1a/GameTimer_Reset_reg_0[0] |                5 |             26 |         5.20 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/TMDS_Clk   |                                  | Reset_IBUF                          |                6 |             35 |         5.83 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/PClk       |                                  | Reset_IBUF                          |               16 |             46 |         2.88 |
|  CLKGEN/DCM_i/clk_wiz_0/inst/Clk_100MHz |                                  | Reset_IBUF                          |               37 |             82 |         2.22 |
+-----------------------------------------+----------------------------------+-------------------------------------+------------------+----------------+--------------+


