// Seed: 3476242838
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wire id_2,
    input wire id_3
    , id_20,
    input tri1 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input tri id_7,
    input wand id_8,
    output uwire id_9,
    input wire id_10,
    input supply0 id_11,
    output supply1 id_12,
    input tri id_13,
    input tri id_14,
    input supply1 id_15,
    output tri0 id_16,
    input wor id_17,
    input tri0 id_18
);
  logic id_21;
  ;
  wire id_22;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    output tri1 id_4
);
  generate
    wire id_6;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
