# system info address_decoder_channel on 2023.02.16.09:31:43
system_info:
name,value
DEVICE,10CX220YF780I5G
DEVICE_FAMILY,Cyclone 10 GX
GENERATION_ID,0
#
#
# Files generated for address_decoder_channel on 2023.02.16.09:31:43
files:
filepath,kind,attributes,module,is_top
sim/address_decoder_channel.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_channel,true
altera_mm_interconnect_181/sim/address_decoder_channel_altera_mm_interconnect_181_ua2ricy.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_channel_altera_mm_interconnect_181_ua2ricy,false
altera_reset_controller_181/sim/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
altera_reset_controller_181/sim/altera_reset_controller.sdc,SDC_ENTITY,NO_AUTO_INSTANCE_DISCOVERY NO_SDC_PROMOTION,altera_reset_controller,false
altera_merlin_master_translator_181/sim/address_decoder_channel_altera_merlin_master_translator_181_mhudjri.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_master_translator_181_mhudjri,false
altera_merlin_slave_translator_181/sim/address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a,false
altera_merlin_master_agent_181/sim/address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq,false
altera_merlin_slave_agent_181/sim/address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa,false
altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa,false
altera_merlin_router_181/sim/address_decoder_channel_altera_merlin_router_181_4jbpu4a.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_router_181_4jbpu4a,false
altera_merlin_router_181/sim/address_decoder_channel_altera_merlin_router_181_uk6yv3a.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_router_181_uk6yv3a,false
altera_merlin_traffic_limiter_181/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq,false
altera_merlin_traffic_limiter_181/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq,false
altera_merlin_traffic_limiter_181/sim/address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq,false
altera_merlin_demultiplexer_181/sim/address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja,false
altera_merlin_multiplexer_181/sim/address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy,false
altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy,false
altera_merlin_demultiplexer_181/sim/address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea,false
altera_merlin_multiplexer_181/sim/address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa,false
altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa,false
altera_merlin_traffic_limiter_181/sim/address_decoder_channel_altera_merlin_traffic_limiter_181_3qlefua.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_channel_altera_merlin_traffic_limiter_181_3qlefua,false
altera_avalon_sc_fifo_181/sim/address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i.v,VERILOG,,address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i,false
altera_merlin_traffic_limiter_181/sim/address_decoder_channel_altera_merlin_traffic_limiter_181_cjprurq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,address_decoder_channel_altera_merlin_traffic_limiter_181_cjprurq,false
alt_hiconnect_sc_fifo_181/sim/address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_infer_scfifo.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_fifo_empty.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a6.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a7.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
alt_hiconnect_sc_fifo_181/sim/alt_st_reg_scfifo.sv,SYSTEM_VERILOG,,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
address_decoder_channel.csr_clk,address_decoder_channel_csr_clk
address_decoder_channel.mac,address_decoder_channel_mac
address_decoder_channel.master,address_decoder_channel_master
address_decoder_channel.phy,address_decoder_channel_phy
address_decoder_channel.xcvr_rcfg,address_decoder_channel_xcvr_rcfg
address_decoder_channel.mm_interconnect_0,address_decoder_channel_altera_mm_interconnect_181_ua2ricy
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_translator,address_decoder_channel_altera_merlin_master_translator_181_mhudjri
address_decoder_channel.mm_interconnect_0.mac_avalon_universal_slave_0_translator,address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a
address_decoder_channel.mm_interconnect_0.phy_avalon_universal_slave_0_translator,address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a
address_decoder_channel.mm_interconnect_0.xcvr_rcfg_avalon_universal_slave_0_translator,address_decoder_channel_altera_merlin_slave_translator_181_5aswt6a
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_agent,address_decoder_channel_altera_merlin_master_agent_181_t5eyqrq
address_decoder_channel.mm_interconnect_0.mac_avalon_universal_slave_0_agent,address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa
address_decoder_channel.mm_interconnect_0.phy_avalon_universal_slave_0_agent,address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa
address_decoder_channel.mm_interconnect_0.xcvr_rcfg_avalon_universal_slave_0_agent,address_decoder_channel_altera_merlin_slave_agent_181_a7g37xa
address_decoder_channel.mm_interconnect_0.mac_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i
address_decoder_channel.mm_interconnect_0.phy_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i
address_decoder_channel.mm_interconnect_0.xcvr_rcfg_avalon_universal_slave_0_agent_rsp_fifo,address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i
address_decoder_channel.mm_interconnect_0.router,address_decoder_channel_altera_merlin_router_181_4jbpu4a
address_decoder_channel.mm_interconnect_0.router_001,address_decoder_channel_altera_merlin_router_181_uk6yv3a
address_decoder_channel.mm_interconnect_0.router_002,address_decoder_channel_altera_merlin_router_181_uk6yv3a
address_decoder_channel.mm_interconnect_0.router_003,address_decoder_channel_altera_merlin_router_181_uk6yv3a
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_limiter,address_decoder_channel_altera_merlin_traffic_limiter_181_reppfiq
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,address_decoder_channel_altera_merlin_traffic_limiter_181_3qlefua
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,address_decoder_channel_altera_avalon_sc_fifo_181_hseo73i
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo,address_decoder_channel_altera_merlin_traffic_limiter_181_cjprurq
address_decoder_channel.mm_interconnect_0.master_avalon_universal_master_0_limiter.my_alt_hiconnect_sc_fifo_dest_id_fifo.my_alt_hiconnect_sc_fifo_dest_id_fifo,address_decoder_channel_alt_hiconnect_sc_fifo_181_cjmuh4a
address_decoder_channel.mm_interconnect_0.cmd_demux,address_decoder_channel_altera_merlin_demultiplexer_181_y2e6rja
address_decoder_channel.mm_interconnect_0.cmd_mux,address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy
address_decoder_channel.mm_interconnect_0.cmd_mux_001,address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy
address_decoder_channel.mm_interconnect_0.cmd_mux_002,address_decoder_channel_altera_merlin_multiplexer_181_gmpl2wy
address_decoder_channel.mm_interconnect_0.rsp_demux,address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea
address_decoder_channel.mm_interconnect_0.rsp_demux_001,address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea
address_decoder_channel.mm_interconnect_0.rsp_demux_002,address_decoder_channel_altera_merlin_demultiplexer_181_ksbszea
address_decoder_channel.mm_interconnect_0.rsp_mux,address_decoder_channel_altera_merlin_multiplexer_181_ldjjaaa
address_decoder_channel.rst_controller,altera_reset_controller
