#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ab5f416b7e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5ab5f4169370 .scope package, "mrv32_pkg" "mrv32_pkg" 3 29;
 .timescale 0 0;
P_0x5ab5f41968e0 .param/l "ADDR_WIDTH" 1 3 85, +C4<00000000000000000000000000010100>;
P_0x5ab5f4196920 .param/l "ALU_ADD" 1 3 49, C4<0000>;
P_0x5ab5f4196960 .param/l "ALU_AND" 1 3 51, C4<0010>;
P_0x5ab5f41969a0 .param/l "ALU_OR" 1 3 52, C4<0011>;
P_0x5ab5f41969e0 .param/l "ALU_SLL" 1 3 54, C4<0101>;
P_0x5ab5f4196a20 .param/l "ALU_SLT" 1 3 57, C4<1000>;
P_0x5ab5f4196a60 .param/l "ALU_SLTU" 1 3 58, C4<1001>;
P_0x5ab5f4196aa0 .param/l "ALU_SRA" 1 3 56, C4<0111>;
P_0x5ab5f4196ae0 .param/l "ALU_SRL" 1 3 55, C4<0110>;
P_0x5ab5f4196b20 .param/l "ALU_SUB" 1 3 50, C4<0001>;
P_0x5ab5f4196b60 .param/l "ALU_XOR" 1 3 53, C4<0100>;
P_0x5ab5f4196ba0 .param/l "BR_ALWAYS" 1 3 72, C4<01>;
P_0x5ab5f4196be0 .param/l "BR_EQLT" 1 3 73, C4<10>;
P_0x5ab5f4196c20 .param/l "BR_NONE" 1 3 71, C4<00>;
P_0x5ab5f4196c60 .param/l "BR_NQLT" 1 3 74, C4<11>;
P_0x5ab5f4196ca0 .param/l "IMM_B" 1 3 66, C4<010>;
P_0x5ab5f4196ce0 .param/l "IMM_I" 1 3 64, C4<000>;
P_0x5ab5f4196d20 .param/l "IMM_J" 1 3 68, C4<100>;
P_0x5ab5f4196d60 .param/l "IMM_S" 1 3 65, C4<001>;
P_0x5ab5f4196da0 .param/l "IMM_U" 1 3 67, C4<011>;
P_0x5ab5f4196de0 .param/l "MEM_BYTES" 1 3 84, +C4<0000000000000000000000000000000000000000000100000000000000000000>;
P_0x5ab5f4196e20 .param/l "OPCODE_AUIPC" 1 3 35, C4<0010111>;
P_0x5ab5f4196e60 .param/l "OPCODE_BTYPE" 1 3 38, C4<1100011>;
P_0x5ab5f4196ea0 .param/l "OPCODE_ITYPE" 1 3 41, C4<0010011>;
P_0x5ab5f4196ee0 .param/l "OPCODE_JAL" 1 3 36, C4<1101111>;
P_0x5ab5f4196f20 .param/l "OPCODE_JALR" 1 3 37, C4<1100111>;
P_0x5ab5f4196f60 .param/l "OPCODE_LOAD" 1 3 39, C4<0000011>;
P_0x5ab5f4196fa0 .param/l "OPCODE_LUI" 1 3 34, C4<0110111>;
P_0x5ab5f4196fe0 .param/l "OPCODE_RTYPE" 1 3 42, C4<0110011>;
P_0x5ab5f4197020 .param/l "OPCODE_STYPE" 1 3 40, C4<0100011>;
P_0x5ab5f4197060 .param/l "OPCODE_SYSTEM" 1 3 43, C4<1110011>;
P_0x5ab5f41970a0 .param/l "REGADDR" 1 3 91, C4<00000000000000000000000000000101>;
P_0x5ab5f41970e0 .param/l "WSTRB_B" 1 3 80, C4<0001>;
P_0x5ab5f4197120 .param/l "WSTRB_H" 1 3 81, C4<0011>;
P_0x5ab5f4197160 .param/l "WSTRB_NONE" 1 3 79, C4<0000>;
P_0x5ab5f41971a0 .param/l "WSTRB_W" 1 3 82, C4<1111>;
P_0x5ab5f41971e0 .param/l "XLEN" 1 3 90, C4<00000000000000000000000000100000>;
S_0x5ab5f4169970 .scope module, "core_tb" "core_tb" 4 1;
 .timescale 0 0;
P_0x5ab5f40bd530 .param/l "MAX_CYCLES" 1 4 9, +C4<00000000000000000000000111110100>;
P_0x5ab5f40bd570 .param/l "RD_LATENCY" 1 4 8, +C4<00000000000000000000000000000010>;
v0x5ab5f41b6dc0_0 .net "a_addr", 19 0, L_0x5ab5f41c7c90;  1 drivers
v0x5ab5f41b6ea0_0 .net "a_rdata", 31 0, v0x5ab5f41b5bc0_0;  1 drivers
v0x5ab5f41b6f60_0 .net "a_rvalid", 0 0, v0x5ab5f41b5cb0_0;  1 drivers
v0x5ab5f41b7000_0 .net "a_valid", 0 0, v0x5ab5f41a73f0_0;  1 drivers
L_0x72993f440018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41b70a0_0 .net "a_wdata", 31 0, L_0x72993f440018;  1 drivers
L_0x72993f440060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41b7140_0 .net "a_wstrb", 3 0, L_0x72993f440060;  1 drivers
v0x5ab5f41b7200_0 .net "b_addr", 19 0, L_0x5ab5f41ce990;  1 drivers
v0x5ab5f41b72c0_0 .net "b_rdata", 31 0, v0x5ab5f41b6320_0;  1 drivers
v0x5ab5f41b7380_0 .net "b_rvalid", 0 0, v0x5ab5f41b6430_0;  1 drivers
v0x5ab5f41b74b0_0 .net "b_valid", 0 0, v0x5ab5f41a9130_0;  1 drivers
v0x5ab5f41b7550_0 .net "b_wdata", 31 0, v0x5ab5f41a91f0_0;  1 drivers
v0x5ab5f41b7610_0 .net "b_wstrb", 3 0, v0x5ab5f41a92d0_0;  1 drivers
v0x5ab5f41b76d0_0 .var "clk", 0 0;
v0x5ab5f41b7770_0 .var/i "cycle", 31 0;
v0x5ab5f41b7850_0 .var "rst_n", 0 0;
v0x5ab5f41b7980_0 .var/2u "trace_retire", 0 0;
v0x5ab5f41b7a40_0 .net "unsupported_instr", 0 0, L_0x5ab5f40ec7c0;  1 drivers
E_0x5ab5f4068f70 .event anyedge, v0x5ab5f41a7e20_0;
S_0x5ab5f4169e10 .scope begin, "$unm_blk_103" "$unm_blk_103" 4 135, 4 135 0, S_0x5ab5f4169970;
 .timescale 0 0;
v0x5ab5f4182710_0 .var/s "_ivl_0", 31 0;
v0x5ab5f4182db0_0 .var/str "prog";
S_0x5ab5f416a2f0 .scope module, "core" "mrv32_core" 4 86, 5 5 0, S_0x5ab5f4169970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /OUTPUT 1 "b_valid";
    .port_info 9 /OUTPUT 20 "b_addr";
    .port_info 10 /OUTPUT 32 "b_wdata";
    .port_info 11 /OUTPUT 4 "b_wstrb";
    .port_info 12 /INPUT 32 "b_rdata";
    .port_info 13 /INPUT 1 "b_rvalid";
    .port_info 14 /OUTPUT 1 "unsupported_instr";
L_0x5ab5f40ab610 .functor NOT 1, v0x5ab5f41a6c70_0, C4<0>, C4<0>, C4<0>;
L_0x5ab5f4070700 .functor AND 1, L_0x5ab5f41c7f00, L_0x5ab5f40ab610, C4<1>, C4<1>;
L_0x5ab5f4070580 .functor OR 1, v0x5ab5f41a65d0_0, v0x5ab5f41a6690_0, C4<0>, C4<0>;
L_0x5ab5f40ec7c0 .functor AND 1, v0x5ab5f41a6c70_0, L_0x5ab5f41c7f00, C4<1>, C4<1>;
L_0x5ab5f41cc5a0 .functor AND 1, L_0x5ab5f41ce0d0, L_0x5ab5f41cea80, C4<1>, C4<1>;
L_0x5ab5f41cee40 .functor OR 1, L_0x5ab5f41cebc0, v0x5ab5f41a9850_0, C4<0>, C4<0>;
L_0x5ab5f41ceef0 .functor AND 1, L_0x5ab5f41cda10, L_0x5ab5f41cee40, C4<1>, C4<1>;
L_0x72993f4403c0 .functor BUFT 1, C4<11111111111111111111111111111110>, C4<0>, C4<0>, C4<0>;
L_0x5ab5f41d04b0 .functor AND 32, L_0x5ab5f41d0120, L_0x72993f4403c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0x5ab5f41ae2f0_0 .net/2u *"_ivl_118", 31 0, L_0x72993f4403c0;  1 drivers
v0x5ab5f41ae3f0_0 .net *"_ivl_120", 31 0, L_0x5ab5f41d04b0;  1 drivers
v0x5ab5f41ae4d0_0 .net *"_ivl_122", 31 0, L_0x5ab5f41d05c0;  1 drivers
v0x5ab5f41ae5c0_0 .net *"_ivl_6", 0 0, L_0x5ab5f40ab610;  1 drivers
v0x5ab5f41ae6a0_0 .net *"_ivl_85", 0 0, L_0x5ab5f41cea80;  1 drivers
v0x5ab5f41ae760_0 .net *"_ivl_89", 0 0, L_0x5ab5f41cebc0;  1 drivers
v0x5ab5f41ae820_0 .net *"_ivl_90", 0 0, L_0x5ab5f41cee40;  1 drivers
v0x5ab5f41ae900_0 .net "a_addr", 19 0, L_0x5ab5f41c7c90;  alias, 1 drivers
v0x5ab5f41ae9c0_0 .net "a_rdata", 31 0, v0x5ab5f41b5bc0_0;  alias, 1 drivers
v0x5ab5f41aea90_0 .net "a_rvalid", 0 0, v0x5ab5f41b5cb0_0;  alias, 1 drivers
v0x5ab5f41aeb60_0 .net "a_valid", 0 0, v0x5ab5f41a73f0_0;  alias, 1 drivers
v0x5ab5f41aec30_0 .net "a_wdata", 31 0, L_0x72993f440018;  alias, 1 drivers
v0x5ab5f41aed00_0 .net "a_wstrb", 3 0, L_0x72993f440060;  alias, 1 drivers
v0x5ab5f41aedd0_0 .net "alu_result", 31 0, v0x5ab5f41aacb0_0;  1 drivers
v0x5ab5f41aeea0_0 .net "alu_result_mem", 31 0, L_0x5ab5f41ce460;  1 drivers
v0x5ab5f41aef40_0 .net "alu_result_wb", 31 0, L_0x5ab5f41d0120;  1 drivers
v0x5ab5f41aefe0_0 .net "aluop", 3 0, v0x5ab5f41a5ad0_0;  1 drivers
v0x5ab5f41af1c0_0 .net "aluop_ex", 3 0, L_0x5ab5f41cc610;  1 drivers
v0x5ab5f41af290_0 .net "alusrc", 0 0, v0x5ab5f41a5bb0_0;  1 drivers
v0x5ab5f41af360_0 .net "alusrc_ex", 0 0, L_0x5ab5f41cc700;  1 drivers
v0x5ab5f41af400_0 .net "b_addr", 19 0, L_0x5ab5f41ce990;  alias, 1 drivers
v0x5ab5f41af4d0_0 .net "b_rdata", 31 0, v0x5ab5f41b6320_0;  alias, 1 drivers
v0x5ab5f41af5a0_0 .net "b_rvalid", 0 0, v0x5ab5f41b6430_0;  alias, 1 drivers
v0x5ab5f41af670_0 .net "b_valid", 0 0, v0x5ab5f41a9130_0;  alias, 1 drivers
v0x5ab5f41af740_0 .net "b_wdata", 31 0, v0x5ab5f41a91f0_0;  alias, 1 drivers
v0x5ab5f41af810_0 .net "b_wstrb", 3 0, v0x5ab5f41a92d0_0;  alias, 1 drivers
v0x5ab5f41af8e0_0 .net "br_sel", 1 0, v0x5ab5f41a5c70_0;  1 drivers
v0x5ab5f41af9b0_0 .net "br_sel_ex", 1 0, L_0x5ab5f41cbe30;  1 drivers
v0x5ab5f41afa50_0 .net "br_sel_mem", 1 0, L_0x5ab5f41cd2c0;  1 drivers
v0x5ab5f41afb20_0 .net "clk", 0 0, v0x5ab5f41b76d0_0;  1 drivers
v0x5ab5f41afbc0_0 .net "imm", 31 0, L_0x5ab5f41cbac0;  1 drivers
v0x5ab5f41afcb0_0 .net "imm_ex", 31 0, L_0x5ab5f41cce80;  1 drivers
v0x5ab5f41afd70_0 .net "imm_mem", 31 0, L_0x5ab5f41cd880;  1 drivers
v0x5ab5f41b0060_0 .net "imm_wb", 31 0, L_0x5ab5f41cf720;  1 drivers
v0x5ab5f41b0120_0 .net "instr", 31 0, L_0x5ab5f41c7dc0;  1 drivers
v0x5ab5f41b0210_0 .net "instr_accept", 0 0, v0x5ab5f41ad390_0;  1 drivers
v0x5ab5f41b0300_0 .net "instr_if", 31 0, v0x5ab5f41a7780_0;  1 drivers
v0x5ab5f41b03c0_0 .net "instr_valid_decode", 0 0, L_0x5ab5f4070700;  1 drivers
v0x5ab5f41b0460_0 .net "instr_valid_ex", 0 0, L_0x5ab5f41cc1d0;  1 drivers
v0x5ab5f41b0520_0 .net "instr_valid_fetch", 0 0, v0x5ab5f41a7a00_0;  1 drivers
v0x5ab5f41b05c0_0 .net "instr_valid_mem", 0 0, L_0x5ab5f41cda10;  1 drivers
v0x5ab5f41b0660_0 .net "instr_valid_wb", 0 0, L_0x5ab5f41cfa30;  1 drivers
v0x5ab5f41b0730_0 .net "is_auipc", 0 0, v0x5ab5f41a62f0_0;  1 drivers
v0x5ab5f41b0800_0 .net "is_auipc_ex", 0 0, L_0x5ab5f41cbfc0;  1 drivers
v0x5ab5f41b08a0_0 .net "is_auipc_mem", 0 0, L_0x5ab5f41cd570;  1 drivers
v0x5ab5f41b0940_0 .net "is_auipc_wb", 0 0, L_0x5ab5f41cf340;  1 drivers
v0x5ab5f41b0a10_0 .net "is_jalr", 0 0, v0x5ab5f41a6390_0;  1 drivers
v0x5ab5f41b0ae0_0 .net "is_jalr_ex", 0 0, L_0x5ab5f41cbed0;  1 drivers
v0x5ab5f41b0b80_0 .net "is_jalr_mem", 0 0, L_0x5ab5f41cd3b0;  1 drivers
v0x5ab5f41b0c20_0 .net "is_jalr_wb", 0 0, L_0x5ab5f41cf0f0;  1 drivers
v0x5ab5f41b0ce0_0 .net "is_lui", 0 0, v0x5ab5f41a6450_0;  1 drivers
v0x5ab5f41b0db0_0 .net "is_lui_ex", 0 0, L_0x5ab5f41ccbd0;  1 drivers
v0x5ab5f41b0e50_0 .net "is_lui_mem", 0 0, L_0x5ab5f41ce290;  1 drivers
v0x5ab5f41b0f10_0 .net "is_lui_wb", 0 0, L_0x5ab5f41cfe90;  1 drivers
v0x5ab5f41b0fe0_0 .net "iv_if_id", 0 0, L_0x5ab5f41c7f00;  1 drivers
v0x5ab5f41b1080_0 .net "jal_target", 31 0, L_0x5ab5f41d06d0;  1 drivers
v0x5ab5f41b1170_0 .net "load_data", 31 0, v0x5ab5f41a95d0_0;  1 drivers
v0x5ab5f41b1240_0 .net "load_data_wb", 31 0, L_0x5ab5f41d0210;  1 drivers
v0x5ab5f41b1310_0 .net "load_unsigned", 0 0, v0x5ab5f41a6510_0;  1 drivers
v0x5ab5f41b13e0_0 .net "load_unsigned_ex", 0 0, L_0x5ab5f41cc2c0;  1 drivers
v0x5ab5f41b1480_0 .net "load_unsigned_mem", 0 0, L_0x5ab5f41cdab0;  1 drivers
v0x5ab5f41b1550_0 .net "lsu_done", 0 0, v0x5ab5f41a9850_0;  1 drivers
v0x5ab5f41b1620_0 .net "mem_ren", 0 0, v0x5ab5f41a65d0_0;  1 drivers
v0x5ab5f41b16f0_0 .net "mem_ren_ex", 0 0, L_0x5ab5f41cc820;  1 drivers
v0x5ab5f41b1790_0 .net "mem_ren_mem", 0 0, L_0x5ab5f41cdcf0;  1 drivers
v0x5ab5f41b1860_0 .net "mem_ren_wb", 0 0, L_0x5ab5f41cf7c0;  1 drivers
v0x5ab5f41b1930_0 .net "mem_valid", 0 0, L_0x5ab5f4070580;  1 drivers
v0x5ab5f41b19d0_0 .net "mem_valid_ex", 0 0, L_0x5ab5f41ccb30;  1 drivers
v0x5ab5f41b1a70_0 .net "mem_valid_mem", 0 0, L_0x5ab5f41ce0d0;  1 drivers
v0x5ab5f41b1b40_0 .net "mem_wen", 0 0, v0x5ab5f41a6690_0;  1 drivers
v0x5ab5f41b1c10_0 .net "mem_wen_ex", 0 0, L_0x5ab5f41cc8c0;  1 drivers
v0x5ab5f41b1cb0_0 .net "mem_wen_mem", 0 0, L_0x5ab5f41cdef0;  1 drivers
v0x5ab5f41b1d80_0 .net "mem_wstrb", 3 0, v0x5ab5f41a6750_0;  1 drivers
v0x5ab5f41b1e50_0 .net "mem_wstrb_ex", 3 0, L_0x5ab5f41cc9f0;  1 drivers
v0x5ab5f41b1ef0_0 .net "mem_wstrb_mem", 3 0, L_0x5ab5f41cdfe0;  1 drivers
v0x5ab5f41b1fc0_0 .net "op2", 31 0, L_0x5ab5f41ccfd0;  1 drivers
v0x5ab5f41b2090_0 .net "pc_ex", 31 0, L_0x5ab5f41cc0a0;  1 drivers
v0x5ab5f41b2130_0 .net "pc_id", 31 0, L_0x5ab5f41c7e60;  1 drivers
v0x5ab5f41b21f0_0 .net "pc_if", 31 0, v0x5ab5f41a7b80_0;  1 drivers
v0x5ab5f41b22e0_0 .net "pc_mem", 31 0, L_0x5ab5f41cd7e0;  1 drivers
v0x5ab5f41b23a0_0 .net "pc_next", 31 0, v0x5ab5f41ad9b0_0;  1 drivers
v0x5ab5f41b24b0_0 .net "pc_wb", 31 0, L_0x5ab5f41cf430;  1 drivers
v0x5ab5f41b2570_0 .net "rd_addr", 4 0, L_0x5ab5f41c80d0;  1 drivers
v0x5ab5f41b2640_0 .net "rd_addr_ex", 4 0, L_0x5ab5f41cc500;  1 drivers
v0x5ab5f41b2700_0 .net "rd_addr_mem", 4 0, L_0x5ab5f41cdc50;  1 drivers
v0x5ab5f41b27e0_0 .net "rd_addr_wb", 4 0, L_0x5ab5f41cfb20;  1 drivers
v0x5ab5f41b28d0_0 .var "reg_ex_mem", 147 0;
v0x5ab5f41b2990_0 .var "reg_id_ex", 98 0;
v0x5ab5f41b2a70_0 .var "reg_if_id", 64 0;
v0x5ab5f41b2b50_0 .var "reg_mem_wb", 139 0;
v0x5ab5f41b2c30_0 .net "reg_wen", 0 0, v0x5ab5f41a69f0_0;  1 drivers
v0x5ab5f41b2d00_0 .net "reg_wen_ex", 0 0, L_0x5ab5f41cca90;  1 drivers
v0x5ab5f41b2da0_0 .net "reg_wen_mem", 0 0, L_0x5ab5f41ce1f0;  1 drivers
v0x5ab5f41b2e60_0 .net "reg_wen_wb", 0 0, L_0x5ab5f41cfda0;  1 drivers
v0x5ab5f41b2f30_0 .net "rf_waddr", 4 0, v0x5ab5f41adbf0_0;  1 drivers
v0x5ab5f41b3020_0 .net "rf_wdata", 31 0, v0x5ab5f41adce0_0;  1 drivers
v0x5ab5f41b3130_0 .net "rf_wen", 0 0, v0x5ab5f41addb0_0;  1 drivers
v0x5ab5f41b3220_0 .net "rs1_addr", 4 0, L_0x5ab5f41c8210;  1 drivers
v0x5ab5f41b32e0_0 .net "rs1_addr_ex", 4 0, L_0x5ab5f41cc360;  1 drivers
v0x5ab5f41b3380_0 .net "rs1_data", 31 0, v0x5ab5f41ac8b0_0;  1 drivers
v0x5ab5f41b3470_0 .net "rs2_addr", 4 0, L_0x5ab5f41c82b0;  1 drivers
v0x5ab5f41b3530_0 .net "rs2_addr_ex", 4 0, L_0x5ab5f41cc460;  1 drivers
v0x5ab5f41b35d0_0 .net "rs2_data", 31 0, v0x5ab5f41aca30_0;  1 drivers
v0x5ab5f41b36a0_0 .net "rs2_mem", 31 0, L_0x5ab5f41cd610;  1 drivers
v0x5ab5f41b3770_0 .net "rst_n", 0 0, v0x5ab5f41b7850_0;  1 drivers
v0x5ab5f41b3810_0 .net "stall", 0 0, L_0x5ab5f41cc5a0;  1 drivers
v0x5ab5f41b38b0_0 .net "take_branch", 0 0, v0x5ab5f41ab580_0;  1 drivers
v0x5ab5f41b3980_0 .net "take_branch_wb", 0 0, L_0x5ab5f41cf000;  1 drivers
v0x5ab5f41b3a50_0 .net "true_instr_valid", 0 0, L_0x5ab5f41ceef0;  1 drivers
v0x5ab5f41b3af0_0 .net "unsupported", 0 0, v0x5ab5f41a6c70_0;  1 drivers
v0x5ab5f41b3bc0_0 .net "unsupported_instr", 0 0, L_0x5ab5f40ec7c0;  alias, 1 drivers
E_0x5ab5f4068650 .event posedge, v0x5ab5f41a76c0_0;
L_0x5ab5f41c7dc0 .part v0x5ab5f41b2a70_0, 33, 32;
L_0x5ab5f41c7e60 .part v0x5ab5f41b2a70_0, 1, 32;
L_0x5ab5f41c7f00 .part v0x5ab5f41b2a70_0, 0, 1;
L_0x5ab5f41cbe30 .part v0x5ab5f41b2990_0, 97, 2;
L_0x5ab5f41cbed0 .part v0x5ab5f41b2990_0, 96, 1;
L_0x5ab5f41cbfc0 .part v0x5ab5f41b2990_0, 95, 1;
L_0x5ab5f41cc0a0 .part v0x5ab5f41b2990_0, 63, 32;
L_0x5ab5f41cc1d0 .part v0x5ab5f41b2990_0, 62, 1;
L_0x5ab5f41cc2c0 .part v0x5ab5f41b2990_0, 61, 1;
L_0x5ab5f41cc360 .part v0x5ab5f41b2990_0, 56, 5;
L_0x5ab5f41cc460 .part v0x5ab5f41b2990_0, 51, 5;
L_0x5ab5f41cc500 .part v0x5ab5f41b2990_0, 46, 5;
L_0x5ab5f41cc610 .part v0x5ab5f41b2990_0, 42, 4;
L_0x5ab5f41cc700 .part v0x5ab5f41b2990_0, 41, 1;
L_0x5ab5f41cc820 .part v0x5ab5f41b2990_0, 40, 1;
L_0x5ab5f41cc8c0 .part v0x5ab5f41b2990_0, 39, 1;
L_0x5ab5f41cc9f0 .part v0x5ab5f41b2990_0, 35, 4;
L_0x5ab5f41cca90 .part v0x5ab5f41b2990_0, 34, 1;
L_0x5ab5f41ccbd0 .part v0x5ab5f41b2990_0, 33, 1;
L_0x5ab5f41cce80 .part v0x5ab5f41b2990_0, 1, 32;
L_0x5ab5f41ccb30 .part v0x5ab5f41b2990_0, 0, 1;
L_0x5ab5f41ccfd0 .functor MUXZ 32, v0x5ab5f41aca30_0, L_0x5ab5f41cce80, L_0x5ab5f41cc700, C4<>;
L_0x5ab5f41cd2c0 .part v0x5ab5f41b28d0_0, 146, 2;
L_0x5ab5f41cd3b0 .part v0x5ab5f41b28d0_0, 145, 1;
L_0x5ab5f41cd570 .part v0x5ab5f41b28d0_0, 144, 1;
L_0x5ab5f41cd610 .part v0x5ab5f41b28d0_0, 112, 32;
L_0x5ab5f41cd7e0 .part v0x5ab5f41b28d0_0, 80, 32;
L_0x5ab5f41cd880 .part v0x5ab5f41b28d0_0, 48, 32;
L_0x5ab5f41cda10 .part v0x5ab5f41b28d0_0, 47, 1;
L_0x5ab5f41cdab0 .part v0x5ab5f41b28d0_0, 46, 1;
L_0x5ab5f41cdc50 .part v0x5ab5f41b28d0_0, 41, 5;
L_0x5ab5f41cdcf0 .part v0x5ab5f41b28d0_0, 40, 1;
L_0x5ab5f41cdef0 .part v0x5ab5f41b28d0_0, 39, 1;
L_0x5ab5f41cdfe0 .part v0x5ab5f41b28d0_0, 35, 4;
L_0x5ab5f41ce1f0 .part v0x5ab5f41b28d0_0, 34, 1;
L_0x5ab5f41ce290 .part v0x5ab5f41b28d0_0, 33, 1;
L_0x5ab5f41ce0d0 .part v0x5ab5f41b28d0_0, 32, 1;
L_0x5ab5f41ce460 .part v0x5ab5f41b28d0_0, 0, 32;
L_0x5ab5f41cea80 .reduce/nor v0x5ab5f41a9850_0;
L_0x5ab5f41cebc0 .reduce/nor L_0x5ab5f41ce0d0;
L_0x5ab5f41cf000 .part v0x5ab5f41b2b50_0, 139, 1;
L_0x5ab5f41cf0f0 .part v0x5ab5f41b2b50_0, 138, 1;
L_0x5ab5f41cf340 .part v0x5ab5f41b2b50_0, 137, 1;
L_0x5ab5f41cf430 .part v0x5ab5f41b2b50_0, 105, 32;
L_0x5ab5f41cf720 .part v0x5ab5f41b2b50_0, 73, 32;
L_0x5ab5f41cf7c0 .part v0x5ab5f41b2b50_0, 72, 1;
L_0x5ab5f41cfa30 .part v0x5ab5f41b2b50_0, 71, 1;
L_0x5ab5f41cfb20 .part v0x5ab5f41b2b50_0, 66, 5;
L_0x5ab5f41cfda0 .part v0x5ab5f41b2b50_0, 65, 1;
L_0x5ab5f41cfe90 .part v0x5ab5f41b2b50_0, 64, 1;
L_0x5ab5f41d0120 .part v0x5ab5f41b2b50_0, 32, 32;
L_0x5ab5f41d0210 .part v0x5ab5f41b2b50_0, 0, 32;
L_0x5ab5f41d05c0 .arith/sum 32, L_0x5ab5f41cf430, L_0x5ab5f41cf720;
L_0x5ab5f41d06d0 .functor MUXZ 32, L_0x5ab5f41d05c0, L_0x5ab5f41d04b0, L_0x5ab5f41cf0f0, C4<>;
S_0x5ab5f416a8f0 .scope module, "decode" "instr_decode" 5 70, 6 29 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_addr";
    .port_info 2 /OUTPUT 5 "rs2_addr";
    .port_info 3 /OUTPUT 5 "rd_addr";
    .port_info 4 /OUTPUT 4 "aluop";
    .port_info 5 /OUTPUT 1 "alusrc";
    .port_info 6 /OUTPUT 1 "mem_ren";
    .port_info 7 /OUTPUT 1 "mem_wen";
    .port_info 8 /OUTPUT 4 "mem_wstrb";
    .port_info 9 /OUTPUT 1 "load_unsigned";
    .port_info 10 /OUTPUT 1 "reg_wen";
    .port_info 11 /OUTPUT 1 "is_lui";
    .port_info 12 /OUTPUT 1 "is_auipc";
    .port_info 13 /OUTPUT 1 "is_jalr";
    .port_info 14 /OUTPUT 2 "br_sel";
    .port_info 15 /OUTPUT 32 "imm";
    .port_info 16 /OUTPUT 1 "unsupported_instr";
v0x5ab5f41a5ad0_0 .var "aluop", 3 0;
v0x5ab5f41a5bb0_0 .var "alusrc", 0 0;
v0x5ab5f41a5c70_0 .var "br_sel", 1 0;
v0x5ab5f41a5d30_0 .net "funct3", 2 0, L_0x5ab5f41c8170;  1 drivers
v0x5ab5f41a5e10_0 .net "funct3_lower", 0 0, L_0x5ab5f41c85e0;  1 drivers
v0x5ab5f41a5ed0_0 .net "funct3_upper", 1 0, L_0x5ab5f41c8540;  1 drivers
v0x5ab5f41a5fb0_0 .net "funct7", 6 0, L_0x5ab5f41c8460;  1 drivers
v0x5ab5f41a6090_0 .net "imm", 31 0, L_0x5ab5f41cbac0;  alias, 1 drivers
v0x5ab5f41a6150_0 .var "imm_sel", 2 0;
v0x5ab5f41a6220_0 .net "instr", 31 0, L_0x5ab5f41c7dc0;  alias, 1 drivers
v0x5ab5f41a62f0_0 .var "is_auipc", 0 0;
v0x5ab5f41a6390_0 .var "is_jalr", 0 0;
v0x5ab5f41a6450_0 .var "is_lui", 0 0;
v0x5ab5f41a6510_0 .var "load_unsigned", 0 0;
v0x5ab5f41a65d0_0 .var "mem_ren", 0 0;
v0x5ab5f41a6690_0 .var "mem_wen", 0 0;
v0x5ab5f41a6750_0 .var "mem_wstrb", 3 0;
v0x5ab5f41a6830_0 .net "opcode", 6 0, L_0x5ab5f41c7fa0;  1 drivers
v0x5ab5f41a6910_0 .net "rd_addr", 4 0, L_0x5ab5f41c80d0;  alias, 1 drivers
v0x5ab5f41a69f0_0 .var "reg_wen", 0 0;
v0x5ab5f41a6ab0_0 .net "rs1_addr", 4 0, L_0x5ab5f41c8210;  alias, 1 drivers
v0x5ab5f41a6b90_0 .net "rs2_addr", 4 0, L_0x5ab5f41c82b0;  alias, 1 drivers
v0x5ab5f41a6c70_0 .var "unsupported_instr", 0 0;
E_0x5ab5f4068b00/0 .event anyedge, v0x5ab5f41a6830_0, v0x5ab5f41a6910_0, v0x5ab5f41a5d30_0, v0x5ab5f41a5fb0_0;
E_0x5ab5f4068b00/1 .event anyedge, v0x5ab5f41a5e10_0, v0x5ab5f41a5ed0_0;
E_0x5ab5f4068b00 .event/or E_0x5ab5f4068b00/0, E_0x5ab5f4068b00/1;
L_0x5ab5f41c7fa0 .part L_0x5ab5f41c7dc0, 0, 7;
L_0x5ab5f41c80d0 .part L_0x5ab5f41c7dc0, 7, 5;
L_0x5ab5f41c8170 .part L_0x5ab5f41c7dc0, 12, 3;
L_0x5ab5f41c8210 .part L_0x5ab5f41c7dc0, 15, 5;
L_0x5ab5f41c82b0 .part L_0x5ab5f41c7dc0, 20, 5;
L_0x5ab5f41c8460 .part L_0x5ab5f41c7dc0, 25, 7;
L_0x5ab5f41c8540 .part L_0x5ab5f41c8170, 1, 2;
L_0x5ab5f41c85e0 .part L_0x5ab5f41c8170, 0, 1;
S_0x5ab5f416ad90 .scope module, "immgen" "imm_gen" 6 230, 7 24 0, S_0x5ab5f416a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 3 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm";
v0x5ab5f41845f0_0 .net *"_ivl_1", 0 0, L_0x5ab5f41c86d0;  1 drivers
v0x5ab5f4164de0_0 .net *"_ivl_10", 19 0, L_0x5ab5f41c8c50;  1 drivers
v0x5ab5f4164e80_0 .net *"_ivl_13", 6 0, L_0x5ab5f41c9040;  1 drivers
v0x5ab5f4179060_0 .net *"_ivl_15", 4 0, L_0x5ab5f41c90e0;  1 drivers
v0x5ab5f4179100_0 .net *"_ivl_19", 0 0, L_0x5ab5f41c9310;  1 drivers
v0x5ab5f41a3710_0 .net *"_ivl_2", 19 0, L_0x5ab5f41c8770;  1 drivers
v0x5ab5f41a37f0_0 .net *"_ivl_20", 18 0, L_0x5ab5f41c9410;  1 drivers
v0x5ab5f41a38d0_0 .net *"_ivl_23", 0 0, L_0x5ab5f41c9770;  1 drivers
v0x5ab5f41a39b0_0 .net *"_ivl_25", 0 0, L_0x5ab5f41c9a90;  1 drivers
v0x5ab5f41a3a90_0 .net *"_ivl_27", 5 0, L_0x5ab5f41c9b30;  1 drivers
v0x5ab5f41a3b70_0 .net *"_ivl_29", 3 0, L_0x5ab5f41c9c50;  1 drivers
L_0x72993f4400a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a3c50_0 .net/2u *"_ivl_30", 0 0, L_0x72993f4400a8;  1 drivers
v0x5ab5f41a3d30_0 .net *"_ivl_35", 19 0, L_0x5ab5f41ca040;  1 drivers
L_0x72993f4400f0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a3e10_0 .net/2u *"_ivl_36", 11 0, L_0x72993f4400f0;  1 drivers
v0x5ab5f41a3ef0_0 .net *"_ivl_41", 0 0, L_0x5ab5f41ca2c0;  1 drivers
v0x5ab5f41a3fd0_0 .net *"_ivl_42", 10 0, L_0x5ab5f41ca360;  1 drivers
v0x5ab5f41a40b0_0 .net *"_ivl_45", 0 0, L_0x5ab5f41ca220;  1 drivers
v0x5ab5f41a4190_0 .net *"_ivl_47", 7 0, L_0x5ab5f41ca500;  1 drivers
v0x5ab5f41a4270_0 .net *"_ivl_49", 0 0, L_0x5ab5f41ca660;  1 drivers
v0x5ab5f41a4350_0 .net *"_ivl_5", 11 0, L_0x5ab5f41c8a20;  1 drivers
v0x5ab5f41a4430_0 .net *"_ivl_51", 9 0, L_0x5ab5f41ca700;  1 drivers
L_0x72993f440138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a4510_0 .net/2u *"_ivl_52", 0 0, L_0x72993f440138;  1 drivers
L_0x72993f440180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a45f0_0 .net/2u *"_ivl_56", 2 0, L_0x72993f440180;  1 drivers
v0x5ab5f41a46d0_0 .net *"_ivl_58", 0 0, L_0x5ab5f41cab20;  1 drivers
L_0x72993f4401c8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a4790_0 .net/2u *"_ivl_60", 2 0, L_0x72993f4401c8;  1 drivers
v0x5ab5f41a4870_0 .net *"_ivl_62", 0 0, L_0x5ab5f41cad40;  1 drivers
L_0x72993f440210 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a4930_0 .net/2u *"_ivl_64", 2 0, L_0x72993f440210;  1 drivers
v0x5ab5f41a4a10_0 .net *"_ivl_66", 0 0, L_0x5ab5f41cae30;  1 drivers
L_0x72993f440258 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a4ad0_0 .net/2u *"_ivl_68", 2 0, L_0x72993f440258;  1 drivers
v0x5ab5f41a4bb0_0 .net *"_ivl_70", 0 0, L_0x5ab5f41cafc0;  1 drivers
L_0x72993f4402a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a4c70_0 .net/2u *"_ivl_72", 2 0, L_0x72993f4402a0;  1 drivers
v0x5ab5f41a4d50_0 .net *"_ivl_74", 0 0, L_0x5ab5f41cb060;  1 drivers
L_0x72993f4402e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a4e10_0 .net/2u *"_ivl_76", 31 0, L_0x72993f4402e8;  1 drivers
v0x5ab5f41a4ef0_0 .net *"_ivl_78", 31 0, L_0x5ab5f41cb250;  1 drivers
v0x5ab5f41a4fd0_0 .net *"_ivl_80", 31 0, L_0x5ab5f41cb3e0;  1 drivers
v0x5ab5f41a50b0_0 .net *"_ivl_82", 31 0, L_0x5ab5f41cb680;  1 drivers
v0x5ab5f41a5190_0 .net *"_ivl_84", 31 0, L_0x5ab5f41cb810;  1 drivers
v0x5ab5f41a5270_0 .net *"_ivl_9", 0 0, L_0x5ab5f41c8bb0;  1 drivers
v0x5ab5f41a5350_0 .net "imm", 31 0, L_0x5ab5f41cbac0;  alias, 1 drivers
v0x5ab5f41a5430_0 .net "imm_b", 31 0, L_0x5ab5f41c9d80;  1 drivers
v0x5ab5f41a5510_0 .net "imm_i", 31 0, L_0x5ab5f41c8ac0;  1 drivers
v0x5ab5f41a55f0_0 .net "imm_j", 31 0, L_0x5ab5f41ca8a0;  1 drivers
v0x5ab5f41a56d0_0 .net "imm_s", 31 0, L_0x5ab5f41c91d0;  1 drivers
v0x5ab5f41a57b0_0 .net "imm_sel", 2 0, v0x5ab5f41a6150_0;  1 drivers
v0x5ab5f41a5890_0 .net "imm_u", 31 0, L_0x5ab5f41ca0e0;  1 drivers
v0x5ab5f41a5970_0 .net "instr", 31 0, L_0x5ab5f41c7dc0;  alias, 1 drivers
L_0x5ab5f41c86d0 .part L_0x5ab5f41c7dc0, 31, 1;
LS_0x5ab5f41c8770_0_0 .concat [ 1 1 1 1], L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0;
LS_0x5ab5f41c8770_0_4 .concat [ 1 1 1 1], L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0;
LS_0x5ab5f41c8770_0_8 .concat [ 1 1 1 1], L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0;
LS_0x5ab5f41c8770_0_12 .concat [ 1 1 1 1], L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0;
LS_0x5ab5f41c8770_0_16 .concat [ 1 1 1 1], L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0, L_0x5ab5f41c86d0;
LS_0x5ab5f41c8770_1_0 .concat [ 4 4 4 4], LS_0x5ab5f41c8770_0_0, LS_0x5ab5f41c8770_0_4, LS_0x5ab5f41c8770_0_8, LS_0x5ab5f41c8770_0_12;
LS_0x5ab5f41c8770_1_4 .concat [ 4 0 0 0], LS_0x5ab5f41c8770_0_16;
L_0x5ab5f41c8770 .concat [ 16 4 0 0], LS_0x5ab5f41c8770_1_0, LS_0x5ab5f41c8770_1_4;
L_0x5ab5f41c8a20 .part L_0x5ab5f41c7dc0, 20, 12;
L_0x5ab5f41c8ac0 .concat [ 12 20 0 0], L_0x5ab5f41c8a20, L_0x5ab5f41c8770;
L_0x5ab5f41c8bb0 .part L_0x5ab5f41c7dc0, 31, 1;
LS_0x5ab5f41c8c50_0_0 .concat [ 1 1 1 1], L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0;
LS_0x5ab5f41c8c50_0_4 .concat [ 1 1 1 1], L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0;
LS_0x5ab5f41c8c50_0_8 .concat [ 1 1 1 1], L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0;
LS_0x5ab5f41c8c50_0_12 .concat [ 1 1 1 1], L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0;
LS_0x5ab5f41c8c50_0_16 .concat [ 1 1 1 1], L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0, L_0x5ab5f41c8bb0;
LS_0x5ab5f41c8c50_1_0 .concat [ 4 4 4 4], LS_0x5ab5f41c8c50_0_0, LS_0x5ab5f41c8c50_0_4, LS_0x5ab5f41c8c50_0_8, LS_0x5ab5f41c8c50_0_12;
LS_0x5ab5f41c8c50_1_4 .concat [ 4 0 0 0], LS_0x5ab5f41c8c50_0_16;
L_0x5ab5f41c8c50 .concat [ 16 4 0 0], LS_0x5ab5f41c8c50_1_0, LS_0x5ab5f41c8c50_1_4;
L_0x5ab5f41c9040 .part L_0x5ab5f41c7dc0, 25, 7;
L_0x5ab5f41c90e0 .part L_0x5ab5f41c7dc0, 7, 5;
L_0x5ab5f41c91d0 .concat [ 5 7 20 0], L_0x5ab5f41c90e0, L_0x5ab5f41c9040, L_0x5ab5f41c8c50;
L_0x5ab5f41c9310 .part L_0x5ab5f41c7dc0, 31, 1;
LS_0x5ab5f41c9410_0_0 .concat [ 1 1 1 1], L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310;
LS_0x5ab5f41c9410_0_4 .concat [ 1 1 1 1], L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310;
LS_0x5ab5f41c9410_0_8 .concat [ 1 1 1 1], L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310;
LS_0x5ab5f41c9410_0_12 .concat [ 1 1 1 1], L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310;
LS_0x5ab5f41c9410_0_16 .concat [ 1 1 1 0], L_0x5ab5f41c9310, L_0x5ab5f41c9310, L_0x5ab5f41c9310;
LS_0x5ab5f41c9410_1_0 .concat [ 4 4 4 4], LS_0x5ab5f41c9410_0_0, LS_0x5ab5f41c9410_0_4, LS_0x5ab5f41c9410_0_8, LS_0x5ab5f41c9410_0_12;
LS_0x5ab5f41c9410_1_4 .concat [ 3 0 0 0], LS_0x5ab5f41c9410_0_16;
L_0x5ab5f41c9410 .concat [ 16 3 0 0], LS_0x5ab5f41c9410_1_0, LS_0x5ab5f41c9410_1_4;
L_0x5ab5f41c9770 .part L_0x5ab5f41c7dc0, 31, 1;
L_0x5ab5f41c9a90 .part L_0x5ab5f41c7dc0, 7, 1;
L_0x5ab5f41c9b30 .part L_0x5ab5f41c7dc0, 25, 6;
L_0x5ab5f41c9c50 .part L_0x5ab5f41c7dc0, 8, 4;
LS_0x5ab5f41c9d80_0_0 .concat [ 1 4 6 1], L_0x72993f4400a8, L_0x5ab5f41c9c50, L_0x5ab5f41c9b30, L_0x5ab5f41c9a90;
LS_0x5ab5f41c9d80_0_4 .concat [ 1 19 0 0], L_0x5ab5f41c9770, L_0x5ab5f41c9410;
L_0x5ab5f41c9d80 .concat [ 12 20 0 0], LS_0x5ab5f41c9d80_0_0, LS_0x5ab5f41c9d80_0_4;
L_0x5ab5f41ca040 .part L_0x5ab5f41c7dc0, 12, 20;
L_0x5ab5f41ca0e0 .concat [ 12 20 0 0], L_0x72993f4400f0, L_0x5ab5f41ca040;
L_0x5ab5f41ca2c0 .part L_0x5ab5f41c7dc0, 31, 1;
LS_0x5ab5f41ca360_0_0 .concat [ 1 1 1 1], L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0;
LS_0x5ab5f41ca360_0_4 .concat [ 1 1 1 1], L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0;
LS_0x5ab5f41ca360_0_8 .concat [ 1 1 1 0], L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0, L_0x5ab5f41ca2c0;
L_0x5ab5f41ca360 .concat [ 4 4 3 0], LS_0x5ab5f41ca360_0_0, LS_0x5ab5f41ca360_0_4, LS_0x5ab5f41ca360_0_8;
L_0x5ab5f41ca220 .part L_0x5ab5f41c7dc0, 31, 1;
L_0x5ab5f41ca500 .part L_0x5ab5f41c7dc0, 12, 8;
L_0x5ab5f41ca660 .part L_0x5ab5f41c7dc0, 20, 1;
L_0x5ab5f41ca700 .part L_0x5ab5f41c7dc0, 21, 10;
LS_0x5ab5f41ca8a0_0_0 .concat [ 1 10 1 8], L_0x72993f440138, L_0x5ab5f41ca700, L_0x5ab5f41ca660, L_0x5ab5f41ca500;
LS_0x5ab5f41ca8a0_0_4 .concat [ 1 11 0 0], L_0x5ab5f41ca220, L_0x5ab5f41ca360;
L_0x5ab5f41ca8a0 .concat [ 20 12 0 0], LS_0x5ab5f41ca8a0_0_0, LS_0x5ab5f41ca8a0_0_4;
L_0x5ab5f41cab20 .cmp/eq 3, v0x5ab5f41a6150_0, L_0x72993f440180;
L_0x5ab5f41cad40 .cmp/eq 3, v0x5ab5f41a6150_0, L_0x72993f4401c8;
L_0x5ab5f41cae30 .cmp/eq 3, v0x5ab5f41a6150_0, L_0x72993f440210;
L_0x5ab5f41cafc0 .cmp/eq 3, v0x5ab5f41a6150_0, L_0x72993f440258;
L_0x5ab5f41cb060 .cmp/eq 3, v0x5ab5f41a6150_0, L_0x72993f4402a0;
L_0x5ab5f41cb250 .functor MUXZ 32, L_0x72993f4402e8, L_0x5ab5f41ca8a0, L_0x5ab5f41cb060, C4<>;
L_0x5ab5f41cb3e0 .functor MUXZ 32, L_0x5ab5f41cb250, L_0x5ab5f41ca0e0, L_0x5ab5f41cafc0, C4<>;
L_0x5ab5f41cb680 .functor MUXZ 32, L_0x5ab5f41cb3e0, L_0x5ab5f41c9d80, L_0x5ab5f41cae30, C4<>;
L_0x5ab5f41cb810 .functor MUXZ 32, L_0x5ab5f41cb680, L_0x5ab5f41c91d0, L_0x5ab5f41cad40, C4<>;
L_0x5ab5f41cbac0 .functor MUXZ 32, L_0x5ab5f41cb810, L_0x5ab5f41c8ac0, L_0x5ab5f41cab20, C4<>;
S_0x5ab5f416b270 .scope module, "fetch" "instr_fetch" 5 37, 8 15 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "a_valid";
    .port_info 3 /OUTPUT 20 "a_addr";
    .port_info 4 /OUTPUT 32 "a_wdata";
    .port_info 5 /OUTPUT 4 "a_wstrb";
    .port_info 6 /INPUT 32 "a_rdata";
    .port_info 7 /INPUT 1 "a_rvalid";
    .port_info 8 /INPUT 32 "pc_next";
    .port_info 9 /OUTPUT 32 "instr";
    .port_info 10 /OUTPUT 32 "pc";
    .port_info 11 /OUTPUT 1 "instr_valid";
    .port_info 12 /INPUT 1 "instr_accept";
enum0x5ab5f4051d90 .enum4 (2)
   "IF_IDLE" 2'b00,
   "IF_REQ" 2'b01,
   "IF_WAIT" 2'b10,
   "IF_HAVE" 2'b11
 ;
v0x5ab5f41a7140_0 .net "a_addr", 19 0, L_0x5ab5f41c7c90;  alias, 1 drivers
v0x5ab5f41a7240_0 .net "a_rdata", 31 0, v0x5ab5f41b5bc0_0;  alias, 1 drivers
v0x5ab5f41a7320_0 .net "a_rvalid", 0 0, v0x5ab5f41b5cb0_0;  alias, 1 drivers
v0x5ab5f41a73f0_0 .var "a_valid", 0 0;
v0x5ab5f41a74b0_0 .net "a_wdata", 31 0, L_0x72993f440018;  alias, 1 drivers
v0x5ab5f41a75e0_0 .net "a_wstrb", 3 0, L_0x72993f440060;  alias, 1 drivers
v0x5ab5f41a76c0_0 .net "clk", 0 0, v0x5ab5f41b76d0_0;  alias, 1 drivers
v0x5ab5f41a7780_0 .var "instr", 31 0;
v0x5ab5f41a7860_0 .net "instr_accept", 0 0, v0x5ab5f41ad390_0;  alias, 1 drivers
v0x5ab5f41a7920_0 .var "instr_n", 31 0;
v0x5ab5f41a7a00_0 .var "instr_valid", 0 0;
v0x5ab5f41a7ac0_0 .var "instr_valid_n", 0 0;
v0x5ab5f41a7b80_0 .var "pc", 31 0;
v0x5ab5f41a7c60_0 .var "pc_n", 31 0;
v0x5ab5f41a7d40_0 .net "pc_next", 31 0, v0x5ab5f41ad9b0_0;  alias, 1 drivers
v0x5ab5f41a7e20_0 .net "rst_n", 0 0, v0x5ab5f41b7850_0;  alias, 1 drivers
v0x5ab5f41a7ee0_0 .var "state", 1 0;
v0x5ab5f41a7fc0_0 .var "state_n", 1 0;
E_0x5ab5f40693f0/0 .event anyedge, v0x5ab5f41a7ee0_0, v0x5ab5f41a7b80_0, v0x5ab5f41a7780_0, v0x5ab5f41a7a00_0;
E_0x5ab5f40693f0/1 .event anyedge, v0x5ab5f41a7860_0, v0x5ab5f41a7d40_0, v0x5ab5f41a7320_0, v0x5ab5f41a7240_0;
E_0x5ab5f40693f0 .event/or E_0x5ab5f40693f0/0, E_0x5ab5f40693f0/1;
E_0x5ab5f40699b0/0 .event negedge, v0x5ab5f41a7e20_0;
E_0x5ab5f40699b0/1 .event posedge, v0x5ab5f41a76c0_0;
E_0x5ab5f40699b0 .event/or E_0x5ab5f40699b0/0, E_0x5ab5f40699b0/1;
L_0x5ab5f41c7c90 .part v0x5ab5f41a7b80_0, 0, 20;
S_0x5ab5f41a8240 .scope module, "lsu" "mrv32_lsu" 5 169, 9 1 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "mem_valid";
    .port_info 3 /INPUT 1 "mem_ren";
    .port_info 4 /INPUT 1 "mem_wen";
    .port_info 5 /INPUT 4 "mem_wstrb";
    .port_info 6 /INPUT 1 "load_unsigned";
    .port_info 7 /INPUT 32 "eff_addr";
    .port_info 8 /INPUT 32 "store_data";
    .port_info 9 /OUTPUT 1 "lsu_done";
    .port_info 10 /OUTPUT 32 "load_data";
    .port_info 11 /OUTPUT 1 "b_valid";
    .port_info 12 /OUTPUT 20 "b_addr";
    .port_info 13 /OUTPUT 32 "b_wdata";
    .port_info 14 /OUTPUT 4 "b_wstrb";
    .port_info 15 /INPUT 32 "b_rdata";
    .port_info 16 /INPUT 1 "b_rvalid";
enum0x5ab5f4062650 .enum4 (2)
   "IDLE" 2'b00,
   "ISSUE" 2'b01,
   "WAIT_RD" 2'b10
 ;
v0x5ab5f41a8b90_0 .net *"_ivl_1", 17 0, L_0x5ab5f41ce8f0;  1 drivers
L_0x72993f440378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41a8c90_0 .net/2u *"_ivl_2", 1 0, L_0x72993f440378;  1 drivers
v0x5ab5f41a8d70_0 .var "addr_q", 31 0;
v0x5ab5f41a8e60_0 .net "b_addr", 19 0, L_0x5ab5f41ce990;  alias, 1 drivers
v0x5ab5f41a8f40_0 .net "b_rdata", 31 0, v0x5ab5f41b6320_0;  alias, 1 drivers
v0x5ab5f41a9070_0 .net "b_rvalid", 0 0, v0x5ab5f41b6430_0;  alias, 1 drivers
v0x5ab5f41a9130_0 .var "b_valid", 0 0;
v0x5ab5f41a91f0_0 .var "b_wdata", 31 0;
v0x5ab5f41a92d0_0 .var "b_wstrb", 3 0;
v0x5ab5f41a93b0_0 .net "clk", 0 0, v0x5ab5f41b76d0_0;  alias, 1 drivers
v0x5ab5f41a9450_0 .net "eff_addr", 31 0, L_0x5ab5f41ce460;  alias, 1 drivers
v0x5ab5f41a9510_0 .var "ld_misaligned", 0 0;
v0x5ab5f41a95d0_0 .var "load_data", 31 0;
v0x5ab5f41a96b0_0 .var "load_data_q", 31 0;
v0x5ab5f41a9790_0 .net "load_unsigned", 0 0, L_0x5ab5f41cdab0;  alias, 1 drivers
v0x5ab5f41a9850_0 .var "lsu_done", 0 0;
v0x5ab5f41a9910_0 .net "mem_ren", 0 0, L_0x5ab5f41cdcf0;  alias, 1 drivers
v0x5ab5f41a9ae0_0 .net "mem_valid", 0 0, L_0x5ab5f41ce0d0;  alias, 1 drivers
v0x5ab5f41a9ba0_0 .net "mem_wen", 0 0, L_0x5ab5f41cdef0;  alias, 1 drivers
v0x5ab5f41a9c60_0 .net "mem_wstrb", 3 0, L_0x5ab5f41cdfe0;  alias, 1 drivers
v0x5ab5f41a9d40_0 .var "ram_hit", 0 0;
v0x5ab5f41a9e00_0 .net "rst_n", 0 0, v0x5ab5f41b7850_0;  alias, 1 drivers
v0x5ab5f41a9ed0_0 .var "st_misaligned", 0 0;
v0x5ab5f41a9f70_0 .var "st_wdata", 31 0;
v0x5ab5f41aa050_0 .var "st_wstrb", 3 0;
v0x5ab5f41aa130_0 .var "state", 1 0;
v0x5ab5f41aa210_0 .var "state_n", 1 0;
v0x5ab5f41aa2f0_0 .net "store_data", 31 0, L_0x5ab5f41cd610;  alias, 1 drivers
v0x5ab5f41aa3d0_0 .var "unsigned_q", 0 0;
v0x5ab5f41aa490_0 .var "wstrb_q", 3 0;
E_0x5ab5f404ee40/0 .event anyedge, v0x5ab5f41a96b0_0, v0x5ab5f41aa130_0, v0x5ab5f41a9070_0, v0x5ab5f41a8f40_0;
E_0x5ab5f404ee40/1 .event anyedge, v0x5ab5f41a8d70_0, v0x5ab5f41aa490_0, v0x5ab5f41aa3d0_0, v0x5ab5f41a89b0_0;
E_0x5ab5f404ee40/2 .event anyedge, v0x5ab5f41a8ab0_0;
E_0x5ab5f404ee40 .event/or E_0x5ab5f404ee40/0, E_0x5ab5f404ee40/1, E_0x5ab5f404ee40/2;
E_0x5ab5f41a85c0/0 .event anyedge, v0x5ab5f41aa130_0, v0x5ab5f41a9ae0_0, v0x5ab5f41a9d40_0, v0x5ab5f41a9ba0_0;
E_0x5ab5f41a85c0/1 .event anyedge, v0x5ab5f41a9ed0_0, v0x5ab5f41aa050_0, v0x5ab5f41a9f70_0, v0x5ab5f41a9910_0;
E_0x5ab5f41a85c0/2 .event anyedge, v0x5ab5f41a9510_0, v0x5ab5f41a9070_0;
E_0x5ab5f41a85c0 .event/or E_0x5ab5f41a85c0/0, E_0x5ab5f41a85c0/1, E_0x5ab5f41a85c0/2;
E_0x5ab5f41a8660 .event anyedge, v0x5ab5f41a9c60_0, v0x5ab5f41a9450_0;
E_0x5ab5f41a86c0 .event anyedge, v0x5ab5f41a9c60_0, v0x5ab5f41a9450_0, v0x5ab5f41aa2f0_0;
E_0x5ab5f41a8750 .event anyedge, v0x5ab5f41a9450_0;
L_0x5ab5f41ce8f0 .part L_0x5ab5f41ce460, 2, 18;
L_0x5ab5f41ce990 .concat [ 2 18 0 0], L_0x72993f440378, L_0x5ab5f41ce8f0;
S_0x5ab5f41a87b0 .scope begin, "$unm_blk_68" "$unm_blk_68" 9 152, 9 152 0, S_0x5ab5f41a8240;
 .timescale 0 0;
v0x5ab5f41a89b0_0 .var "ld_byte", 7 0;
v0x5ab5f41a8ab0_0 .var "ld_half", 15 0;
S_0x5ab5f41aa790 .scope module, "mrv_alu" "alu" 5 124, 10 20 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 4 "aluop";
    .port_info 3 /OUTPUT 32 "result";
v0x5ab5f41aa9e0_0 .net "aluop", 3 0, L_0x5ab5f41cc610;  alias, 1 drivers
v0x5ab5f41aaae0_0 .net "op1", 31 0, v0x5ab5f41ac8b0_0;  alias, 1 drivers
v0x5ab5f41aabc0_0 .net "op2", 31 0, L_0x5ab5f41ccfd0;  alias, 1 drivers
v0x5ab5f41aacb0_0 .var "result", 31 0;
v0x5ab5f41aad90_0 .net "shamt", 4 0, L_0x5ab5f41cd220;  1 drivers
E_0x5ab5f41aa950 .event anyedge, v0x5ab5f41aa9e0_0, v0x5ab5f41aaae0_0, v0x5ab5f41aabc0_0, v0x5ab5f41aad90_0;
L_0x5ab5f41cd220 .part L_0x5ab5f41ccfd0, 0, 5;
S_0x5ab5f41aaf40 .scope module, "mrv_bru" "br_control" 5 162, 11 3 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "br_sel";
    .port_info 1 /INPUT 32 "alu_result";
    .port_info 2 /OUTPUT 1 "take_branch";
L_0x72993f440330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ab5f41ab260_0 .net/2u *"_ivl_0", 31 0, L_0x72993f440330;  1 drivers
v0x5ab5f41ab360_0 .net "alu_result", 31 0, L_0x5ab5f41ce460;  alias, 1 drivers
v0x5ab5f41ab420_0 .net "br_sel", 1 0, L_0x5ab5f41cd2c0;  alias, 1 drivers
v0x5ab5f41ab4c0_0 .net "is_Zero", 0 0, L_0x5ab5f41ce850;  1 drivers
v0x5ab5f41ab580_0 .var "take_branch", 0 0;
E_0x5ab5f41ab1e0 .event anyedge, v0x5ab5f41ab420_0, v0x5ab5f41ab4c0_0;
L_0x5ab5f41ce850 .cmp/eq 32, L_0x5ab5f41ce460, L_0x72993f440330;
S_0x5ab5f41ab710 .scope module, "mrv_rf" "registerFile" 5 118, 12 18 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "rs1_addr";
    .port_info 3 /INPUT 5 "rs2_addr";
    .port_info 4 /INPUT 5 "rd_addr";
    .port_info 5 /INPUT 32 "rd_data";
    .port_info 6 /INPUT 1 "reg_wen";
    .port_info 7 /OUTPUT 32 "rs1_data";
    .port_info 8 /OUTPUT 32 "rs2_data";
v0x5ab5f41abe70_0 .net "clk", 0 0, v0x5ab5f41b76d0_0;  alias, 1 drivers
v0x5ab5f41abf80_0 .net "rd_addr", 4 0, v0x5ab5f41adbf0_0;  alias, 1 drivers
v0x5ab5f41ac060_0 .net "rd_data", 31 0, v0x5ab5f41adce0_0;  alias, 1 drivers
v0x5ab5f41ac120_0 .net "reg_wen", 0 0, v0x5ab5f41addb0_0;  alias, 1 drivers
v0x5ab5f41ac1e0 .array "registers", 30 0, 31 0;
v0x5ab5f41ac7d0_0 .net "rs1_addr", 4 0, L_0x5ab5f41cc360;  alias, 1 drivers
v0x5ab5f41ac8b0_0 .var "rs1_data", 31 0;
v0x5ab5f41ac970_0 .net "rs2_addr", 4 0, L_0x5ab5f41cc460;  alias, 1 drivers
v0x5ab5f41aca30_0 .var "rs2_data", 31 0;
v0x5ab5f41acb10_0 .net "rst_n", 0 0, v0x5ab5f41b7850_0;  alias, 1 drivers
v0x5ab5f41ac1e0_0 .array/port v0x5ab5f41ac1e0, 0;
v0x5ab5f41ac1e0_1 .array/port v0x5ab5f41ac1e0, 1;
v0x5ab5f41ac1e0_2 .array/port v0x5ab5f41ac1e0, 2;
E_0x5ab5f41aba20/0 .event anyedge, v0x5ab5f41ac7d0_0, v0x5ab5f41ac1e0_0, v0x5ab5f41ac1e0_1, v0x5ab5f41ac1e0_2;
v0x5ab5f41ac1e0_3 .array/port v0x5ab5f41ac1e0, 3;
v0x5ab5f41ac1e0_4 .array/port v0x5ab5f41ac1e0, 4;
v0x5ab5f41ac1e0_5 .array/port v0x5ab5f41ac1e0, 5;
v0x5ab5f41ac1e0_6 .array/port v0x5ab5f41ac1e0, 6;
E_0x5ab5f41aba20/1 .event anyedge, v0x5ab5f41ac1e0_3, v0x5ab5f41ac1e0_4, v0x5ab5f41ac1e0_5, v0x5ab5f41ac1e0_6;
v0x5ab5f41ac1e0_7 .array/port v0x5ab5f41ac1e0, 7;
v0x5ab5f41ac1e0_8 .array/port v0x5ab5f41ac1e0, 8;
v0x5ab5f41ac1e0_9 .array/port v0x5ab5f41ac1e0, 9;
v0x5ab5f41ac1e0_10 .array/port v0x5ab5f41ac1e0, 10;
E_0x5ab5f41aba20/2 .event anyedge, v0x5ab5f41ac1e0_7, v0x5ab5f41ac1e0_8, v0x5ab5f41ac1e0_9, v0x5ab5f41ac1e0_10;
v0x5ab5f41ac1e0_11 .array/port v0x5ab5f41ac1e0, 11;
v0x5ab5f41ac1e0_12 .array/port v0x5ab5f41ac1e0, 12;
v0x5ab5f41ac1e0_13 .array/port v0x5ab5f41ac1e0, 13;
v0x5ab5f41ac1e0_14 .array/port v0x5ab5f41ac1e0, 14;
E_0x5ab5f41aba20/3 .event anyedge, v0x5ab5f41ac1e0_11, v0x5ab5f41ac1e0_12, v0x5ab5f41ac1e0_13, v0x5ab5f41ac1e0_14;
v0x5ab5f41ac1e0_15 .array/port v0x5ab5f41ac1e0, 15;
v0x5ab5f41ac1e0_16 .array/port v0x5ab5f41ac1e0, 16;
v0x5ab5f41ac1e0_17 .array/port v0x5ab5f41ac1e0, 17;
v0x5ab5f41ac1e0_18 .array/port v0x5ab5f41ac1e0, 18;
E_0x5ab5f41aba20/4 .event anyedge, v0x5ab5f41ac1e0_15, v0x5ab5f41ac1e0_16, v0x5ab5f41ac1e0_17, v0x5ab5f41ac1e0_18;
v0x5ab5f41ac1e0_19 .array/port v0x5ab5f41ac1e0, 19;
v0x5ab5f41ac1e0_20 .array/port v0x5ab5f41ac1e0, 20;
v0x5ab5f41ac1e0_21 .array/port v0x5ab5f41ac1e0, 21;
v0x5ab5f41ac1e0_22 .array/port v0x5ab5f41ac1e0, 22;
E_0x5ab5f41aba20/5 .event anyedge, v0x5ab5f41ac1e0_19, v0x5ab5f41ac1e0_20, v0x5ab5f41ac1e0_21, v0x5ab5f41ac1e0_22;
v0x5ab5f41ac1e0_23 .array/port v0x5ab5f41ac1e0, 23;
v0x5ab5f41ac1e0_24 .array/port v0x5ab5f41ac1e0, 24;
v0x5ab5f41ac1e0_25 .array/port v0x5ab5f41ac1e0, 25;
v0x5ab5f41ac1e0_26 .array/port v0x5ab5f41ac1e0, 26;
E_0x5ab5f41aba20/6 .event anyedge, v0x5ab5f41ac1e0_23, v0x5ab5f41ac1e0_24, v0x5ab5f41ac1e0_25, v0x5ab5f41ac1e0_26;
v0x5ab5f41ac1e0_27 .array/port v0x5ab5f41ac1e0, 27;
v0x5ab5f41ac1e0_28 .array/port v0x5ab5f41ac1e0, 28;
v0x5ab5f41ac1e0_29 .array/port v0x5ab5f41ac1e0, 29;
v0x5ab5f41ac1e0_30 .array/port v0x5ab5f41ac1e0, 30;
E_0x5ab5f41aba20/7 .event anyedge, v0x5ab5f41ac1e0_27, v0x5ab5f41ac1e0_28, v0x5ab5f41ac1e0_29, v0x5ab5f41ac1e0_30;
E_0x5ab5f41aba20/8 .event anyedge, v0x5ab5f41ac970_0;
E_0x5ab5f41aba20 .event/or E_0x5ab5f41aba20/0, E_0x5ab5f41aba20/1, E_0x5ab5f41aba20/2, E_0x5ab5f41aba20/3, E_0x5ab5f41aba20/4, E_0x5ab5f41aba20/5, E_0x5ab5f41aba20/6, E_0x5ab5f41aba20/7, E_0x5ab5f41aba20/8;
S_0x5ab5f41abb70 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 42, 12 42 0, S_0x5ab5f41ab710;
 .timescale 0 0;
v0x5ab5f41abd70_0 .var/2s "i", 31 0;
S_0x5ab5f41acd20 .scope module, "wb" "mrv32_wb" 5 211, 13 24 0, S_0x5ab5f416a2f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_valid";
    .port_info 1 /INPUT 1 "reg_wen_in";
    .port_info 2 /INPUT 1 "mem_ren_in";
    .port_info 3 /INPUT 1 "is_lui_in";
    .port_info 4 /INPUT 1 "is_auipc_in";
    .port_info 5 /INPUT 1 "take_branch";
    .port_info 6 /INPUT 5 "rd_addr_in";
    .port_info 7 /INPUT 32 "alu_result_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 32 "load_data_in";
    .port_info 10 /INPUT 32 "pc_in";
    .port_info 11 /INPUT 32 "jal_target_in";
    .port_info 12 /OUTPUT 1 "rf_wen";
    .port_info 13 /OUTPUT 5 "rf_waddr";
    .port_info 14 /OUTPUT 32 "rf_wdata";
    .port_info 15 /OUTPUT 1 "instr_accept";
    .port_info 16 /OUTPUT 32 "pc_next";
v0x5ab5f41ad1b0_0 .net "alu_result_in", 31 0, L_0x5ab5f41d0120;  alias, 1 drivers
v0x5ab5f41ad2b0_0 .net "imm_in", 31 0, L_0x5ab5f41cf720;  alias, 1 drivers
v0x5ab5f41ad390_0 .var "instr_accept", 0 0;
v0x5ab5f41ad430_0 .net "is_auipc_in", 0 0, L_0x5ab5f41cf340;  alias, 1 drivers
v0x5ab5f41ad4d0_0 .net "is_lui_in", 0 0, L_0x5ab5f41cfe90;  alias, 1 drivers
v0x5ab5f41ad5c0_0 .net "jal_target_in", 31 0, L_0x5ab5f41d06d0;  alias, 1 drivers
v0x5ab5f41ad6a0_0 .net "load_data_in", 31 0, L_0x5ab5f41d0210;  alias, 1 drivers
v0x5ab5f41ad780_0 .net "mem_ren_in", 0 0, L_0x5ab5f41cf7c0;  alias, 1 drivers
v0x5ab5f41ad840_0 .net "pc_in", 31 0, L_0x5ab5f41cf430;  alias, 1 drivers
v0x5ab5f41ad9b0_0 .var "pc_next", 31 0;
v0x5ab5f41ada70_0 .net "rd_addr_in", 4 0, L_0x5ab5f41cfb20;  alias, 1 drivers
v0x5ab5f41adb30_0 .net "reg_wen_in", 0 0, L_0x5ab5f41cfda0;  alias, 1 drivers
v0x5ab5f41adbf0_0 .var "rf_waddr", 4 0;
v0x5ab5f41adce0_0 .var "rf_wdata", 31 0;
v0x5ab5f41addb0_0 .var "rf_wen", 0 0;
v0x5ab5f41ade80_0 .net "take_branch", 0 0, L_0x5ab5f41cf000;  alias, 1 drivers
v0x5ab5f41adf20_0 .net "wb_valid", 0 0, L_0x5ab5f41cfa30;  alias, 1 drivers
E_0x5ab5f41ad0e0/0 .event anyedge, v0x5ab5f41ada70_0, v0x5ab5f41ad840_0, v0x5ab5f41adf20_0, v0x5ab5f41ade80_0;
E_0x5ab5f41ad0e0/1 .event anyedge, v0x5ab5f41ad5c0_0, v0x5ab5f41ad4d0_0, v0x5ab5f41ad2b0_0, v0x5ab5f41ad430_0;
E_0x5ab5f41ad0e0/2 .event anyedge, v0x5ab5f41ad780_0, v0x5ab5f41ad6a0_0, v0x5ab5f41ad1b0_0, v0x5ab5f41adb30_0;
E_0x5ab5f41ad0e0 .event/or E_0x5ab5f41ad0e0/0, E_0x5ab5f41ad0e0/1, E_0x5ab5f41ad0e0/2;
S_0x5ab5f41b3e20 .scope task, "dump_memory" "dump_memory" 4 188, 4 188 0, S_0x5ab5f4169970;
 .timescale 0 0;
v0x5ab5f41b4030_0 .var/i "a", 31 0;
v0x5ab5f41b4110_0 .var "b0", 7 0;
v0x5ab5f41b41f0_0 .var "b1", 7 0;
v0x5ab5f41b42e0_0 .var "b2", 7 0;
v0x5ab5f41b43c0_0 .var "b3", 7 0;
v0x5ab5f41b44f0_0 .var "length", 31 0;
v0x5ab5f41b45d0_0 .var "start_addr", 31 0;
v0x5ab5f41b46b0_0 .var "w", 31 0;
TD_core_tb.dump_memory ;
    %vpi_call/w 4 195 "$display", "------ MEMORY DUMP ------" {0 0 0};
    %load/vec4 v0x5ab5f41b45d0_0;
    %store/vec4 v0x5ab5f41b4030_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5ab5f41b4030_0;
    %load/vec4 v0x5ab5f41b45d0_0;
    %load/vec4 v0x5ab5f41b44f0_0;
    %add;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5ab5f41b4030_0;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b6b60, 4;
    %load/vec4 v0x5ab5f41b4030_0;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b6b60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b4030_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b6b60, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b4030_0;
    %addi 0, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b6b60, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41b46b0_0, 0, 32;
    %load/vec4 v0x5ab5f41b46b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5ab5f41b4110_0, 0, 8;
    %load/vec4 v0x5ab5f41b46b0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x5ab5f41b41f0_0, 0, 8;
    %load/vec4 v0x5ab5f41b46b0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x5ab5f41b42e0_0, 0, 8;
    %load/vec4 v0x5ab5f41b46b0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x5ab5f41b43c0_0, 0, 8;
    %vpi_call/w 4 210 "$display", "0x%08x : %02x %02x %02x %02x  (0x%08x)", v0x5ab5f41b4030_0, v0x5ab5f41b4110_0, v0x5ab5f41b41f0_0, v0x5ab5f41b42e0_0, v0x5ab5f41b43c0_0, v0x5ab5f41b46b0_0 {0 0 0};
    %load/vec4 v0x5ab5f41b4030_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5ab5f41b4030_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call/w 4 214 "$display", "--------------------------\012" {0 0 0};
    %end;
S_0x5ab5f41b4790 .scope task, "dump_registers" "dump_registers" 4 166, 4 166 0, S_0x5ab5f4169970;
 .timescale 0 0;
v0x5ab5f41b4970_0 .var/i "i", 31 0;
v0x5ab5f41b4a70_0 .var "val", 31 0;
TD_core_tb.dump_registers ;
    %vpi_call/w 4 170 "$display", "------ REGISTER FILE ------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41b4970_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5ab5f41b4970_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v0x5ab5f41b4970_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41b4a70_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x5ab5f41b4970_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41ac1e0, 4;
    %store/vec4 v0x5ab5f41b4a70_0, 0, 32;
T_1.5 ;
    %vpi_call/w 4 178 "$display", "x%0d = 0x%08x", v0x5ab5f41b4970_0, v0x5ab5f41b4a70_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ab5f41b4970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5ab5f41b4970_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %vpi_call/w 4 181 "$display", "---------------------------\012" {0 0 0};
    %end;
S_0x5ab5f41b4b50 .scope module, "mem" "dual_port_byte_mem" 4 114, 14 63 0, S_0x5ab5f4169970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "a_valid";
    .port_info 2 /INPUT 20 "a_addr";
    .port_info 3 /INPUT 32 "a_wdata";
    .port_info 4 /INPUT 4 "a_wstrb";
    .port_info 5 /OUTPUT 32 "a_rdata";
    .port_info 6 /OUTPUT 1 "a_rvalid";
    .port_info 7 /INPUT 1 "b_valid";
    .port_info 8 /INPUT 20 "b_addr";
    .port_info 9 /INPUT 32 "b_wdata";
    .port_info 10 /INPUT 4 "b_wstrb";
    .port_info 11 /OUTPUT 32 "b_rdata";
    .port_info 12 /OUTPUT 1 "b_rvalid";
P_0x5ab5f41af080 .param/l "ADDR_WIDTH" 0 14 65, +C4<00000000000000000000000000010100>;
P_0x5ab5f41af0c0 .param/l "MEM_BYTES" 0 14 64, +C4<00000000000100000000000000000000>;
P_0x5ab5f41af100 .param/l "RD_LATENCY" 0 14 68, +C4<00000000000000000000000000000010>;
P_0x5ab5f41af140 .param/l "WRITE_FIRST" 0 14 72, +C4<00000000000000000000000000000000>;
v0x5ab5f41b59d0_0 .net "a_addr", 19 0, L_0x5ab5f41c7c90;  alias, 1 drivers
v0x5ab5f41b5b00 .array "a_addr_pipe", 1 0, 19 0;
v0x5ab5f41b5bc0_0 .var "a_rdata", 31 0;
v0x5ab5f41b5cb0_0 .var "a_rvalid", 0 0;
v0x5ab5f41b5da0 .array "a_v_pipe", 1 0, 0 0;
v0x5ab5f41b5e90_0 .net "a_valid", 0 0, v0x5ab5f41a73f0_0;  alias, 1 drivers
v0x5ab5f41b5f80_0 .net "a_wdata", 31 0, L_0x72993f440018;  alias, 1 drivers
v0x5ab5f41b6090_0 .net "a_wstrb", 3 0, L_0x72993f440060;  alias, 1 drivers
v0x5ab5f41b61a0_0 .net "b_addr", 19 0, L_0x5ab5f41ce990;  alias, 1 drivers
v0x5ab5f41b6260 .array "b_addr_pipe", 1 0, 19 0;
v0x5ab5f41b6320_0 .var "b_rdata", 31 0;
v0x5ab5f41b6430_0 .var "b_rvalid", 0 0;
v0x5ab5f41b6520 .array "b_v_pipe", 1 0, 0 0;
v0x5ab5f41b65c0_0 .net "b_valid", 0 0, v0x5ab5f41a9130_0;  alias, 1 drivers
v0x5ab5f41b66b0_0 .net "b_wdata", 31 0, v0x5ab5f41a91f0_0;  alias, 1 drivers
v0x5ab5f41b67c0_0 .net "b_wstrb", 3 0, v0x5ab5f41a92d0_0;  alias, 1 drivers
v0x5ab5f41b68d0_0 .net "clk", 0 0, v0x5ab5f41b76d0_0;  alias, 1 drivers
v0x5ab5f41b6a80_0 .var/i "i", 31 0;
v0x5ab5f41b6b60 .array/2s "mem", 1048575 0, 7 0;
S_0x5ab5f41b5060 .scope begin, "RESP" "RESP" 14 173, 14 173 0, S_0x5ab5f41b4b50;
 .timescale 0 0;
v0x5ab5f41b5260_0 .var "a_word", 31 0;
v0x5ab5f41b5360_0 .var "aa", 19 0;
v0x5ab5f41b5440_0 .var "b_word", 31 0;
v0x5ab5f41b5530_0 .var "bb", 19 0;
S_0x5ab5f41b5610 .scope autofunction.vec4.s8, "rd8" "rd8" 14 96, 14 96 0, S_0x5ab5f41b4b50;
 .timescale 0 0;
v0x5ab5f41b5810_0 .var/i "addr", 31 0;
; Variable rd8 is vec4 return value of scope S_0x5ab5f41b5610
TD_core_tb.mem.rd8 ;
    %load/vec4 v0x5ab5f41b5810_0;
    %cmpi/u 1048576, 0, 32;
    %jmp/0xz  T_2.6, 5;
    %ix/getv 4, v0x5ab5f41b5810_0;
    %load/vec4a v0x5ab5f41b6b60, 4;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to rd8 (store_vec4_to_lval)
T_2.7 ;
    %end;
    .scope S_0x5ab5f416b270;
T_3 ;
    %wait E_0x5ab5f40699b0;
    %load/vec4 v0x5ab5f41a7e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ab5f41a7ee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab5f41a7b80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab5f41a7780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ab5f41a7a00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5ab5f41a7fc0_0;
    %assign/vec4 v0x5ab5f41a7ee0_0, 0;
    %load/vec4 v0x5ab5f41a7c60_0;
    %assign/vec4 v0x5ab5f41a7b80_0, 0;
    %load/vec4 v0x5ab5f41a7920_0;
    %assign/vec4 v0x5ab5f41a7780_0, 0;
    %load/vec4 v0x5ab5f41a7ac0_0;
    %assign/vec4 v0x5ab5f41a7a00_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5ab5f416b270;
T_4 ;
Ewait_0 .event/or E_0x5ab5f40693f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x5ab5f41a7ee0_0;
    %store/vec4 v0x5ab5f41a7fc0_0, 0, 2;
    %load/vec4 v0x5ab5f41a7b80_0;
    %store/vec4 v0x5ab5f41a7c60_0, 0, 32;
    %load/vec4 v0x5ab5f41a7780_0;
    %store/vec4 v0x5ab5f41a7920_0, 0, 32;
    %load/vec4 v0x5ab5f41a7a00_0;
    %store/vec4 v0x5ab5f41a7ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a73f0_0, 0, 1;
    %load/vec4 v0x5ab5f41a7860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5ab5f41a7d40_0;
    %store/vec4 v0x5ab5f41a7c60_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5ab5f41a7ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41a7fc0_0, 0, 2;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab5f41a7fc0_0, 0, 2;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a73f0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab5f41a7fc0_0, 0, 2;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x5ab5f41a7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x5ab5f41a7240_0;
    %store/vec4 v0x5ab5f41a7920_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a7ac0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5ab5f41a7fc0_0, 0, 2;
T_4.8 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x5ab5f41a7860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab5f41a7fc0_0, 0, 2;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a7ac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41a7920_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5ab5f416a8f0;
T_5 ;
Ewait_1 .event/or E_0x5ab5f4068b00, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a65d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6690_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a62f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6390_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41a5c70_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %load/vec4 v0x5ab5f41a6830_0;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6450_0, 0, 1;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a62f0_0, 0, 1;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a5bb0_0, 0, 1;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %load/vec4 v0x5ab5f41a5d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %jmp T_5.20;
T_5.11 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.12 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.13 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.14 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v0x5ab5f41a5fb0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.22;
T_5.21 ;
    %load/vec4 v0x5ab5f41a5fb0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.23, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.24;
T_5.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
T_5.24 ;
T_5.22 ;
    %jmp T_5.20;
T_5.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %load/vec4 v0x5ab5f41a5d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %jmp T_5.34;
T_5.25 ;
    %load/vec4 v0x5ab5f41a5fb0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.35, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.36;
T_5.35 ;
    %load/vec4 v0x5ab5f41a5fb0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.37, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.38;
T_5.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
T_5.38 ;
T_5.36 ;
    %jmp T_5.34;
T_5.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.34;
T_5.27 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.34;
T_5.28 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.34;
T_5.29 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.34;
T_5.30 ;
    %load/vec4 v0x5ab5f41a5fb0_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_5.39, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.40;
T_5.39 ;
    %load/vec4 v0x5ab5f41a5fb0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_5.41, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
T_5.42 ;
T_5.40 ;
    %jmp T_5.34;
T_5.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.34;
T_5.32 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.34;
T_5.34 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a5bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a65d0_0, 0, 1;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %load/vec4 v0x5ab5f41a5d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.45, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.46, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.47, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a65d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %jmp T_5.49;
T_5.43 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %jmp T_5.49;
T_5.44 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %jmp T_5.49;
T_5.45 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %jmp T_5.49;
T_5.46 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6510_0, 0, 1;
    %jmp T_5.49;
T_5.47 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6510_0, 0, 1;
    %jmp T_5.49;
T_5.49 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a5bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6690_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %load/vec4 v0x5ab5f41a5d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %jmp T_5.54;
T_5.50 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %jmp T_5.54;
T_5.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %jmp T_5.54;
T_5.52 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5ab5f41a6750_0, 0, 4;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a5bb0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %load/vec4 v0x5ab5f41a5e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.55, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_5.56, 8;
T_5.55 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_5.56, 8;
 ; End of false expr.
    %blend;
T_5.56;
    %store/vec4 v0x5ab5f41a5c70_0, 0, 2;
    %load/vec4 v0x5ab5f41a5ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.57, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.58, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.59, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a6c70_0, 0, 1;
    %jmp T_5.61;
T_5.57 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.61;
T_5.58 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.61;
T_5.59 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.61;
T_5.61 ;
    %pop/vec4 1;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab5f41a5c70_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a6390_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab5f41a5c70_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ab5f41a6150_0, 0, 3;
    %load/vec4 v0x5ab5f41a6910_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a69f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a5bb0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a5ad0_0, 0, 4;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5ab5f41ab710;
T_6 ;
Ewait_2 .event/or E_0x5ab5f41aba20, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x5ab5f41ac7d0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x5ab5f41ac7d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5ab5f41ac1e0, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x5ab5f41ac8b0_0, 0, 32;
    %load/vec4 v0x5ab5f41ac970_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x5ab5f41ac970_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5ab5f41ac1e0, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x5ab5f41aca30_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ab5f41ab710;
T_7 ;
    %wait E_0x5ab5f40699b0;
    %load/vec4 v0x5ab5f41acb10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_1, S_0x5ab5f41abb70;
    %jmp t_0;
    .scope S_0x5ab5f41abb70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41abd70_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5ab5f41abd70_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5ab5f41abd70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41ac1e0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5ab5f41abd70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5ab5f41abd70_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x5ab5f41ab710;
t_0 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ab5f41ac120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v0x5ab5f41abf80_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5ab5f41ac060_0;
    %load/vec4 v0x5ab5f41abf80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41ac1e0, 0, 4;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ab5f41aa790;
T_8 ;
Ewait_3 .event/or E_0x5ab5f41aa950, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5ab5f41aa9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.0 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %add;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.1 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %sub;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.2 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %and;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.3 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %or;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.4 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %xor;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.5 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %ix/getv 4, v0x5ab5f41aad90_0;
    %shiftl 4;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.6 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %ix/getv 4, v0x5ab5f41aad90_0;
    %shiftr 4;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.7 ;
    %load/vec4 v0x5ab5f41aaae0_0;
    %ix/getv 4, v0x5ab5f41aad90_0;
    %shiftr/s 4;
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5ab5f41aaae0_0;
    %load/vec4 v0x5ab5f41aabc0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41aacb0_0, 0, 32;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ab5f41aaf40;
T_9 ;
Ewait_4 .event/or E_0x5ab5f41ab1e0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5ab5f41ab420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41ab580_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41ab580_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41ab580_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x5ab5f41ab4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %store/vec4 v0x5ab5f41ab580_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5ab5f41ab4c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0x5ab5f41ab580_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5ab5f41a8240;
T_10 ;
    %wait E_0x5ab5f41a8750;
    %load/vec4 v0x5ab5f41a9450_0;
    %pad/u 64;
    %cmpi/u 1048576, 0, 64;
    %flag_get/vec4 5;
    %store/vec4 v0x5ab5f41a9d40_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5ab5f41a8240;
T_11 ;
    %wait E_0x5ab5f41a86c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9ed0_0, 0, 1;
    %load/vec4 v0x5ab5f41a9c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a9ed0_0, 0, 1;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %jmp T_11.9;
T_11.5 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.9;
T_11.6 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.9;
T_11.7 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %parti/s 8, 0, 2;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ab5f41a9ed0_0, 0, 1;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 1, 1, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %jmp T_11.14;
T_11.12 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.10 ;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a9ed0_0, 0, 1;
    %load/vec4 v0x5ab5f41aa2f0_0;
    %store/vec4 v0x5ab5f41a9f70_0, 0, 32;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5ab5f41aa050_0, 0, 4;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ab5f41a8240;
T_12 ;
    %wait E_0x5ab5f41a8660;
    %load/vec4 v0x5ab5f41a9c60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9510_0, 0, 1;
    %jmp T_12.4;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a9510_0, 0, 1;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ab5f41a9510_0, 0, 1;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x5ab5f41a9450_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5ab5f41a9510_0, 0, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5ab5f41a8240;
T_13 ;
    %wait E_0x5ab5f41a85c0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a9130_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41a91f0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a92d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41a9850_0, 0, 1;
    %load/vec4 v0x5ab5f41aa130_0;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
    %load/vec4 v0x5ab5f41aa130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x5ab5f41a9ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
T_13.5 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x5ab5f41a9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.7, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
    %jmp T_13.8;
T_13.7 ;
    %load/vec4 v0x5ab5f41a9ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v0x5ab5f41a9ed0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.13, 9;
    %load/vec4 v0x5ab5f41aa050_0;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9130_0, 0, 1;
    %load/vec4 v0x5ab5f41a9f70_0;
    %store/vec4 v0x5ab5f41a91f0_0, 0, 32;
    %load/vec4 v0x5ab5f41aa050_0;
    %store/vec4 v0x5ab5f41a92d0_0, 0, 4;
T_13.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0x5ab5f41a9910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.14, 8;
    %load/vec4 v0x5ab5f41a9510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
    %jmp T_13.17;
T_13.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9130_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5ab5f41a92d0_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
T_13.17 ;
    %jmp T_13.15;
T_13.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
T_13.15 ;
T_13.10 ;
T_13.8 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x5ab5f41a9070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41a9850_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ab5f41aa210_0, 0, 2;
T_13.18 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5ab5f41a8240;
T_14 ;
    %wait E_0x5ab5f404ee40;
    %load/vec4 v0x5ab5f41a96b0_0;
    %store/vec4 v0x5ab5f41a95d0_0, 0, 32;
    %load/vec4 v0x5ab5f41aa130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_14.2, 4;
    %load/vec4 v0x5ab5f41a9070_0;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %fork t_3, S_0x5ab5f41a87b0;
    %jmp t_2;
    .scope S_0x5ab5f41a87b0;
t_3 ;
    %load/vec4 v0x5ab5f41a8f40_0;
    %load/vec4 v0x5ab5f41a8d70_0;
    %parti/s 2, 0, 2;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 8;
    %store/vec4 v0x5ab5f41a89b0_0, 0, 8;
    %load/vec4 v0x5ab5f41a8f40_0;
    %load/vec4 v0x5ab5f41a8d70_0;
    %parti/s 1, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 16;
    %store/vec4 v0x5ab5f41a8ab0_0, 0, 16;
    %load/vec4 v0x5ab5f41aa490_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41a95d0_0, 0, 32;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x5ab5f41aa3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x5ab5f41a89b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %load/vec4 v0x5ab5f41a89b0_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x5ab5f41a89b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0x5ab5f41a95d0_0, 0, 32;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x5ab5f41aa3d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x5ab5f41a8ab0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v0x5ab5f41a8ab0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x5ab5f41a8ab0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v0x5ab5f41a95d0_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x5ab5f41a8f40_0;
    %store/vec4 v0x5ab5f41a95d0_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5ab5f41a8240;
t_2 %join;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5ab5f41a8240;
T_15 ;
    %wait E_0x5ab5f40699b0;
    %load/vec4 v0x5ab5f41a9e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ab5f41aa130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab5f41a8d70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5ab5f41aa490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ab5f41aa3d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab5f41a96b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5ab5f41aa210_0;
    %assign/vec4 v0x5ab5f41aa130_0, 0;
    %load/vec4 v0x5ab5f41aa130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.6, 4;
    %load/vec4 v0x5ab5f41a9910_0;
    %and;
T_15.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_15.5, 10;
    %load/vec4 v0x5ab5f41a9d40_0;
    %and;
T_15.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.4, 9;
    %load/vec4 v0x5ab5f41a9510_0;
    %nor/r;
    %and;
T_15.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5ab5f41a9450_0;
    %assign/vec4 v0x5ab5f41a8d70_0, 0;
    %load/vec4 v0x5ab5f41a9c60_0;
    %assign/vec4 v0x5ab5f41aa490_0, 0;
    %load/vec4 v0x5ab5f41a9790_0;
    %assign/vec4 v0x5ab5f41aa3d0_0, 0;
T_15.2 ;
    %load/vec4 v0x5ab5f41aa130_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.10, 4;
    %load/vec4 v0x5ab5f41a9910_0;
    %and;
T_15.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x5ab5f41a9d40_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_15.11, 9;
    %load/vec4 v0x5ab5f41a9510_0;
    %or;
T_15.11;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab5f41a96b0_0, 0;
T_15.7 ;
    %load/vec4 v0x5ab5f41aa130_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_15.14, 4;
    %load/vec4 v0x5ab5f41a9070_0;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %load/vec4 v0x5ab5f41a95d0_0;
    %assign/vec4 v0x5ab5f41a96b0_0, 0;
T_15.12 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5ab5f41acd20;
T_16 ;
Ewait_5 .event/or E_0x5ab5f41ad0e0, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41addb0_0, 0, 1;
    %load/vec4 v0x5ab5f41ada70_0;
    %store/vec4 v0x5ab5f41adbf0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41adce0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41ad390_0, 0, 1;
    %load/vec4 v0x5ab5f41ad840_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5ab5f41ad9b0_0, 0, 32;
    %load/vec4 v0x5ab5f41adf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41ad390_0, 0, 1;
    %load/vec4 v0x5ab5f41ade80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5ab5f41ad5c0_0;
    %store/vec4 v0x5ab5f41ad9b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x5ab5f41ad4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x5ab5f41ad2b0_0;
    %store/vec4 v0x5ab5f41adce0_0, 0, 32;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x5ab5f41ad430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x5ab5f41ad2b0_0;
    %load/vec4 v0x5ab5f41ad840_0;
    %add;
    %store/vec4 v0x5ab5f41adce0_0, 0, 32;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x5ab5f41ade80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x5ab5f41ad840_0;
    %addi 4, 0, 32;
    %store/vec4 v0x5ab5f41adce0_0, 0, 32;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x5ab5f41ad780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %load/vec4 v0x5ab5f41ad6a0_0;
    %store/vec4 v0x5ab5f41adce0_0, 0, 32;
    %jmp T_16.11;
T_16.10 ;
    %load/vec4 v0x5ab5f41ad1b0_0;
    %store/vec4 v0x5ab5f41adce0_0, 0, 32;
T_16.11 ;
T_16.9 ;
T_16.7 ;
T_16.5 ;
    %load/vec4 v0x5ab5f41adb30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.12, 8;
    %load/vec4 v0x5ab5f41ada70_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.12;
    %store/vec4 v0x5ab5f41addb0_0, 0, 1;
T_16.0 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5ab5f416a2f0;
T_17 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 65;
    %assign/vec4 v0x5ab5f41b2a70_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5ab5f41b3810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5ab5f41b0300_0;
    %load/vec4 v0x5ab5f41b21f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ab5f41b2a70_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5ab5f416a2f0;
T_18 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 99;
    %assign/vec4 v0x5ab5f41b2990_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5ab5f41b3810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5ab5f41af8e0_0;
    %load/vec4 v0x5ab5f41b0a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0730_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b03c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b3220_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b3470_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41aefe0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41af290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1b40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1d80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0ce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41afbc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1930_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ab5f41b2990_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5ab5f416a2f0;
T_19 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 148;
    %assign/vec4 v0x5ab5f41b28d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5ab5f41b3810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5ab5f41af9b0_0;
    %load/vec4 v0x5ab5f41b0ae0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0800_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b35d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41afcb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b13e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2640_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b16f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1c10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b19d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41aedd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ab5f41b28d0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5ab5f416a2f0;
T_20 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b3770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 140;
    %assign/vec4 v0x5ab5f41b2b50_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5ab5f41b3810_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5ab5f41b38b0_0;
    %load/vec4 v0x5ab5f41b0b80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b08a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b22e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41afd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1790_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b3a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b2da0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b0e50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41aeea0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5ab5f41b1170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ab5f41b2b50_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5ab5f41b4b50;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41b5bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41b6320_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41b5cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41b6430_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ab5f41b6a80_0, 0, 32;
T_21.0 ;
    %load/vec4 v0x5ab5f41b6a80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_21.1, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5ab5f41b6a80_0;
    %store/vec4a v0x5ab5f41b5b00, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5ab5f41b6a80_0;
    %store/vec4a v0x5ab5f41b5da0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 4, v0x5ab5f41b6a80_0;
    %store/vec4a v0x5ab5f41b6260, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x5ab5f41b6a80_0;
    %store/vec4a v0x5ab5f41b6520, 4, 0;
    %load/vec4 v0x5ab5f41b6a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab5f41b6a80_0, 0, 32;
    %jmp T_21.0;
T_21.1 ;
    %end;
    .thread T_21;
    .scope S_0x5ab5f41b4b50;
T_22 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b5e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5ab5f41b6090_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.4, 9;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x5ab5f41b5f80_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.2 ;
    %load/vec4 v0x5ab5f41b6090_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.7, 9;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.5, 8;
    %load/vec4 v0x5ab5f41b5f80_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.5 ;
    %load/vec4 v0x5ab5f41b6090_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.10, 9;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x5ab5f41b5f80_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.8 ;
    %load/vec4 v0x5ab5f41b6090_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.13, 9;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.11, 8;
    %load/vec4 v0x5ab5f41b5f80_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5ab5f41b59d0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.11 ;
T_22.0 ;
    %load/vec4 v0x5ab5f41b65c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.14, 8;
    %load/vec4 v0x5ab5f41b67c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.18, 9;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.16, 8;
    %load/vec4 v0x5ab5f41b66b0_0;
    %parti/s 8, 0, 2;
    %cast2;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.16 ;
    %load/vec4 v0x5ab5f41b67c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.21, 9;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.19, 8;
    %load/vec4 v0x5ab5f41b66b0_0;
    %parti/s 8, 8, 5;
    %cast2;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.19 ;
    %load/vec4 v0x5ab5f41b67c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.24, 9;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.22, 8;
    %load/vec4 v0x5ab5f41b66b0_0;
    %parti/s 8, 16, 6;
    %cast2;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.22 ;
    %load/vec4 v0x5ab5f41b67c0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.27, 9;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %cmpi/u 1048576, 0, 32;
    %flag_get/vec4 5;
    %and;
T_22.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.25, 8;
    %load/vec4 v0x5ab5f41b66b0_0;
    %parti/s 8, 24, 6;
    %cast2;
    %load/vec4 v0x5ab5f41b61a0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6b60, 0, 4;
T_22.25 ;
T_22.14 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5ab5f41b4b50;
T_23 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b59d0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b5b00, 0, 4;
    %load/vec4 v0x5ab5f41b5e90_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b5da0, 0, 4;
    %load/vec4 v0x5ab5f41b61a0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6260, 0, 4;
    %load/vec4 v0x5ab5f41b65c0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6520, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5ab5f41b6a80_0, 0, 32;
T_23.0 ;
    %load/vec4 v0x5ab5f41b6a80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_23.1, 5;
    %load/vec4 v0x5ab5f41b6a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b5b00, 4;
    %ix/getv/s 3, v0x5ab5f41b6a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b5b00, 0, 4;
    %load/vec4 v0x5ab5f41b6a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b5da0, 4;
    %ix/getv/s 3, v0x5ab5f41b6a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b5da0, 0, 4;
    %load/vec4 v0x5ab5f41b6a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b6260, 4;
    %ix/getv/s 3, v0x5ab5f41b6a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6260, 0, 4;
    %load/vec4 v0x5ab5f41b6a80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x5ab5f41b6520, 4;
    %ix/getv/s 3, v0x5ab5f41b6a80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ab5f41b6520, 0, 4;
    %load/vec4 v0x5ab5f41b6a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab5f41b6a80_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5ab5f41b4b50;
T_24 ;
    %wait E_0x5ab5f4068650;
    %fork t_5, S_0x5ab5f41b5060;
    %jmp t_4;
    .scope S_0x5ab5f41b5060;
t_5 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ab5f41b5b00, 4;
    %store/vec4 v0x5ab5f41b5360_0, 0, 20;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ab5f41b6260, 4;
    %store/vec4 v0x5ab5f41b5530_0, 0, 20;
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5360_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5360_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5360_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5360_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41b5260_0, 0, 32;
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5530_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5530_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5530_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %concat/vec4; draw_concat_vec4
    %alloc S_0x5ab5f41b5610;
    %load/vec4 v0x5ab5f41b5530_0;
    %pad/u 32;
    %addi 0, 0, 32;
    %store/vec4 v0x5ab5f41b5810_0, 0, 32;
    %callf/vec4 TD_core_tb.mem.rd8, S_0x5ab5f41b5610;
    %free S_0x5ab5f41b5610;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5ab5f41b5440_0, 0, 32;
    %load/vec4 v0x5ab5f41b5260_0;
    %assign/vec4 v0x5ab5f41b5bc0_0, 0;
    %load/vec4 v0x5ab5f41b5440_0;
    %assign/vec4 v0x5ab5f41b6320_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ab5f41b5da0, 4;
    %assign/vec4 v0x5ab5f41b5cb0_0, 0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ab5f41b6520, 4;
    %assign/vec4 v0x5ab5f41b6430_0, 0;
    %end;
    .scope S_0x5ab5f41b4b50;
t_4 %join;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5ab5f4169970;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41b76d0_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5ab5f4169970;
T_26 ;
    %delay 5, 0;
    %load/vec4 v0x5ab5f41b76d0_0;
    %inv;
    %store/vec4 v0x5ab5f41b76d0_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5ab5f4169970;
T_27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41b7850_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_27.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_27.1, 5;
    %jmp/1 T_27.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5ab5f4068650;
    %jmp T_27.0;
T_27.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ab5f41b7850_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x5ab5f4169970;
T_28 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b7850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ab5f41b7770_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5ab5f41b7770_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5ab5f41b7770_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5ab5f4169970;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ab5f41b7980_0, 0, 1;
    %load/vec4 v0x5ab5f41b7980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %vpi_call/w 4 39 "$display", "Retirement trace ENABLED" {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %vpi_call/w 4 42 "$display", "Retirement trace DISABLED" {0 0 0};
T_29.1 ;
    %end;
    .thread T_29;
    .scope S_0x5ab5f4169970;
T_30 ;
    %wait E_0x5ab5f4068650;
    %load/vec4 v0x5ab5f41b7850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.3, 10;
    %load/vec4 v0x5ab5f41b7980_0;
    %and;
T_30.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.2, 9;
    %load/vec4 v0x5ab5f41b0660_0;
    %and;
T_30.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %vpi_call/w 4 51 "$display", "[CYCLE %0d] RETIRE | PC=0x%08h | NEXT_PC=0x%08h", v0x5ab5f41b7770_0, v0x5ab5f41b24b0_0, v0x5ab5f41b23a0_0 {0 0 0};
T_30.0 ;
    %load/vec4 v0x5ab5f41b7850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_30.7, 10;
    %load/vec4 v0x5ab5f41b7980_0;
    %and;
T_30.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v0x5ab5f41b05c0_0;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %vpi_call/w 4 57 "$display", "[CYCLE %0d] MEM | stall=%b, lsu_done=%b, waddr=%h, ld=%h", v0x5ab5f41b7770_0, v0x5ab5f41b3810_0, v0x5ab5f41b1550_0, v0x5ab5f41af400_0, v0x5ab5f41a95d0_0 {0 0 0};
T_30.4 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5ab5f4169970;
T_31 ;
    %fork t_7, S_0x5ab5f4169e10;
    %jmp t_6;
    .scope S_0x5ab5f4169e10;
t_7 ;
    %pushi/str "program.hex";
    %store/str v0x5ab5f4182db0_0;
    %vpi_func 4 138 "$value$plusargs" 32, "PROG=%s", v0x5ab5f4182db0_0 {0 0 0};
    %store/vec4 v0x5ab5f4182710_0, 0, 32;
    %vpi_call/w 4 140 "$display", "Loading program: %s", v0x5ab5f4182db0_0 {0 0 0};
    %vpi_call/w 4 141 "$readmemh", v0x5ab5f4182db0_0, v0x5ab5f41b6b60 {0 0 0};
    %end;
    .scope S_0x5ab5f4169970;
t_6 %join;
    %end;
    .thread T_31;
    .scope S_0x5ab5f4169970;
T_32 ;
T_32.0 ;
    %load/vec4 v0x5ab5f41b7850_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_32.1, 6;
    %wait E_0x5ab5f4068f70;
    %jmp T_32.0;
T_32.1 ;
T_32.2 ;
    %load/vec4 v0x5ab5f41b7770_0;
    %cmpi/s 500, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_32.4, 5;
    %load/vec4 v0x5ab5f41b7a40_0;
    %nor/r;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz T_32.3, 8;
    %wait E_0x5ab5f4068650;
    %jmp T_32.2;
T_32.3 ;
    %vpi_call/w 4 153 "$display", "\012=======================================" {0 0 0};
    %vpi_call/w 4 154 "$display", "Simulation finished at cycle %0d", v0x5ab5f41b7770_0 {0 0 0};
    %vpi_call/w 4 155 "$display", "=======================================\012" {0 0 0};
    %fork TD_core_tb.dump_registers, S_0x5ab5f41b4790;
    %join;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v0x5ab5f41b45d0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x5ab5f41b44f0_0, 0, 32;
    %fork TD_core_tb.dump_memory, S_0x5ab5f41b3e20;
    %join;
    %vpi_call/w 4 160 "$finish" {0 0 0};
    %end;
    .thread T_32;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "../RTL/mrv32_pkg.sv";
    "core_tb.sv";
    "../RTL/mrv32_core.sv";
    "../RTL/mrv32_id.sv";
    "../RTL/mrv32_imm_gen.sv";
    "../RTL/mrv32_fetch.sv";
    "../RTL/mrv32_lsu.sv";
    "../RTL/mrv32_alu.sv";
    "../RTL/mrv32_bru.sv";
    "../RTL/mrv32_rf.sv";
    "../RTL/mrv32_wb.sv";
    "../RTL/mem_dual_port.sv";
