Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Tue Apr 25 14:43:05 2023
| Host              : dell-nb running 64-bit unknown
| Command           : report_timing_summary -file fifo_async_post_synth_timing_summary.rpt
| Design            : fifo_async
| Device            : xcku3p-ffvb676
| Speed File        : -2  PRODUCTION 1.28 02-27-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (20)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.122        0.000                      0                  224        0.050        0.000                      0                  212        1.725        0.000                       0                    74  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
r_clk  {0.000 2.000}        4.000           250.000         
w_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
r_clk               3.122        0.000                      0                   30        0.082        0.000                      0                   30        1.725        0.000                       0                    24  
w_clk               3.925        0.000                      0                  182        0.050        0.000                      0                  182        1.968        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
w_clk         r_clk               3.610        0.000                      0                    6                                                                        
r_clk         w_clk               3.615        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  r_clk
  To Clock:  r_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 w_addr_r2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by r_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_gray_cnt/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by r_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             r_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (r_clk rise@4.000ns - r_clk rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.265ns (33.887%)  route 0.517ns (66.113%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock r_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  r_clk (IN)
                         net (fo=23, unset)           0.000     0.000    r_clk
                         FDRE                                         r  w_addr_r2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  w_addr_r2_reg[0]/Q
                         net (fo=1, unplaced)         0.154     0.231    w_addr_r2[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.381 f  r_empty_INST_0_i_1/O
                         net (fo=2, unplaced)         0.186     0.567    r_empty_INST_0_i_1_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.605 r  r_gray_cnt_i_1/O
                         net (fo=12, unplaced)        0.177     0.782    r_gray_cnt/en
                         FDRE                                         r  r_gray_cnt/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock r_clk rise edge)      4.000     4.000 r  
                                                      0.000     4.000 r  r_clk (IN)
                         net (fo=23, unset)           0.000     4.000    r_gray_cnt/clk
                         FDRE                                         r  r_gray_cnt/out_reg[0]/C
                         clock pessimism              0.000     4.000    
                         clock uncertainty           -0.035     3.965    
                         FDRE (Setup_FDRE_C_CE)      -0.061     3.904    r_gray_cnt/out_reg[0]
  -------------------------------------------------------------------
                         required time                          3.904    
                         arrival time                          -0.782    
  -------------------------------------------------------------------
                         slack                                  3.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 r_gray_cnt/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by r_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_gray_cnt/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by r_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             r_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (r_clk rise@0.000ns - r_clk rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock r_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  r_clk (IN)
                         net (fo=23, unset)           0.000     0.000    r_gray_cnt/clk
                         FDRE                                         r  r_gray_cnt/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  r_gray_cnt/q_reg[4]/Q
                         net (fo=4, unplaced)         0.051     0.089    r_gray_cnt/q_reg[4]
                         LUT6 (Prop_LUT6_I4_O)        0.023     0.112 r  r_gray_cnt/out[5]_i_1/O
                         net (fo=2, unplaced)         0.016     0.128    r_gray_cnt/p_0_in[5]
                         FDRE                                         r  r_gray_cnt/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock r_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  r_clk (IN)
                         net (fo=23, unset)           0.000     0.000    r_gray_cnt/clk
                         FDRE                                         r  r_gray_cnt/out_reg[5]/C
                         clock pessimism              0.000     0.000    
                         FDRE (Hold_FDRE_C_D)         0.046     0.046    r_gray_cnt/out_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.128    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         r_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { r_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            0.550         4.000       3.450                w_addr_r1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         2.000       1.725                w_addr_r1_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         2.000       1.725                w_addr_r1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  w_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.925ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.968ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.925ns  (required time - arrival time)
  Source:                 w_gray_cnt/out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by w_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg_0_63_0_6/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by w_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             w_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (w_clk rise@5.000ns - w_clk rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.265ns (30.814%)  route 0.595ns (69.186%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  w_clk (IN)
                         net (fo=49, unset)           0.000     0.000    w_gray_cnt/clk
                         FDSE                                         r  w_gray_cnt/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_FDSE_C_Q)         0.077     0.077 r  w_gray_cnt/out_reg[0]/Q
                         net (fo=2, unplaced)         0.154     0.231    w_addr_next[0]
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.381 f  w_full_INST_0_i_1/O
                         net (fo=2, unplaced)         0.186     0.567    w_full_INST_0_i_1_n_0
                         LUT3 (Prop_LUT3_I2_O)        0.038     0.605 r  mem_reg_0_63_14_15_i_1/O
                         net (fo=38, unplaced)        0.255     0.860    mem_reg_0_63_0_6/WE
                         RAMD64E                                      r  mem_reg_0_63_0_6/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock w_clk rise edge)      5.000     5.000 r  
                                                      0.000     5.000 r  w_clk (IN)
                         net (fo=49, unset)           0.000     5.000    mem_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  mem_reg_0_63_0_6/RAMA/CLK
                         clock pessimism              0.000     5.000    
                         clock uncertainty           -0.035     4.965    
                         RAMD64E (Setup_RAMD64E_CLK_WE)
                                                     -0.180     4.785    mem_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                          4.785    
                         arrival time                          -0.860    
  -------------------------------------------------------------------
                         slack                                  3.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 w_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mem_reg_0_63_0_6/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by w_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             w_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk rise@0.000ns - w_clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.038ns (33.929%)  route 0.074ns (66.071%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  w_clk (IN)
                         net (fo=49, unset)           0.000     0.000    w_clk
                         FDRE                                         r  w_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.038 r  w_addr_reg[3]/Q
                         net (fo=24, unplaced)        0.074     0.112    mem_reg_0_63_0_6/ADDRH3
                         RAMD64E                                      r  mem_reg_0_63_0_6/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock w_clk rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  w_clk (IN)
                         net (fo=49, unset)           0.000     0.000    mem_reg_0_63_0_6/WCLK
                         RAMD64E                                      r  mem_reg_0_63_0_6/RAMA/CLK
                         clock pessimism              0.000     0.000    
                         RAMD64E (Hold_RAMD64E_CLK_WADR3)
                                                      0.062     0.062    mem_reg_0_63_0_6/RAMA
  -------------------------------------------------------------------
                         required time                         -0.062    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { w_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMD64E/CLK  n/a            1.064         5.000       3.936                mem_reg_0_63_0_6/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            0.532         2.500       1.968                mem_reg_0_63_0_6/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            0.532         2.500       1.968                mem_reg_0_63_0_6/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clk
  To Clock:  r_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.610ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.610ns  (required time - arrival time)
  Source:                 w_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            w_addr_r1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by r_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             r_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        0.315ns  (logic 0.077ns (24.444%)  route 0.238ns (75.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  w_addr_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  w_addr_reg[0]/Q
                         net (fo=24, unplaced)        0.238     0.315    w_addr[0]
                         FDRE                                         r  w_addr_r1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
                         FDRE (Setup_FDRE_C_D)        0.025     3.925    w_addr_r1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  3.610    





---------------------------------------------------------------------------------------------------
From Clock:  r_clk
  To Clock:  w_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.615ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.615ns  (required time - arrival time)
  Source:                 r_gray_cnt/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by r_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            r_addr_w1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             w_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.900ns  (MaxDelay Path 3.900ns)
  Data Path Delay:        0.310ns  (logic 0.077ns (24.839%)  route 0.233ns (75.161%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.900ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  r_gray_cnt/out_reg[0]/C
                         FDRE (Prop_FDRE_C_Q)         0.077     0.077 r  r_gray_cnt/out_reg[0]/Q
                         net (fo=19, unplaced)        0.233     0.310    r_addr[0]
                         FDRE                                         r  r_addr_w1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.900     3.900    
                         FDRE (Setup_FDRE_C_D)        0.025     3.925    r_addr_w1_reg[0]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  3.615    





