---
MainSourceFile:  /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1207_1:  '
    FileOffset:      1207
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_base.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          55398
        Length:          0
        ReplacementText: 'VITIS_LOOP_1207_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_676_1:  '
    FileOffset:      676
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          282806
        Length:          0
        ReplacementText: 'VITIS_LOOP_676_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_690_1:  '
    FileOffset:      690
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          283270
        Length:          0
        ReplacementText: 'VITIS_LOOP_690_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_704_1:  '
    FileOffset:      704
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_int_ref.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          283735
        Length:          0
        ReplacementText: 'VITIS_LOOP_704_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1247_1:  '
    FileOffset:      1247
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/ap_fixed_base.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          567122
        Length:          0
        ReplacementText: 'VITIS_LOOP_1247_1: '
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      91
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      92
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      93
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      94
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      95
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      125
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      126
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      127
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      128
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      129
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      130
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      131
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      132
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      133
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      134
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      184
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      185
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      186
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      213
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      214
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      215
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      216
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      217
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      218
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      254
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  clang-diagnostic-error
    Message:         'Invalid Directive: for current device, ROM_1P + LUTRAM is invalid combination for BIND_STORAGE''s option ''type + impl'''
    FileOffset:      255
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hotbm_apfixed.h
    Replacements:    
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_61_1:  '
    FileOffset:      61
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1232866
        Length:          0
        ReplacementText: 'VITIS_LOOP_61_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_117_1:  '
    FileOffset:      117
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1233684
        Length:          0
        ReplacementText: 'VITIS_LOOP_117_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_289_1:  '
    FileOffset:      289
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1236335
        Length:          0
        ReplacementText: 'VITIS_LOOP_289_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_449_1:  '
    FileOffset:      449
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1239062
        Length:          0
        ReplacementText: 'VITIS_LOOP_449_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_629_1:  '
    FileOffset:      629
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1242223
        Length:          0
        ReplacementText: 'VITIS_LOOP_629_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_633_2:  '
    FileOffset:      633
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1242304
        Length:          0
        ReplacementText: 'VITIS_LOOP_633_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_743_1:  '
    FileOffset:      743
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1244613
        Length:          0
        ReplacementText: 'VITIS_LOOP_743_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_840_1:  '
    FileOffset:      840
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1246111
        Length:          0
        ReplacementText: 'VITIS_LOOP_840_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_859_2:  '
    FileOffset:      859
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1246341
        Length:          0
        ReplacementText: 'VITIS_LOOP_859_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1173_1:  '
    FileOffset:      1173
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1252531
        Length:          0
        ReplacementText: 'VITIS_LOOP_1173_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1256_1:  '
    FileOffset:      1256
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cordic_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1254134
        Length:          0
        ReplacementText: 'VITIS_LOOP_1256_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_68_1:  '
    FileOffset:      68
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1261993
        Length:          0
        ReplacementText: 'VITIS_LOOP_68_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_74_2:  '
    FileOffset:      74
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1262143
        Length:          0
        ReplacementText: 'VITIS_LOOP_74_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_78_3:  '
    FileOffset:      78
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1262240
        Length:          0
        ReplacementText: 'VITIS_LOOP_78_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_145_4:  '
    FileOffset:      145
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1264104
        Length:          0
        ReplacementText: 'VITIS_LOOP_145_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_151_5:  '
    FileOffset:      151
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1264254
        Length:          0
        ReplacementText: 'VITIS_LOOP_151_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_155_6:  '
    FileOffset:      155
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1264351
        Length:          0
        ReplacementText: 'VITIS_LOOP_155_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_170_7:  '
    FileOffset:      170
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1264732
        Length:          0
        ReplacementText: 'VITIS_LOOP_170_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_178_8:  '
    FileOffset:      178
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1264963
        Length:          0
        ReplacementText: 'VITIS_LOOP_178_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_243_9:  '
    FileOffset:      243
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1268410
        Length:          0
        ReplacementText: 'VITIS_LOOP_243_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_249_10:  '
    FileOffset:      249
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1268562
        Length:          0
        ReplacementText: 'VITIS_LOOP_249_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_253_11:  '
    FileOffset:      253
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1268662
        Length:          0
        ReplacementText: 'VITIS_LOOP_253_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_268_12:  '
    FileOffset:      268
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1269044
        Length:          0
        ReplacementText: 'VITIS_LOOP_268_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_276_13:  '
    FileOffset:      276
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1269282
        Length:          0
        ReplacementText: 'VITIS_LOOP_276_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_505_14:  '
    FileOffset:      505
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1284837
        Length:          0
        ReplacementText: 'VITIS_LOOP_505_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_511_15:  '
    FileOffset:      511
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1284989
        Length:          0
        ReplacementText: 'VITIS_LOOP_511_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_515_16:  '
    FileOffset:      515
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1285088
        Length:          0
        ReplacementText: 'VITIS_LOOP_515_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_525_17:  '
    FileOffset:      525
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1285265
        Length:          0
        ReplacementText: 'VITIS_LOOP_525_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_529_18:  '
    FileOffset:      529
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1285363
        Length:          0
        ReplacementText: 'VITIS_LOOP_529_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_539_19:  '
    FileOffset:      539
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1285648
        Length:          0
        ReplacementText: 'VITIS_LOOP_539_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_547_20:  '
    FileOffset:      547
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1285903
        Length:          0
        ReplacementText: 'VITIS_LOOP_547_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_908_21:  '
    FileOffset:      908
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1318142
        Length:          0
        ReplacementText: 'VITIS_LOOP_908_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_914_22:  '
    FileOffset:      914
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1318294
        Length:          0
        ReplacementText: 'VITIS_LOOP_914_22: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_918_23:  '
    FileOffset:      918
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1318394
        Length:          0
        ReplacementText: 'VITIS_LOOP_918_23: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1034_1:  '
    FileOffset:      1034
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1321070
        Length:          0
        ReplacementText: 'VITIS_LOOP_1034_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1040_2:  '
    FileOffset:      1040
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1321220
        Length:          0
        ReplacementText: 'VITIS_LOOP_1040_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1044_3:  '
    FileOffset:      1044
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1321318
        Length:          0
        ReplacementText: 'VITIS_LOOP_1044_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1131_4:  '
    FileOffset:      1131
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1324788
        Length:          0
        ReplacementText: 'VITIS_LOOP_1131_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1137_5:  '
    FileOffset:      1137
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1324939
        Length:          0
        ReplacementText: 'VITIS_LOOP_1137_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1141_6:  '
    FileOffset:      1141
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1325038
        Length:          0
        ReplacementText: 'VITIS_LOOP_1141_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1160_7:  '
    FileOffset:      1160
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1325518
        Length:          0
        ReplacementText: 'VITIS_LOOP_1160_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1167_8:  '
    FileOffset:      1167
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1325760
        Length:          0
        ReplacementText: 'VITIS_LOOP_1167_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1283_9:  '
    FileOffset:      1283
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1331332
        Length:          0
        ReplacementText: 'VITIS_LOOP_1283_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1289_10:  '
    FileOffset:      1289
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1331484
        Length:          0
        ReplacementText: 'VITIS_LOOP_1289_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1293_11:  '
    FileOffset:      1293
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1331583
        Length:          0
        ReplacementText: 'VITIS_LOOP_1293_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1313_12:  '
    FileOffset:      1313
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1332092
        Length:          0
        ReplacementText: 'VITIS_LOOP_1313_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1320_13:  '
    FileOffset:      1320
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1332341
        Length:          0
        ReplacementText: 'VITIS_LOOP_1320_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1582_14:  '
    FileOffset:      1582
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1349698
        Length:          0
        ReplacementText: 'VITIS_LOOP_1582_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1588_15:  '
    FileOffset:      1588
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1349850
        Length:          0
        ReplacementText: 'VITIS_LOOP_1588_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1592_16:  '
    FileOffset:      1592
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1349950
        Length:          0
        ReplacementText: 'VITIS_LOOP_1592_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1616_17:  '
    FileOffset:      1616
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1350424
        Length:          0
        ReplacementText: 'VITIS_LOOP_1616_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1623_18:  '
    FileOffset:      1623
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1350691
        Length:          0
        ReplacementText: 'VITIS_LOOP_1623_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2053_19:  '
    FileOffset:      2053
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1389262
        Length:          0
        ReplacementText: 'VITIS_LOOP_2053_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2059_20:  '
    FileOffset:      2059
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1389414
        Length:          0
        ReplacementText: 'VITIS_LOOP_2059_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2063_21:  '
    FileOffset:      2063
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1389514
        Length:          0
        ReplacementText: 'VITIS_LOOP_2063_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2193_1:  '
    FileOffset:      2193
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1392134
        Length:          0
        ReplacementText: 'VITIS_LOOP_2193_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2200_2:  '
    FileOffset:      2200
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1392297
        Length:          0
        ReplacementText: 'VITIS_LOOP_2200_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2204_3:  '
    FileOffset:      2204
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1392389
        Length:          0
        ReplacementText: 'VITIS_LOOP_2204_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2251_4:  '
    FileOffset:      2251
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1393998
        Length:          0
        ReplacementText: 'VITIS_LOOP_2251_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2258_5:  '
    FileOffset:      2258
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1394160
        Length:          0
        ReplacementText: 'VITIS_LOOP_2258_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2262_6:  '
    FileOffset:      2262
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1394252
        Length:          0
        ReplacementText: 'VITIS_LOOP_2262_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2280_7:  '
    FileOffset:      2280
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1394625
        Length:          0
        ReplacementText: 'VITIS_LOOP_2280_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2335_8:  '
    FileOffset:      2335
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1397091
        Length:          0
        ReplacementText: 'VITIS_LOOP_2335_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2342_9:  '
    FileOffset:      2342
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1397258
        Length:          0
        ReplacementText: 'VITIS_LOOP_2342_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2346_10:  '
    FileOffset:      2346
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1397351
        Length:          0
        ReplacementText: 'VITIS_LOOP_2346_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2364_11:  '
    FileOffset:      2364
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1397732
        Length:          0
        ReplacementText: 'VITIS_LOOP_2364_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2453_12:  '
    FileOffset:      2453
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1403173
        Length:          0
        ReplacementText: 'VITIS_LOOP_2453_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2460_13:  '
    FileOffset:      2460
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1403341
        Length:          0
        ReplacementText: 'VITIS_LOOP_2460_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2464_14:  '
    FileOffset:      2464
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1403435
        Length:          0
        ReplacementText: 'VITIS_LOOP_2464_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2474_15:  '
    FileOffset:      2474
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1403606
        Length:          0
        ReplacementText: 'VITIS_LOOP_2474_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2478_16:  '
    FileOffset:      2478
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1403697
        Length:          0
        ReplacementText: 'VITIS_LOOP_2478_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2489_17:  '
    FileOffset:      2489
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1403979
        Length:          0
        ReplacementText: 'VITIS_LOOP_2489_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2497_18:  '
    FileOffset:      2497
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1404166
        Length:          0
        ReplacementText: 'VITIS_LOOP_2497_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2822_19:  '
    FileOffset:      2822
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1438636
        Length:          0
        ReplacementText: 'VITIS_LOOP_2822_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2829_20:  '
    FileOffset:      2829
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1438804
        Length:          0
        ReplacementText: 'VITIS_LOOP_2829_20: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2833_21:  '
    FileOffset:      2833
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1438898
        Length:          0
        ReplacementText: 'VITIS_LOOP_2833_21: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2921_1:  '
    FileOffset:      2921
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1440700
        Length:          0
        ReplacementText: 'VITIS_LOOP_2921_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2928_2:  '
    FileOffset:      2928
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1440808
        Length:          0
        ReplacementText: 'VITIS_LOOP_2928_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2932_3:  '
    FileOffset:      2932
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1440879
        Length:          0
        ReplacementText: 'VITIS_LOOP_2932_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2947_4:  '
    FileOffset:      2947
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1441167
        Length:          0
        ReplacementText: 'VITIS_LOOP_2947_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2979_5:  '
    FileOffset:      2979
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1442381
        Length:          0
        ReplacementText: 'VITIS_LOOP_2979_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2986_6:  '
    FileOffset:      2986
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1442492
        Length:          0
        ReplacementText: 'VITIS_LOOP_2986_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_2990_7:  '
    FileOffset:      2990
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1442565
        Length:          0
        ReplacementText: 'VITIS_LOOP_2990_7: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3005_8:  '
    FileOffset:      3005
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1442860
        Length:          0
        ReplacementText: 'VITIS_LOOP_3005_8: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3055_9:  '
    FileOffset:      3055
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1446193
        Length:          0
        ReplacementText: 'VITIS_LOOP_3055_9: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3062_10:  '
    FileOffset:      3062
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1446304
        Length:          0
        ReplacementText: 'VITIS_LOOP_3062_10: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3066_11:  '
    FileOffset:      3066
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1446377
        Length:          0
        ReplacementText: 'VITIS_LOOP_3066_11: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3081_12:  '
    FileOffset:      3081
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1446673
        Length:          0
        ReplacementText: 'VITIS_LOOP_3081_12: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3218_13:  '
    FileOffset:      3218
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1465985
        Length:          0
        ReplacementText: 'VITIS_LOOP_3218_13: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3225_14:  '
    FileOffset:      3225
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1466099
        Length:          0
        ReplacementText: 'VITIS_LOOP_3225_14: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3229_15:  '
    FileOffset:      3229
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1466174
        Length:          0
        ReplacementText: 'VITIS_LOOP_3229_15: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3244_16:  '
    FileOffset:      3244
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1466461
        Length:          0
        ReplacementText: 'VITIS_LOOP_3244_16: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3404_17:  '
    FileOffset:      3404
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1492071
        Length:          0
        ReplacementText: 'VITIS_LOOP_3404_17: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3411_18:  '
    FileOffset:      3411
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1492185
        Length:          0
        ReplacementText: 'VITIS_LOOP_3411_18: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_3415_19:  '
    FileOffset:      3415
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_exp_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1492262
        Length:          0
        ReplacementText: 'VITIS_LOOP_3415_19: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_703_1:  '
    FileOffset:      703
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1526345
        Length:          0
        ReplacementText: 'VITIS_LOOP_703_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_921_1:  '
    FileOffset:      921
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1534734
        Length:          0
        ReplacementText: 'VITIS_LOOP_921_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_1345_1:  '
    FileOffset:      1345
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_log_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1553711
        Length:          0
        ReplacementText: 'VITIS_LOOP_1345_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_240_1:  '
    FileOffset:      240
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1568585
        Length:          0
        ReplacementText: 'VITIS_LOOP_240_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_268_2:  '
    FileOffset:      268
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_sqrt_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1569106
        Length:          0
        ReplacementText: 'VITIS_LOOP_268_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_48_1:  '
    FileOffset:      48
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1585053
        Length:          0
        ReplacementText: 'VITIS_LOOP_48_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_109_2:  '
    FileOffset:      109
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1586207
        Length:          0
        ReplacementText: 'VITIS_LOOP_109_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_123_3:  '
    FileOffset:      123
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1586516
        Length:          0
        ReplacementText: 'VITIS_LOOP_123_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_153_4:  '
    FileOffset:      153
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1587026
        Length:          0
        ReplacementText: 'VITIS_LOOP_153_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_281_1:  '
    FileOffset:      281
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1588948
        Length:          0
        ReplacementText: 'VITIS_LOOP_281_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_301_2:  '
    FileOffset:      301
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1589313
        Length:          0
        ReplacementText: 'VITIS_LOOP_301_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_315_3:  '
    FileOffset:      315
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1589621
        Length:          0
        ReplacementText: 'VITIS_LOOP_315_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_433_1:  '
    FileOffset:      433
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1591453
        Length:          0
        ReplacementText: 'VITIS_LOOP_433_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_447_2:  '
    FileOffset:      447
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_pow_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1591778
        Length:          0
        ReplacementText: 'VITIS_LOOP_447_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_33_1:  '
    FileOffset:      33
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_diff_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1594449
        Length:          0
        ReplacementText: 'VITIS_LOOP_33_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_183_1:  '
    FileOffset:      183
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_diff_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1597353
        Length:          0
        ReplacementText: 'VITIS_LOOP_183_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_248_1:  '
    FileOffset:      248
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_diff_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1598644
        Length:          0
        ReplacementText: 'VITIS_LOOP_248_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_16_1:  '
    FileOffset:      16
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1609604
        Length:          0
        ReplacementText: 'VITIS_LOOP_16_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_27_1:  '
    FileOffset:      27
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1609779
        Length:          0
        ReplacementText: 'VITIS_LOOP_27_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_38_1:  '
    FileOffset:      38
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1609940
        Length:          0
        ReplacementText: 'VITIS_LOOP_38_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1610102
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_60_1:  '
    FileOffset:      60
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1610276
        Length:          0
        ReplacementText: 'VITIS_LOOP_60_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_71_1:  '
    FileOffset:      71
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1610451
        Length:          0
        ReplacementText: 'VITIS_LOOP_71_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_82_1:  '
    FileOffset:      82
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1610612
        Length:          0
        ReplacementText: 'VITIS_LOOP_82_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_93_1:  '
    FileOffset:      93
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_all_any_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1610774
        Length:          0
        ReplacementText: 'VITIS_LOOP_93_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_26_1:  '
    FileOffset:      26
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_mad_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1681714
        Length:          0
        ReplacementText: 'VITIS_LOOP_26_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_40_1:  '
    FileOffset:      40
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_cbrt_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1683469
        Length:          0
        ReplacementText: 'VITIS_LOOP_40_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_1:  '
    FileOffset:      49
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hypot_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1688006
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_81_2:  '
    FileOffset:      81
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hypot_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1688741
        Length:          0
        ReplacementText: 'VITIS_LOOP_81_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_169_3:  '
    FileOffset:      169
    FilePath:        /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/etc/hls_hypot_apfixed.h
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1690430
        Length:          0
        ReplacementText: 'VITIS_LOOP_169_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_28_1:  '
    FileOffset:      28
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1743795
        Length:          0
        ReplacementText: 'VITIS_LOOP_28_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_30_2:  '
    FileOffset:      30
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1743865
        Length:          0
        ReplacementText: 'VITIS_LOOP_30_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_31_3:  '
    FileOffset:      31
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1743905
        Length:          0
        ReplacementText: 'VITIS_LOOP_31_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_42_4:  '
    FileOffset:      42
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1744138
        Length:          0
        ReplacementText: 'VITIS_LOOP_42_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_44_5:  '
    FileOffset:      44
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1744215
        Length:          0
        ReplacementText: 'VITIS_LOOP_44_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_45_6:  '
    FileOffset:      45
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1744255
        Length:          0
        ReplacementText: 'VITIS_LOOP_45_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_58_7:  '
    FileOffset:      58
    FilePath:        edge_detect.cpp
    Replacements:    
      - FilePath:        /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp
        Offset:          1744587
        Length:          0
        ReplacementText: 'VITIS_LOOP_58_7: '
...
