# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do ensamblado_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(132): No feasible entries for subprogram "Pescritura".
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(196): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(282): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 68
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}"
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(196): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 store   0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 store   0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 store   0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 store   0000   store   0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FE                                        N  N  N        PMEF    0  0000  1  01    XX
#    11 load    0000                                 ME                                    N  N  N       ESPEF    0  0000  1  01    XX
#    12 load    0000                                     ME                                N  N  N       ESPEF    0  0000  1  01    XX
#    13 load    0000                                         ME                            N  N  N       ESPEF    0  0000  1  01    01
#    14 load    0000                                             ME                        N  N  N       ESPEF    0  0000  1  01    01
#    15 load    0000                                                 ME                    N  N  N       ESPEF    0  0000  1  01    01
#    16 load    0000                                                     HE                N  N  N      HECHOE    0  0000  1  01    01
#    17 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    01
#    18 store   0001                A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    01
#    19 store   0001                             LE                                        N  N  N         LEC    0  0000  1  01    01
#    20 store   0001                                 HL                                    N  N  N      HECHOL    0  0000  1  01    01
#    21 store   0001   store   0001      DS                                                N  N  N         DES    1  XXXX  U  XX    XX
#    22 no hay                      A        CM                                            N  N  N     CMPETIQ    1  XXXX  U  XX    XX
#    23 no hay                                   AE                                        N  N  N        PMEA    1  XXXX  U  XX    XX
#    24 no hay                                       ME                                    N  N  N       ESPEA    1  XXXX  U  XX    XX
#    25 no hay                                           ME                                N  N  N       ESPEA    1  XXXX  U  XX    XX
#    26 no hay                                               ME                            N  N  N       ESPEA    1  XXXX  U  XX    02
#    27 no hay                                                   ME                        N  N  N       ESPEA    1  XXXX  U  XX    02
#    28 no hay                                                       ME                    N  N  N       ESPEA    1  XXXX  U  XX    02
#    29 no hay                                                           EP                N  N  N        ESCP    1  XXXX  U  XX    02
#    30 no hay                                                               HE            N  N  S      HECHOE    1  XXXX  U  02    02
#    31 no hay         no hay            DS                                            
#    32 no hay         no hay            DS                                            
#    33 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2680 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    02
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    01
#     0001    02
#     0002    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(196): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 store   0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 store   0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 store   0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 store   0000   store   0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FE                                        N  N  N        PMEF    0  0000  1  01    XX
#    11 load    0000                                 ME                                    N  N  N       ESPEF    0  0000  1  01    XX
#    12 load    0000                                     ME                                N  N  N       ESPEF    0  0000  1  01    XX
#    13 load    0000                                         ME                            N  N  N       ESPEF    0  0000  1  01    01
#    14 load    0000                                             ME                        N  N  N       ESPEF    0  0000  1  01    01
#    15 load    0000                                                 ME                    N  N  N       ESPEF    0  0000  1  01    01
#    16 load    0000                                                     HE                N  N  N      HECHOE    0  0000  1  01    01
#    17 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    01
#    18 store   0008                A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    01
#    19 store   0008                             LE                                        N  N  N         LEC    0  0000  1  01    01
#    20 store   0008                                 HL                                    N  N  N      HECHOL    0  0000  1  01    01
#    21 store   0008   store   0008      DS                                                N  N  N         DES    0  0000  1  01    XX
#    22 no hay                      F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    23 no hay                                   AE                                        N  N  N        PMEA    0  0000  1  01    XX
#    24 no hay                                       ME                                    N  N  N       ESPEA    0  0000  1  01    XX
#    25 no hay                                           ME                                N  N  N       ESPEA    0  0000  1  01    XX
#    26 no hay                                               ME                            N  N  N       ESPEA    0  0000  1  01    02
#    27 no hay                                                   ME                        N  N  N       ESPEA    0  0000  1  01    02
#    28 no hay                                                       ME                    N  N  N       ESPEA    0  0000  1  01    02
#    29 no hay                                                           EP                N  N  N        ESCP    0  0000  1  01    02
#    30 no hay                                                               HE            N  N  S      HECHOE    0  0000  1  02    02
#    31 no hay         no hay            DS                                            
#    32 no hay         no hay            DS                                            
#    33 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2680 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    02
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    01
#     0001    XX
#  . . . . . . . 
#     0007    XX
#     0008    02
#     0009    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(196): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 load    0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FL                                        N  N  N         PML    0  0000  1  01    XX
#    11 load    0000                                 ML                                    N  N  N        ESPL    0  0000  1  01    XX
#    12 load    0000                                     ML                                N  N  N        ESPL    0  0000  1  01    XX
#    13 load    0000                                         ML                            N  N  N        ESPL    0  0000  1  01    XX
#    14 load    0000                                             ML                        N  N  N        ESPL    0  0000  1  01    XX
#    15 load    0000                                                 ML                    N  N  N        ESPL    0  0000  1  01    XX
#    16 load    0000                                                     EB                N  N  N         ESB    0  0000  1  01    XX
#    17 load    0000                                                         LE            S  S  N         LEC    0  0000  1  01    XX
#    18 load    0000                                                             HL        N  N  N      HECHOL    0  0000  1  01    XX
#    19 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#    20 load    0000                A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    21 load    0000                             LE                                        N  N  N         LEC    0  0000  1  01    XX
#    22 load    0000                                 HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    23 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
# ** Note: prueba finalizada
#    Time: 1880 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX

do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(196): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 load    0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FL                                        N  N  N         PML    0  0000  1  01    XX
#    11 load    0000                                 ML                                    N  N  N        ESPL    0  0000  1  01    XX
#    12 load    0000                                     ML                                N  N  N        ESPL    0  0000  1  01    XX
#    13 load    0000                                         ML                            N  N  N        ESPL    0  0000  1  01    XX
#    14 load    0000                                             ML                        N  N  N        ESPL    0  0000  1  01    XX
#    15 load    0000                                                 ML                    N  N  N        ESPL    0  0000  1  01    XX
#    16 load    0000                                                     EB                N  N  N         ESB    0  0000  1  01    XX
#    17 load    0000                                                         LE            S  S  N         LEC    0  0000  1  01    XX
#    18 load    0000                                                             HL        N  N  N      HECHOL    0  0000  1  01    XX
#    19 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#    20 no hay                      A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    21 no hay                                   LE                                        N  N  N         LEC    0  0000  1  01    XX
#    22 no hay                                       HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    23 no hay         no hay            DS                                            
#    24 no hay         no hay            DS                                            
#    25 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2040 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(198): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 load    0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FL                                        N  N  N         PML    0  0000  1  01    XX
#    11 load    0000                                 ML                                    N  N  N        ESPL    0  0000  1  01    XX
#    12 load    0000                                     ML                                N  N  N        ESPL    0  0000  1  01    XX
#    13 load    0000                                         ML                            N  N  N        ESPL    0  0000  1  01    XX
#    14 load    0000                                             ML                        N  N  N        ESPL    0  0000  1  01    XX
#    15 load    0000                                                 ML                    N  N  N        ESPL    0  0000  1  01    XX
#    16 load    0000                                                     EB                N  N  N         ESB    0  0000  1  01    XX
#    17 load    0000                                                         LE            S  S  N         LEC    0  0000  1  01    XX
#    18 load    0000                                                             HL        N  N  N      HECHOL    0  0000  1  01    XX
#    19 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#    20 no hay                      A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    21 no hay                                   LE                                        N  N  N         LEC    0  0000  1  01    XX
#    22 no hay                                       HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    23 no hay         no hay            DS                                            
#    24 no hay         no hay            DS                                            
#    25 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2040 ns  Iteration: 1  Instance: /prueba_ensamblado
#    26 no hay         no hay            DS                                            
#    27 no hay         no hay            DS                                            
#    28 no hay         no hay            DS                                            
#    29 no hay         no hay            DS                                            
#    30 no hay         no hay            DS                                            
#    31 no hay         no hay            DS                                            
#    32 no hay         no hay            DS                                            
#    33 no hay         no hay            DS                                            
#    34 no hay         no hay            DS                                            
#    35 no hay         no hay            DS                                            
#    36 no hay         no hay            DS                                            
#    37 no hay         no hay            DS                                            
#    38 no hay         no hay            DS                                            
#    39 no hay         no hay            DS                                            
#    40 no hay         no hay            DS                                            
#    41 no hay         no hay            DS                                            
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(122): Physical unit hidden by declaration of 'v_DATO' at line 103.
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(122): near ":=": expecting ';'
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(198): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(284): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 68
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}"
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(198): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 load    0000   load    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                F        CM                                            N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#     6 load    0000                             FL                                        N  N  N         PML    0  XXXX  U  XX    XX
#     7 load    0000                                 ML                                    N  N  N        ESPL    0  XXXX  U  XX    XX
#     8 load    0000                                     ML                                N  N  N        ESPL    0  XXXX  U  XX    XX
#     9 load    0000                                         ML                            N  N  N        ESPL    0  XXXX  U  XX    XX
#    10 load    0000                                             ML                        N  N  N        ESPL    0  XXXX  U  XX    XX
#    11 load    0000                                                 ML                    N  N  N        ESPL    0  XXXX  U  XX    XX
#    12 load    0000                                                     EB                N  N  N         ESB    0  XXXX  U  XX    XX
#    13 load    0000                                                         LE            S  S  N         LEC    0  0000  1  XX    XX
#    14 load    0000                                                             HL        N  N  N      HECHOL    0  0000  1  XX    XX
# ** Warning: valor no esperado
#    Time: 1160 ns  Iteration: 1  Instance: /prueba_ensamblado
# , leido:   UUUUUUUU, esperado:   00000001
#    15 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  XX    XX
#    16 no hay                      F        CM                                            N  N  N     CMPETIQ    0  0000  1  XX    XX
#    17 no hay                                   FL                                        N  N  N         PML    0  0000  1  XX    XX
#    18 no hay                                       ML                                    N  N  N        ESPL    0  0000  1  XX    XX
#    19 no hay                                           ML                                N  N  N        ESPL    0  0000  1  XX    XX
#    20 no hay                                               ML                            N  N  N        ESPL    0  0000  1  XX    XX
#    21 no hay                                                   ML                        N  N  N        ESPL    0  0000  1  XX    XX
#    22 no hay                                                       ML                    N  N  N        ESPL    0  0000  1  XX    XX
#    23 no hay                                                           EB                N  N  N         ESB    0  0000  1  XX    XX
#    24 no hay                                                               LE            S  S  N         LEC    0  0000  1  XX    XX
#    25 no hay                                                                   HL        N  N  N      HECHOL    0  0000  1  XX    XX
# ** Warning: valor no esperado
#    Time: 2040 ns  Iteration: 1  Instance: /prueba_ensamblado
# , leido:   UUUUUUUU, esperado:   00000001
#    26 no hay         no hay            DS                                            
#    27 no hay         no hay            DS                                            
#    28 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2280 ns  Iteration: 1  Instance: /prueba_ensamblado
#    29 no hay         no hay            DS                                            
#    30 no hay         no hay            DS                                            
#    31 no hay         no hay            DS                                            
#    32 no hay         no hay            DS                                            
#    33 no hay         no hay            DS                                            
#    34 no hay         no hay            DS                                            
#    35 no hay         no hay            DS                                            
#    36 no hay         no hay            DS                                            
#    37 no hay         no hay            DS                                            
#    38 no hay         no hay            DS                                            
#    39 no hay         no hay            DS                                            
#    40 no hay         no hay            DS                                            
#    41 no hay         no hay            DS                                            
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(198): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
restart 
# Loading work.prueba_ensamblado(prueba)
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(198): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(123): (vcom-1136) Unknown identifier "runinicio".
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(286): VHDL Compiler exiting
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 load    0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FL                                        N  N  N         PML    0  0000  1  01    XX
#    11 load    0000                                 ML                                    N  N  N        ESPL    0  0000  1  01    XX
#    12 load    0000                                     ML                                N  N  N        ESPL    0  0000  1  01    XX
#    13 load    0000                                         ML                            N  N  N        ESPL    0  0000  1  01    XX
#    14 load    0000                                             ML                        N  N  N        ESPL    0  0000  1  01    XX
#    15 load    0000                                                 ML                    N  N  N        ESPL    0  0000  1  01    XX
#    16 load    0000                                                     EB                N  N  N         ESB    0  0000  1  01    XX
#    17 load    0000                                                         LE            S  S  N         LEC    0  0000  1  01    XX
#    18 load    0000                                                             HL        N  N  N      HECHOL    0  0000  1  01    XX
#    19 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#    20 no hay                      A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    21 no hay                                   LE                                        N  N  N         LEC    0  0000  1  01    XX
#    22 no hay                                       HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    23 no hay         no hay            DS                                            
#    24 no hay         no hay            DS                                            
#    25 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2040 ns  Iteration: 1  Instance: /prueba_ensamblado
#    26 no hay         no hay            DS                                            
#    27 no hay         no hay            DS                                            
#    28 no hay         no hay            DS                                            
#    29 no hay         no hay            DS                                            
#    30 no hay         no hay            DS                                            
#    31 no hay         no hay            DS                                            
#    32 no hay         no hay            DS                                            
#    33 no hay         no hay            DS                                            
#    34 no hay         no hay            DS                                            
#    35 no hay         no hay            DS                                            
#    36 no hay         no hay            DS                                            
#    37 no hay         no hay            DS                                            
#    38 no hay         no hay            DS                                            
#    39 no hay         no hay            DS                                            
#    40 no hay         no hay            DS                                            
#    41 no hay         no hay            DS                                            
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 load    0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 load    0000                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 load    0000                             FL                                        N  N  N         PML    0  0000  1  01    XX
#    11 load    0000                                 ML                                    N  N  N        ESPL    0  0000  1  01    XX
#    12 load    0000                                     ML                                N  N  N        ESPL    0  0000  1  01    XX
#    13 load    0000                                         ML                            N  N  N        ESPL    0  0000  1  01    XX
#    14 load    0000                                             ML                        N  N  N        ESPL    0  0000  1  01    XX
#    15 load    0000                                                 ML                    N  N  N        ESPL    0  0000  1  01    XX
#    16 load    0000                                                     EB                N  N  N         ESB    0  0000  1  01    XX
#    17 load    0000                                                         LE            S  S  N         LEC    0  0000  1  01    XX
#    18 load    0000                                                             HL        N  N  N      HECHOL    0  0000  1  01    XX
#    19 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#    20 load    0000                A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    21 load    0000                             LE                                        N  N  N         LEC    0  0000  1  01    XX
#    22 load    0000                                 HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    23 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#    24 no hay                      A        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    25 no hay                                   LE                                        N  N  N         LEC    0  0000  1  01    XX
#    26 no hay                                       HL                                    N  N  N      HECHOL    0  0000  1  01    XX
#    27 no hay         no hay            DS                                            
#    28 no hay         no hay            DS                                            
#    29 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 2360 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      D0                                                N  N  N        DES0    0  XXXX  U  XX    XX
#     5 load    0000                         IN                                            N  N  N         INI    0  XXXX  U  XX    XX
#     6 load    0000                             ES                                        N  N  N      ESCINI    0  XXXX  U  XX    XX
#     7 load    0000                                 HE                                    S  S  S      HECHOE    0  0000  1  01    XX
#     8 load    0000   load    0000      DS                                                N  N  N         DES    0  0000  1  01    XX
#     9 store   0001                F        CM                                            N  N  N     CMPETIQ    0  0000  1  01    XX
#    10 store   0001                             FL                                        N  N  N         PML    0  0000  1  01    XX
#    11 store   0001                                 ML                                    N  N  N        ESPL    0  0000  1  01    XX
#    12 store   0001                                     ML                                N  N  N        ESPL    0  0000  1  01    XX
#    13 store   0001                                         ML                            N  N  N        ESPL    0  0000  1  01    XX
#    14 store   0001                                             ML                        N  N  N        ESPL    0  0000  1  01    XX
#    15 store   0001                                                 ML                    N  N  N        ESPL    0  0000  1  01    XX
#    16 store   0001                                                     EB                N  N  N         ESB    0  0000  1  01    XX
#    17 store   0001                                                         LE            S  S  N         LEC    0  0000  1  01    XX
#    18 store   0001                                                             HL        N  N  N      HECHOL    0  0000  1  01    XX
#    19 store   0001   store   0001      DS                                                N  N  N         DES    1  XXXX  U  XX    XX
#    20 load    0001                A        CM                                            N  N  N     CMPETIQ    1  XXXX  U  XX    XX
#    21 load    0001                             AE                                        N  N  N        PMEA    1  XXXX  U  XX    XX
#    22 load    0001                                 ME                                    N  N  N       ESPEA    1  XXXX  U  XX    XX
#    23 load    0001                                     ME                                N  N  N       ESPEA    1  XXXX  U  XX    XX
#    24 load    0001                                         ME                            N  N  N       ESPEA    1  XXXX  U  XX    07
#    25 load    0001                                             ME                        N  N  N       ESPEA    1  XXXX  U  XX    07
#    26 load    0001                                                 ME                    N  N  N       ESPEA    1  XXXX  U  XX    07
#    27 load    0001                                                     EP                N  N  N        ESCP    1  XXXX  U  XX    07
#    28 load    0001                                                         HE            N  N  S      HECHOE    1  XXXX  U  07    07
#    29 load    0001   load    0001      DS                                                N  N  N         DES    1  XXXX  U  07    07
#    30 load    0001                F        CM                                            N  N  N     CMPETIQ    1  XXXX  U  07    07
#    31 load    0001                             FL                                        N  N  N         PML    1  XXXX  U  07    07
#    32 load    0001                                 ML                                    N  N  N        ESPL    1  XXXX  U  07    07
#    33 load    0001                                     ML                                N  N  N        ESPL    1  XXXX  U  07    07
#    34 load    0001                                         ML                            N  N  N        ESPL    1  XXXX  U  07    07
#    35 load    0001                                             ML                        N  N  N        ESPL    1  XXXX  U  07    07
#    36 load    0001                                                 ML                    N  N  N        ESPL    1  XXXX  U  07    07
#    37 load    0001                                                     EB                N  N  N         ESB    1  XXXX  U  07    07
#    38 load    0001                                                         LE            S  S  N         LEC    1  0000  1  07    07
#    39 load    0001                                                             HL        N  N  N      HECHOL    1  0000  1  07    07
#    40 load    0001   load    0001      DS                                                N  N  N         DES    1  0000  1  07    07
#    41 no hay                      F        CM                                            N  N  N     CMPETIQ    1  0000  1  07    07
#    42 no hay                                   FL                                        N  N  N         PML    1  0000  1  07    07
#    43 no hay                                       ML                                    N  N  N        ESPL    1  0000  1  07    07
#    44 no hay                                           ML                                N  N  N        ESPL    1  0000  1  07    07
#    45 no hay                                               ML                            N  N  N        ESPL    1  0000  1  07    07
#    46 no hay                                                   ML                        N  N  N        ESPL    1  0000  1  07    07
#    47 no hay                                                       ML                    N  N  N        ESPL    1  0000  1  07    07
#    48 no hay                                                           EB                N  N  N         ESB    1  0000  1  07    07
#    49 no hay                                                               LE            S  S  N         LEC    1  0000  1  07    07
#    50 no hay                                                                   HL        N  N  N      HECHOL    1  0000  1  07    07
#    51 no hay         no hay            DS                                            
#    52 no hay         no hay            DS                                            
#    53 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 4280 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   0000   1    01
#         1   0000   1    07
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
#     0001    07
#     0002    XX
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     5 no hay         no hay            DS                                            
#     6 no hay         no hay            DS                                            
#     7 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 600 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(45): near "after": expecting ';'
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(86): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 56
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO..."
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     5 no hay         no hay            DS                                            
#     6 no hay         no hay            DS                                            
#     7 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 600 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
restart
# Loading work.prueba_ensamblado(prueba)
run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     5 no hay         no hay            DS                                            
#     6 no hay         no hay            DS                                            
#     7 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 600 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 306 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 306 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 306 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 320 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 334 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 334 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 334 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 348 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 348 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 348 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000              ES                                            N  N  N      ESCINI    0  XXXX  U  XX    XX
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 362 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 362 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 362 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     5 no hay         no hay            D0                                            
#     6 no hay         no hay            D0                                            
#     7 no hay         no hay            D0                                            
# ** Note: prueba finalizada
#    Time: 600 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     5 no hay         no hay            DS                                            
#     6 no hay         no hay            DS                                            
#     7 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 600 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
restart
# Loading work.prueba_ensamblado(prueba)
run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     5 load    0000   load    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     6 no hay         no hay            DS                                            
#     7 no hay         no hay            DS                                            
#     8 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 680 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(42): (vcom-1136) Unknown identifier "CMPET".
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(46): near "when": expecting <= or :=
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(87): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 56
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO..."
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(46): near "when": expecting <= or :=
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(87): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 56
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO..."
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(46): (vcom-1136) Unknown identifier "CMPET".
# 
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(46): Bad expression in left operand of infix expression "and".
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(46): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd(87): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./ensamblado_run_msim_rtl_vhdl.do line 56
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO..."
run -all
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000   inic    0000        CM                                            N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#     5 load    0000   load    0000 F        CM                                        N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#     6 no hay         no hay            DS                                            
#     7 no hay         no hay            DS                                            
#     8 no hay         no hay            DS                                            
# ** Note: prueba finalizada
#    Time: 680 ns  Iteration: 1  Instance: /prueba_ensamblado
# 
# 
#  Contenido de la cache. Informacion en hexadecimal o binario
# 
# 
# Numero
# Contenedor      Estado
#        Etiqueta      Datos
#         0   XXXX   U    XX
#         1   XXXX   U    XX
#         2   XXXX   U    XX
#         3   XXXX   U    XX
#         4   XXXX   U    XX
#         5   XXXX   U    XX
#         6   XXXX   U    XX
#         7   XXXX   U    XX
# 
# 
#  Contenido de la memoria. Informacion en hexadecimal
# 
# 
# direccion   dato
#     0000    XX
do ensamblado_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_otros_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_otros_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/retardos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/acciones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package acciones_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/param_memorias_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package param_memorias_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/interface_cache_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package interface_cache_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_ET_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_ET_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_EST_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_EST_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/campo_DAT_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package campo_DAT_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/camino_dat_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package camino_dat_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/tipos_constantes_pkg/cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/componentes_memoria_pkg/componentes_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package componentes_memoria_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_interface_cache_bus/mux_dat/CODIGO/mux_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling entity mux_dat
# -- Compiling architecture compor of mux_dat
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/CONTROLADOR/CODIGO/controlador_memo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Compiling entity controlador_memo
# -- Compiling architecture compor of controlador_memo
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/componentes_interface_proc_cache_pkg/componentes_interface_proc_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_interface_proc_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc_pkg/cache_con_interface_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package cache_con_interface_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/componentes_cache_interface_pkg/componentes_cache_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_cache_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/componentes_cache_con_inter_proc_pkg/componentes_cache_con_inter_proc_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_con_inter_proc_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes_datos_pkg/componentes_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_datos_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes_etiq_pkg/componentes_etiq_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Compiling package componentes_etiq_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/procedimientos_controlador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package acciones_pkg
# -- Compiling package procedimientos_controlador_pkg
# -- Compiling package body procedimientos_controlador_pkg
# -- Loading package procedimientos_controlador_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes_camino_pkg/componentes_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling package componentes_camino_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/componentes_cache_pkg/componentes_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Compiling package componentes_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/componentes_memoria_interface_pkg/componentes_memoria_interface_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_memoria_interface_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes_interfaces_bus_pkg/componentes_interfaces_bus_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling package componentes_interfaces_bus_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/registro_pet/CODIGO/registro_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity registro_pet
# -- Compiling architecture compor of registro_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/COMPONENTES/mux_peticion/CODIGO/mux_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package retardos_otros_pkg
# -- Compiling entity mux_pet
# -- Compiling architecture compor of mux_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/componentes/m_etiquetas/CODIGO/m_et.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_ET_pkg
# -- Compiling entity m_ET
# -- Compiling architecture compor of m_ET
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_estado/m_estado/CODIGO/m_est.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_EST_pkg
# -- Compiling entity m_EST
# -- Compiling architecture compor of m_EST
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/componentes/m_datos/CODIGO/m_dat.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package campo_DAT_pkg
# -- Compiling entity m_DAT
# -- Compiling architecture compor of m_DAT
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_pet_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_pet_info
# -- Compiling architecture comportamiento of RD_pet_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rd_resp_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_resp_info
# -- Compiling architecture comportamiento of RD_resp_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_pet.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_pet
# -- Compiling architecture comportamiento of RC_pet
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/componentes/registros/CODIGO/rc_resp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_resp
# -- Compiling architecture comportamiento of RC_resp
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/ensamblado_memoria.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity ensamblado_memoria
# -- Compiling architecture estruc of ensamblado_memoria
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/ensam_memoria/CODIGO/rc_1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RC_1
# -- Compiling architecture comportamiento of RC_1
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/memoria_principal/COMPONENTES/MEMORIA/CODIGO/memoria_mem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_memorias_pkg
# -- Loading package param_memorias_pkg
# -- Compiling entity memoria_mem
# -- Compiling architecture compor of memoria_mem
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/CODIGO/ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_cache_interface_pkg
# -- Loading package componentes_memoria_interface_pkg
# -- Compiling entity ensamblado
# -- Compiling architecture estructural of ensamblado
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/ensamblado_cache_interfaces/CODIGO/cache_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package cache_con_interface_proc_pkg
# -- Compiling entity cache_con_interface_bus
# -- Compiling architecture estructural of cache_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/ensamblado_con_interface_proc/CODIGO/cache_con_inter_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Loading package componentes_cache_con_inter_proc_pkg
# -- Loading package interface_cache_bus_pkg
# -- Compiling entity cache_con_inter_proc
# -- Compiling architecture estruc of cache_con_inter_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_proc_cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_proc_cache
# -- Compiling architecture estruc of interface_proc_cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/ensamblado/CODIGO/cache.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package cache_pkg
# -- Loading package componentes_cache_pkg
# -- Compiling entity cache
# -- Compiling architecture estruc of cache
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/ensamblado/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package campo_EST_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_camino_pkg
# -- Loading package camino_dat_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_etiquetas/ensamblado/CODIGO/etiquetas.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_ET_pkg
# -- Loading package componentes_etiq_pkg
# -- Compiling entity etiquetas
# -- Compiling architecture estruc of etiquetas
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/camino_de_datos/componentes/campo_datos/ensamblado/CODIGO/datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package campo_DAT_pkg
# -- Loading package componentes_datos_pkg
# -- Compiling entity datos
# -- Compiling architecture estruc of datos
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/cache/controlador/CODIGO/controlador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package controlador_pkg
# -- Loading package retardos_controlador_pkg
# -- Loading package acciones_pkg
# -- Loading package procedimientos_controlador_pkg
# -- Compiling entity controlador
# -- Compiling architecture compor of controlador
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/cache_con_interface_bus/cache_con_interface_proc/interface_proc_cache/interfaces/CODIGO/interface_cache_proc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Loading package camino_dat_pkg
# -- Loading package controlador_pkg
# -- Loading package componentes_interface_proc_cache_pkg
# -- Compiling entity interface_cache_proc
# -- Compiling architecture estruc of interface_cache_proc
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_info
# -- Compiling architecture estruc of interface_cache_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_cache_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_cache_bus_control
# -- Compiling architecture estruc of interface_cache_bus_control
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/memoria_con_interface_bus/ensam_memo_interface/CODIGO/mem_con_interface_bus.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Loading package componentes_memoria_pkg
# -- Compiling entity mem_con_interface_bus
# -- Compiling architecture estructural of mem_con_interface_bus
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_info.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_info
# -- Compiling architecture estruc of interface_mem_bus_info
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/BUS/interfaces/CODIGO/interface_mem_bus_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package componentes_interfaces_bus_pkg
# -- Compiling entity interface_mem_bus_control
# -- Compiling architecture estruc of interface_mem_bus_control
# 
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Loading package acciones_pkg
# -- Loading package cache_pkg
# -- Loading package controlador_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_cache_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_cache_pkg
# -- Compiling package body impri_cache_pkg
# -- Loading package impri_cache_pkg
# vcom -93 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_CACHE_memoria_pkg/impri_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package param_memorias_pkg
# -- Compiling package impri_memoria_pkg
# -- Compiling package body impri_memoria_pkg
# -- Loading package impri_memoria_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/procedimientos_peticiones_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cache_pkg
# -- Compiling package procedimientos_peticiones_pkg
# -- Compiling package body procedimientos_peticiones_pkg
# -- Loading package procedimientos_peticiones_pkg
# vcom -2008 -work work {C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package camino_dat_pkg
# -- Loading package cache_pkg
# -- Loading package interface_cache_bus_pkg
# -- Loading package controlador_pkg
# -- Loading package procedimientos_peticiones_pkg
# -- Loading package param_memorias_pkg
# -- Loading package impri_memoria_pkg
# -- Loading package impri_cache_pkg
# -- Loading package acciones_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_ensamblado
# -- Compiling architecture prueba of prueba_ensamblado
# ** Warning: C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(69): (vcom-1236) Shared variables must be of a protected type.
# 
# ** Warning: [2] C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_ensamblado.vhd(200): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# 
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_ensamblado
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_ensamblado 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading ieee.math_real(body)
# Loading work.param_disenyo_pkg
# Loading work.camino_dat_pkg
# Loading work.cache_pkg
# Loading work.interface_cache_bus_pkg
# Loading work.controlador_pkg
# Loading work.procedimientos_peticiones_pkg(body)
# Loading work.param_memorias_pkg
# Loading work.impri_memoria_pkg(body)
# Loading work.impri_cache_pkg(body)
# Loading work.acciones_pkg
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_ensamblado(prueba)
# Loading work.componentes_cache_interface_pkg
# Loading work.componentes_memoria_interface_pkg
# Loading work.ensamblado(estructural)
# Loading work.componentes_interfaces_bus_pkg
# Loading work.componentes_cache_con_inter_proc_pkg
# Loading work.cache_con_interface_proc_pkg
# Loading work.cache_con_interface_bus(estructural)
# Loading work.componentes_cache_pkg
# Loading work.cache_con_inter_proc(estruc)
# Loading work.componentes_interface_proc_cache_pkg
# Loading work.interface_proc_cache(estruc)
# Loading work.retardos_otros_pkg
# Loading work.registro_pet(compor)
# Loading work.mux_pet(compor)
# Loading work.cache(estruc)
# Loading work.mux_dat(compor)
# Loading work.campo_et_pkg
# Loading work.campo_est_pkg
# Loading work.campo_dat_pkg
# Loading work.componentes_camino_pkg
# Loading work.camino_datos(estructural)
# Loading work.componentes_etiq_pkg
# Loading work.etiquetas(estruc)
# Loading work.retardos_memorias_pkg
# Loading work.m_et(compor)
# Loading work.m_est(compor)
# Loading work.componentes_datos_pkg
# Loading work.datos(estruc)
# Loading work.m_dat(compor)
# Loading work.retardos_controlador_pkg
# Loading work.procedimientos_controlador_pkg(body)
# Loading work.controlador(compor)
# Loading work.interface_cache_proc(estruc)
# Loading work.interface_cache_bus_info(estruc)
# Loading work.retardos_regdes_pkg
# Loading work.rd_pet_info(comportamiento)
# Loading work.rd_resp_info(comportamiento)
# Loading work.interface_cache_bus_control(estruc)
# Loading work.rc_pet(comportamiento)
# Loading work.rc_resp(comportamiento)
# Loading work.componentes_memoria_pkg
# Loading work.mem_con_interface_bus(estructural)
# Loading work.interface_mem_bus_info(estruc)
# Loading work.interface_mem_bus_control(estruc)
# Loading work.ensamblado_memoria(estruc)
# Loading work.rc_1(comportamiento)
# Loading work.controlador_memo(compor)
# Loading work.memoria_mem(compor)
# 
# do C:/Users/victor/Documents/FIBq9/MP/LAB2/LAB2/proyecto_1/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# log -r /*
# (vsim-4077) Logging very large object: /prueba_ensamblado/s_mem_memoria 
# (vsim-4077) Logging very large object: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem/mem 
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate /prueba_ensamblado/ciclo
# add wave -noupdate /prueba_ensamblado/reloj
# add wave -noupdate /prueba_ensamblado/pcero
# add wave -noupdate -divider {PROCESADOR produc./consum.}
# add wave -noupdate -divider Productor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/peticion.acc -radix unsigned} {/prueba_ensamblado/peticion.dir -radix unsigned} {/prueba_ensamblado/peticion.esc -radix unsigned} {/prueba_ensamblado/peticion.ini -radix unsigned} {/prueba_ensamblado/peticion.DE -radix unsigned}} -subitemconfig {/prueba_ensamblado/peticion.acc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.dir {-height 16 -radix unsigned} /prueba_ensamblado/peticion.esc {-height 16 -radix unsigned} /prueba_ensamblado/peticion.ini {-height 16 -radix unsigned} /prueba_ensamblado/peticion.DE {-height 16 -radix unsigned}} /prueba_ensamblado/peticion
# add wave -noupdate /prueba_ensamblado/pet_listo
# add wave -noupdate -divider Consumidor
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/respuesta.DL -radix unsigned} {/prueba_ensamblado/respuesta.val -radix unsigned}} -subitemconfig {/prueba_ensamblado/respuesta.DL {-height 16 -radix unsigned} /prueba_ensamblado/respuesta.val {-height 16 -radix unsigned}} /prueba_ensamblado/respuesta
# add wave -noupdate -divider {INTERFACE proc/cache}
# add wave -noupdate -divider {PETICION en cache}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/inter_Pr_ca/pe
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/peticion
# add wave -noupdate -divider {CAMPOS CACHE}
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem/ET_mem
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado/EST_mem
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(0) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(1) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(2) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(3) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(4) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(5) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(6) {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem(7) {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem/DAT_mem
# add wave -noupdate -divider {CONTROLADOR de cache}
# add wave -noupdate -divider {Controlador estados}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/derechos_acceso
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/prxestado
# add wave -noupdate -divider {Controlador. senyales}
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_estado
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/s_control
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.listo {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp.finalizada {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_pet {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m.m_esc {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/pet_m
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m.m_val {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/contro/resp_m
# add wave -noupdate -divider {INTER. cache/BUS}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_e
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_s
# add wave -noupdate -divider BUS
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir -radix unsigned} {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.acc {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dir {-height 16 -radix unsigned} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus.dato_E {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mpet_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mpet_cntl_bus
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned -childformat {{/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus -radix unsigned}} -subitemconfig {/prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus.mdato_bus {-height 16 -radix unsigned}} /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_IN/mresp_info_bus
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/cache/inter_Pr_BUS_CON/mresp_cntl_bus
# add wave -noupdate -divider {INTER. BUS/memoria}
# add wave -noupdate -divider Peticion
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mpet_info_s
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mpet_cntl_s
# add wave -noupdate -divider Respuesta
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_IN/mresp_info_e
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/inter_Mem_BUS_CON/mresp_cntl_e
# add wave -noupdate -divider MEMORIA
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MPET
# add wave -noupdate /prueba_ensamblado/ensa_ca_mem/memoria/memoria/MLES
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/dir
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/ED
# add wave -noupdate -radix unsigned /prueba_ensamblado/ensa_ca_mem/memoria/memoria/LD
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {9073399 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 610
# configure wave -valuecolwidth 100
# configure wave -justifyvalue left
# configure wave -signalnamewidth 0
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 40000
# configure wave -gridperiod 80000
# configure wave -griddelta 20
# configure wave -timeline 0
# configure wave -timelineunits ns
# update
# WaveRestoreZoom {0 ps} {55944 ns}
# run -all
#  salida de comprobacion de la propagacion de un acceso a memoria
# 
# ciclo acceso pend.    acceso cache
#       tipo   direc.  tipo   direc.     segmentacion del acceso                        act. campos  estado CC    cache contenido  memoria
#                                  A/F                                                    ET ES DA                CT ET    ES DA   contenido
#   
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/memoria/memoria/mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 292 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 305 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 319 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 319 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 319 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 333 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 333 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 333 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 347 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 347 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 347 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     4 inic    0000                       CM                                            N  N  N     CMPETIQ    0  XXXX  U  XX    XX
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 361 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 361 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 361 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 375 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 375 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 375 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 389 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 389 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 389 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 403 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 403 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 403 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 417 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 417 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 417 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 431 ns  Iteration: 2  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/estado
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 431 ns  Iteration: 3  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/datos_ca/DAT_Mem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 431 ns  Iteration: 4  Instance: /prueba_ensamblado/ensa_ca_mem/cache/cach/cache_sin/camino/etiq/ET_Mem
#     5 inic    0000   inic    0000      DS                                                N  N  N         DES    0  XXXX  U  XX    XX
#     6 load    0000                       CM                                            N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#     7 load    0000                       CM                                        N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#     8 load    0000                       CM                                    N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#     9 load    0000                       CM                                N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    10 load    0000                       CM                            N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    11 load    0000                       CM                        N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    12 load    0000                       CM                    N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    13 load    0000                       CM                N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    14 load    0000                       CM            N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    15 load    0000                       CM        N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    16 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    17 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    18 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    19 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    20 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    21 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    22 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    23 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    24 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    25 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    26 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    27 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    28 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    29 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    30 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    31 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    32 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    33 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    34 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    35 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    36 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    37 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    38 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    39 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    40 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    41 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    42 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    43 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    44 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    45 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    46 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    47 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    48 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    49 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    50 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    51 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    52 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    53 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    54 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    55 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    56 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    57 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    58 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    59 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    60 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    61 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    62 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    63 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    64 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    65 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    66 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    67 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    68 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    69 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    70 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    71 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    72 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    73 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    74 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    75 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    76 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    77 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    78 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    79 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    80 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    81 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    82 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    83 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    84 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    85 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    86 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    87 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    88 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    89 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    90 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    91 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    92 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    93 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    94 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    95 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    96 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    97 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    98 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#    99 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   100 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   101 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   102 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   103 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   104 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   105 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   106 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   107 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   108 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   109 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   110 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   111 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   112 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   113 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   114 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   115 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   116 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   117 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   118 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   119 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   120 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   121 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   122 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   123 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   124 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   125 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   126 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   127 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   128 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   129 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   130 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   131 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   132 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   133 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   134 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   135 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   136 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   137 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   138 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   139 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   140 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   141 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   142 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   143 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   144 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   145 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   146 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   147 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   148 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   149 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   150 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   151 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   152 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   153 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   154 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   155 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   156 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   157 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   158 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   159 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   160 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   161 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   162 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   163 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   164 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   165 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   166 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   167 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   168 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   169 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   170 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   171 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   172 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   173 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   174 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   175 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   176 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   177 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   178 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   179 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   180 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   181 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   182 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   183 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   184 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   185 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   186 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   187 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   188 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   189 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   190 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   191 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   192 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   193 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   194 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   195 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   196 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   197 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   198 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   199 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   200 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   201 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   202 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   203 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   204 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   205 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   206 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   207 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   208 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   209 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   210 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   211 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   212 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   213 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   214 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   215 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   216 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   217 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   218 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   219 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   220 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   221 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   222 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   223 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   224 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   225 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   226 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   227 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   228 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   229 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   230 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   231 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   232 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   233 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   234 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   235 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   236 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   237 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   238 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   239 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   240 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   241 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   242 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   243 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   244 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   245 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   246 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   247 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   248 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   249 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   250 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   251 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   252 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   253 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   254 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   255 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   256 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   257 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   258 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   259 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   260 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   261 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   262 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   263 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   264 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   265 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   266 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   267 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   268 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   269 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   270 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   271 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   272 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   273 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   274 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   275 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   276 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   277 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   278 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   279 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   280 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   281 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   282 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   283 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   284 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   285 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   286 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   287 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   288 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   289 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   290 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   291 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   292 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   293 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   294 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   295 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   296 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   297 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   298 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   299 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   300 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   301 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   302 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   303 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   304 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   305 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   306 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   307 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   308 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   309 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   310 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   311 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   312 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   313 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   314 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   315 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   316 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   317 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   318 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   319 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   320 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   321 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   322 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   323 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   324 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   325 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   326 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   327 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   328 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   329 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   330 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   331 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   332 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   333 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   334 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   335 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   336 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   337 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   338 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   339 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   340 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   341 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   342 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   343 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   344 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   345 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   346 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   347 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   348 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   349 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   350 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   351 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   352 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   353 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   354 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   355 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   356 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   357 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   358 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   359 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   360 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   361 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   362 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   363 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   364 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   365 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   366 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   367 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   368 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   369 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   370 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   371 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   372 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   373 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   374 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   375 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   376 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   377 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   378 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   379 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   380 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   381 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   382 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   383 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   384 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   385 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   386 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   387 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   388 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   389 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   390 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   391 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   392 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   393 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   394 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   395 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   396 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   397 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   398 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   399 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   400 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   401 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   402 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   403 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   404 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   405 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   406 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   407 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   408 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   409 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   410 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   411 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   412 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   413 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   414 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   415 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   416 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   417 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   418 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   419 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   420 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   421 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   422 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   423 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   424 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   425 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   426 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   427 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   428 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   429 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   430 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   431 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   432 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   433 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   434 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   435 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   436 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   437 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   438 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   439 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   440 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   441 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   442 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   443 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   444 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   445 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   446 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   447 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   448 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   449 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   450 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   451 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   452 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   453 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   454 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   455 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   456 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   457 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   458 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   459 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   460 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   461 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   462 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   463 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   464 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   465 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   466 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   467 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   468 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   469 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   470 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   471 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   472 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   473 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   474 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   475 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   476 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   477 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   478 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   479 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   480 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   481 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   482 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   483 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   484 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   485 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   486 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   487 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   488 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   489 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   490 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   491 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   492 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   493 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   494 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   495 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   496 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   497 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   498 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   499 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   500 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   501 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   502 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   503 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   504 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   505 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   506 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   507 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   508 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   509 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   510 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   511 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   512 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   513 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   514 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   515 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   516 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   517 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   518 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   519 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   520 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   521 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   522 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   523 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   524 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   525 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   526 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   527 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   528 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   529 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   530 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   531 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   532 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   533 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   534 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   535 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   536 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   537 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   538 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   539 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   540 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   541 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   542 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   543 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   544 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   545 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   546 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   547 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   548 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   549 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   550 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   551 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   552 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   553 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   554 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   555 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   556 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   557 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   558 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   559 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   560 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   561 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   562 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   563 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   564 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   565 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   566 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   567 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   568 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   569 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   570 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   571 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   572 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   573 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   574 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   575 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   576 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   577 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   578 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   579 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   580 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   581 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   582 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   583 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   584 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   585 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   586 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   587 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   588 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   589 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   590 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   591 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   592 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   593 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   594 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   595 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   596 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   597 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   598 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   599 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   600 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   601 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   602 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   603 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   604 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   605 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   606 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   607 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   608 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   609 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   610 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   611 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   612 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   613 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   614 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   615 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   616 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   617 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   618 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   619 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   620 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   621 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   622 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   623 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   624 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   625 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   626 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   627 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   628 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   629 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   630 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   631 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   632 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   633 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   634 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   635 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   636 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   637 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   638 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   639 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   640 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   641 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   642 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   643 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   644 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   645 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   646 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   647 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   648 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   649 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   650 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   651 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   652 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   653 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   654 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   655 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   656 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   657 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   658 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   659 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   660 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   661 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   662 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   663 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   664 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   665 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   666 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   667 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   668 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   669 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   670 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   671 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   672 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   673 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   674 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   675 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   676 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   677 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   678 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   679 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   680 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   681 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   682 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   683 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   684 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   685 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   686 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   687 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   688 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   689 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   690 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   691 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   692 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   693 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   694 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   695 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   696 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   697 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   698 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   699 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   700 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   701 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   702 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
#   703 load    0000                       CM     N  N  N     CMPETIQ    0  XXXX  U  XX    XX
