<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › plat-omap › include › plat › sram.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sram.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * arch/arm/plat-omap/include/mach/sram.h</span>
<span class="cm"> *</span>
<span class="cm"> * Interface for functions that need to be run in internal SRAM</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_OMAP_SRAM_H</span>
<span class="cp">#define __ARCH_ARM_OMAP_SRAM_H</span>

<span class="cp">#ifndef __ASSEMBLY__</span>
<span class="cp">#include &lt;asm/fncpy.h&gt;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="o">*</span><span class="n">omap_sram_push_address</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">);</span>

<span class="cm">/* Macro to push a function to the internal SRAM, using the fncpy API */</span>
<span class="cp">#define omap_sram_push(funcp, size) ({				\</span>
<span class="cp">	typeof(&amp;(funcp)) _res = NULL;				\</span>
<span class="cp">	void *_sram_address = omap_sram_push_address(size);	\</span>
<span class="cp">	if (_sram_address)					\</span>
<span class="cp">		_res = fncpy(_sram_address, &amp;(funcp), size);	\</span>
<span class="cp">	_res;							\</span>
<span class="cp">})</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap_sram_reprogram_clock</span><span class="p">(</span><span class="n">u32</span> <span class="n">dpllctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ckctl</span><span class="p">);</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap2_sram_ddr_init</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">slow_dll_ctrl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">fast_dll_ctrl</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">base_cs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">force_unlock</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap2_sram_reprogram_sdrc</span><span class="p">(</span><span class="n">u32</span> <span class="n">perf_level</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dll_val</span><span class="p">,</span>
				      <span class="n">u32</span> <span class="n">mem_type</span><span class="p">);</span>
<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap2_set_prcm</span><span class="p">(</span><span class="n">u32</span> <span class="n">dpll_ctrl_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_rfr_val</span><span class="p">,</span> <span class="kt">int</span> <span class="n">bypass</span><span class="p">);</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap3_configure_core_dpll</span><span class="p">(</span>
			<span class="n">u32</span> <span class="n">m2</span><span class="p">,</span> <span class="n">u32</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">f</span><span class="p">,</span> <span class="n">u32</span> <span class="n">inc</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_1</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_1</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap3_sram_restore_context</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/* Do not use these */</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap1_sram_reprogram_clock</span><span class="p">(</span><span class="n">u32</span> <span class="n">ckctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dpllctl</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap1_sram_reprogram_clock_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap24xx_sram_reprogram_clock</span><span class="p">(</span><span class="n">u32</span> <span class="n">ckctl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dpllctl</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap24xx_sram_reprogram_clock_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap242x_sram_ddr_init</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">slow_dll_ctrl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">fast_dll_ctrl</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">base_cs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">force_unlock</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap242x_sram_ddr_init_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap242x_sram_set_prcm</span><span class="p">(</span><span class="n">u32</span> <span class="n">dpll_ctrl_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_rfr_val</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">bypass</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap242x_sram_set_prcm_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap242x_sram_reprogram_sdrc</span><span class="p">(</span><span class="n">u32</span> <span class="n">perf_level</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dll_val</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">mem_type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap242x_sram_reprogram_sdrc_sz</span><span class="p">;</span>


<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap243x_sram_ddr_init</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">slow_dll_ctrl</span><span class="p">,</span> <span class="n">u32</span> <span class="n">fast_dll_ctrl</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">base_cs</span><span class="p">,</span> <span class="n">u32</span> <span class="n">force_unlock</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap243x_sram_ddr_init_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap243x_sram_set_prcm</span><span class="p">(</span><span class="n">u32</span> <span class="n">dpll_ctrl_val</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_rfr_val</span><span class="p">,</span>
						<span class="kt">int</span> <span class="n">bypass</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap243x_sram_set_prcm_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap243x_sram_reprogram_sdrc</span><span class="p">(</span><span class="n">u32</span> <span class="n">perf_level</span><span class="p">,</span> <span class="n">u32</span> <span class="n">dll_val</span><span class="p">,</span>
						<span class="n">u32</span> <span class="n">mem_type</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap243x_sram_reprogram_sdrc_sz</span><span class="p">;</span>

<span class="k">extern</span> <span class="n">u32</span> <span class="n">omap3_sram_configure_core_dpll</span><span class="p">(</span>
			<span class="n">u32</span> <span class="n">m2</span><span class="p">,</span> <span class="n">u32</span> <span class="n">unlock_dll</span><span class="p">,</span> <span class="n">u32</span> <span class="n">f</span><span class="p">,</span> <span class="n">u32</span> <span class="n">inc</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_0</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_rfr_ctrl_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_actim_ctrl_a_1</span><span class="p">,</span>
			<span class="n">u32</span> <span class="n">sdrc_actim_ctrl_b_1</span><span class="p">,</span> <span class="n">u32</span> <span class="n">sdrc_mr_1</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">omap3_sram_configure_core_dpll_sz</span><span class="p">;</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">omap_push_sram_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">omap_push_sram_idle</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span> <span class="p">{}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* __ASSEMBLY__ */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * OMAP2+: define the SRAM PA addresses.</span>
<span class="cm"> * Used by the SRAM management code and the idle sleep code.</span>
<span class="cm"> */</span>
<span class="cp">#define OMAP2_SRAM_PA		0x40200000</span>
<span class="cp">#define OMAP3_SRAM_PA           0x40200000</span>
<span class="cp">#ifdef CONFIG_OMAP4_ERRATA_I688</span>
<span class="cp">#define OMAP4_SRAM_PA		0x40304000</span>
<span class="cp">#define OMAP4_SRAM_VA		0xfe404000</span>
<span class="cp">#else</span>
<span class="cp">#define OMAP4_SRAM_PA		0x40300000</span>
<span class="cp">#endif</span>
<span class="cp">#define AM33XX_SRAM_PA		0x40300000</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
