In archive libArduinoCore.a:

CDC.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000005d0  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000cea  00000000  00000000  00000604  2**0
                  CONTENTS, READONLY, DEBUGGING

HID.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000005d0  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000cea  00000000  00000000  00000604  2**0
                  CONTENTS, READONLY, DEBUGGING

HardwareSerial.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         0000141c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00001882  00000000  00000000  00001450  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._Z11serialEventv 00000002  00000000  00000000  00002cd2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text.__vector_25 00000070  00000000  00000000  00002cd4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._Z12serialEvent1v 00000002  00000000  00000000  00002d44  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.__vector_36 00000070  00000000  00000000  00002d46  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._Z12serialEvent2v 00000002  00000000  00000000  00002db6  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text.__vector_51 00000070  00000000  00000000  00002db8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._Z12serialEvent3v 00000002  00000000  00000000  00002e28  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 12 .text.__vector_54 00000070  00000000  00000000  00002e2a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text._Z14serialEventRunv 00000092  00000000  00000000  00002e9a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__vector_26 0000009a  00000000  00000000  00002f2c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text.__vector_37 0000009a  00000000  00000000  00002fc6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text.__vector_52 0000009a  00000000  00000000  00003060  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text.__vector_55 0000009a  00000000  00000000  000030fa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN14HardwareSerialC2EP11ring_bufferS1_PVhS3_S3_S3_S3_hhhhh 0000007e  00000000  00000000  00003194  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZN14HardwareSerialC1EP11ring_bufferS1_PVhS3_S3_S3_S3_hhhhh 0000007e  00000000  00000000  00003212  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZN14HardwareSerial5beginEm 0000010c  00000000  00000000  00003290  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text._ZN14HardwareSerial3endEv 000000cc  00000000  00000000  0000339c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text._ZN14HardwareSerial9availableEv 00000022  00000000  00000000  00003468  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text._ZN14HardwareSerial4peekEv 00000040  00000000  00000000  0000348a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text._ZN14HardwareSerial4readEv 00000052  00000000  00000000  000034ca  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text._ZN14HardwareSerial5flushEv 00000024  00000000  00000000  0000351c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text._ZN14HardwareSerial5writeEh 00000078  00000000  00000000  00003540  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text._GLOBAL__I_rx_buffer 0000023c  00000000  00000000  000035b8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .ctors        00000002  00000000  00000000  000037f4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 29 .bss.rx_buffer 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 30 .bss.tx_buffer 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 31 .bss.rx_buffer1 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 32 .bss.tx_buffer1 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 33 .bss.rx_buffer2 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 34 .bss.tx_buffer2 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 35 .bss.rx_buffer3 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 36 .bss.tx_buffer3 00000044  00000000  00000000  000037f6  2**0
                  ALLOC
 37 .bss.Serial   0000001f  00000000  00000000  000037f6  2**0
                  ALLOC
 38 .bss.Serial1  0000001f  00000000  00000000  000037f6  2**0
                  ALLOC
 39 .bss.Serial2  0000001f  00000000  00000000  000037f6  2**0
                  ALLOC
 40 .bss.Serial3  0000001f  00000000  00000000  000037f6  2**0
                  ALLOC
 41 .rodata._ZTV14HardwareSerial 00000010  00000000  00000000  000037f6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 42 .rodata._ZTV6Stream 00000010  00000000  00000000  00003806  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA

Disassembly of section .text._Z11serialEventv:

00000000 <_Z11serialEventv>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	08 95       	ret

Disassembly of section .text.__vector_25:

00000000 <__vector_25>:
   0:	1f 92       	push	r1
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	8f 93       	push	r24
  16:	9f 93       	push	r25
  18:	ef 93       	push	r30
  1a:	ff 93       	push	r31
  1c:	40 91 c6 00 	lds	r20, 0x00C6
  20:	20 91 00 00 	lds	r18, 0x0000

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  24:	30 91 00 00 	lds	r19, 0x0000
  28:	2f 5f       	subi	r18, 0xFF	; 255
  2a:	3f 4f       	sbci	r19, 0xFF	; 255
  2c:	2f 73       	andi	r18, 0x3F	; 63
{
  _rx_buffer = rx_buffer;
  2e:	30 70       	andi	r19, 0x00	; 0
  30:	80 91 00 00 	lds	r24, 0x0000
  34:	90 91 00 00 	lds	r25, 0x0000
  38:	28 17       	cp	r18, r24
  _tx_buffer = tx_buffer;
  3a:	39 07       	cpc	r19, r25
  3c:	01 f0       	breq	.+0      	; 0x3e <__vector_25+0x3e>
  3e:	e0 91 00 00 	lds	r30, 0x0000
  42:	f0 91 00 00 	lds	r31, 0x0000
  _ubrrh = ubrrh;
  46:	e0 50       	subi	r30, 0x00	; 0
  48:	f0 40       	sbci	r31, 0x00	; 0
  4a:	40 83       	st	Z, r20
  4c:	30 93 00 00 	sts	0x0000, r19
  50:	20 93 00 00 	sts	0x0000, r18
  _ubrrl = ubrrl;
  54:	ff 91       	pop	r31
  56:	ef 91       	pop	r30
  58:	9f 91       	pop	r25
  5a:	8f 91       	pop	r24
  5c:	4f 91       	pop	r20
  _ucsra = ucsra;
  5e:	3f 91       	pop	r19
  60:	2f 91       	pop	r18
  62:	0f 90       	pop	r0
  64:	0b be       	out	0x3b, r0	; 59
  66:	0f 90       	pop	r0
  68:	0f be       	out	0x3f, r0	; 63
  _ucsrb = ucsrb;
  6a:	0f 90       	pop	r0
  6c:	1f 90       	pop	r1
  6e:	18 95       	reti

Disassembly of section .text._Z12serialEvent1v:

00000000 <_Z12serialEvent1v>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	08 95       	ret

Disassembly of section .text.__vector_36:

00000000 <__vector_36>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	8f 93       	push	r24
  16:	9f 93       	push	r25
  18:	ef 93       	push	r30
  1a:	ff 93       	push	r31
  1c:	40 91 ce 00 	lds	r20, 0x00CE
  20:	20 91 00 00 	lds	r18, 0x0000

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  24:	30 91 00 00 	lds	r19, 0x0000
  28:	2f 5f       	subi	r18, 0xFF	; 255
  2a:	3f 4f       	sbci	r19, 0xFF	; 255
  2c:	2f 73       	andi	r18, 0x3F	; 63
{
  _rx_buffer = rx_buffer;
  2e:	30 70       	andi	r19, 0x00	; 0
  30:	80 91 00 00 	lds	r24, 0x0000
  34:	90 91 00 00 	lds	r25, 0x0000
  38:	28 17       	cp	r18, r24
  _tx_buffer = tx_buffer;
  3a:	39 07       	cpc	r19, r25
  3c:	01 f0       	breq	.+0      	; 0x3e <__vector_36+0x3e>
  3e:	e0 91 00 00 	lds	r30, 0x0000
  42:	f0 91 00 00 	lds	r31, 0x0000
  _ubrrh = ubrrh;
  46:	e0 50       	subi	r30, 0x00	; 0
  48:	f0 40       	sbci	r31, 0x00	; 0
  4a:	40 83       	st	Z, r20
  4c:	30 93 00 00 	sts	0x0000, r19
  50:	20 93 00 00 	sts	0x0000, r18
  _ubrrl = ubrrl;
  54:	ff 91       	pop	r31
  56:	ef 91       	pop	r30
  58:	9f 91       	pop	r25
  5a:	8f 91       	pop	r24
  5c:	4f 91       	pop	r20
  _ucsra = ucsra;
  5e:	3f 91       	pop	r19
  60:	2f 91       	pop	r18
  62:	0f 90       	pop	r0
  64:	0b be       	out	0x3b, r0	; 59
  66:	0f 90       	pop	r0
  68:	0f be       	out	0x3f, r0	; 63
  _ucsrb = ucsrb;
  6a:	0f 90       	pop	r0
  6c:	1f 90       	pop	r1
  6e:	18 95       	reti

Disassembly of section .text._Z12serialEvent2v:

00000000 <_Z12serialEvent2v>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	08 95       	ret

Disassembly of section .text.__vector_51:

00000000 <__vector_51>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	8f 93       	push	r24
  16:	9f 93       	push	r25
  18:	ef 93       	push	r30
  1a:	ff 93       	push	r31
  1c:	40 91 d6 00 	lds	r20, 0x00D6
  20:	20 91 00 00 	lds	r18, 0x0000

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  24:	30 91 00 00 	lds	r19, 0x0000
  28:	2f 5f       	subi	r18, 0xFF	; 255
  2a:	3f 4f       	sbci	r19, 0xFF	; 255
  2c:	2f 73       	andi	r18, 0x3F	; 63
{
  _rx_buffer = rx_buffer;
  2e:	30 70       	andi	r19, 0x00	; 0
  30:	80 91 00 00 	lds	r24, 0x0000
  34:	90 91 00 00 	lds	r25, 0x0000
  38:	28 17       	cp	r18, r24
  _tx_buffer = tx_buffer;
  3a:	39 07       	cpc	r19, r25
  3c:	01 f0       	breq	.+0      	; 0x3e <__vector_51+0x3e>
  3e:	e0 91 00 00 	lds	r30, 0x0000
  42:	f0 91 00 00 	lds	r31, 0x0000
  _ubrrh = ubrrh;
  46:	e0 50       	subi	r30, 0x00	; 0
  48:	f0 40       	sbci	r31, 0x00	; 0
  4a:	40 83       	st	Z, r20
  4c:	30 93 00 00 	sts	0x0000, r19
  50:	20 93 00 00 	sts	0x0000, r18
  _ubrrl = ubrrl;
  54:	ff 91       	pop	r31
  56:	ef 91       	pop	r30
  58:	9f 91       	pop	r25
  5a:	8f 91       	pop	r24
  5c:	4f 91       	pop	r20
  _ucsra = ucsra;
  5e:	3f 91       	pop	r19
  60:	2f 91       	pop	r18
  62:	0f 90       	pop	r0
  64:	0b be       	out	0x3b, r0	; 59
  66:	0f 90       	pop	r0
  68:	0f be       	out	0x3f, r0	; 63
  _ucsrb = ucsrb;
  6a:	0f 90       	pop	r0
  6c:	1f 90       	pop	r1
  6e:	18 95       	reti

Disassembly of section .text._Z12serialEvent3v:

00000000 <_Z12serialEvent3v>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	08 95       	ret

Disassembly of section .text.__vector_54:

00000000 <__vector_54>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	8f 93       	push	r24
  16:	9f 93       	push	r25
  18:	ef 93       	push	r30
  1a:	ff 93       	push	r31
  1c:	40 91 36 01 	lds	r20, 0x0136
  20:	20 91 00 00 	lds	r18, 0x0000

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  24:	30 91 00 00 	lds	r19, 0x0000
  28:	2f 5f       	subi	r18, 0xFF	; 255
  2a:	3f 4f       	sbci	r19, 0xFF	; 255
  2c:	2f 73       	andi	r18, 0x3F	; 63
{
  _rx_buffer = rx_buffer;
  2e:	30 70       	andi	r19, 0x00	; 0
  30:	80 91 00 00 	lds	r24, 0x0000
  34:	90 91 00 00 	lds	r25, 0x0000
  38:	28 17       	cp	r18, r24
  _tx_buffer = tx_buffer;
  3a:	39 07       	cpc	r19, r25
  3c:	01 f0       	breq	.+0      	; 0x3e <__vector_54+0x3e>
  3e:	e0 91 00 00 	lds	r30, 0x0000
  42:	f0 91 00 00 	lds	r31, 0x0000
  _ubrrh = ubrrh;
  46:	e0 50       	subi	r30, 0x00	; 0
  48:	f0 40       	sbci	r31, 0x00	; 0
  4a:	40 83       	st	Z, r20
  4c:	30 93 00 00 	sts	0x0000, r19
  50:	20 93 00 00 	sts	0x0000, r18
  _ubrrl = ubrrl;
  54:	ff 91       	pop	r31
  56:	ef 91       	pop	r30
  58:	9f 91       	pop	r25
  5a:	8f 91       	pop	r24
  5c:	4f 91       	pop	r20
  _ucsra = ucsra;
  5e:	3f 91       	pop	r19
  60:	2f 91       	pop	r18
  62:	0f 90       	pop	r0
  64:	0b be       	out	0x3b, r0	; 59
  66:	0f 90       	pop	r0
  68:	0f be       	out	0x3f, r0	; 63
  _ucsrb = ucsrb;
  6a:	0f 90       	pop	r0
  6c:	1f 90       	pop	r1
  6e:	18 95       	reti

Disassembly of section .text._Z14serialEventRunv:

00000000 <_Z14serialEventRunv>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	e0 91 00 00 	lds	r30, 0x0000
   4:	f0 91 00 00 	lds	r31, 0x0000
   8:	e0 5c       	subi	r30, 0xC0	; 192
   a:	ff 4f       	sbci	r31, 0xFF	; 255
   c:	81 91       	ld	r24, Z+
   e:	91 91       	ld	r25, Z+
  10:	20 81       	ld	r18, Z
  12:	31 81       	ldd	r19, Z+1	; 0x01
  14:	82 1b       	sub	r24, r18
  16:	93 0b       	sbc	r25, r19
  18:	8f 73       	andi	r24, 0x3F	; 63
  1a:	90 70       	andi	r25, 0x00	; 0
  1c:	89 2b       	or	r24, r25
  1e:	01 f0       	breq	.+0      	; 0x20 <_Z14serialEventRunv+0x20>
  20:	0e 94 00 00 	call	0	; 0x0 <_Z14serialEventRunv>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  24:	e0 91 00 00 	lds	r30, 0x0000
  28:	f0 91 00 00 	lds	r31, 0x0000
  2c:	e0 5c       	subi	r30, 0xC0	; 192
{
  _rx_buffer = rx_buffer;
  2e:	ff 4f       	sbci	r31, 0xFF	; 255
  30:	81 91       	ld	r24, Z+
  32:	91 91       	ld	r25, Z+
  34:	20 81       	ld	r18, Z
  36:	31 81       	ldd	r19, Z+1	; 0x01
  38:	82 1b       	sub	r24, r18
  _tx_buffer = tx_buffer;
  3a:	93 0b       	sbc	r25, r19
  3c:	8f 73       	andi	r24, 0x3F	; 63
  3e:	90 70       	andi	r25, 0x00	; 0
  40:	89 2b       	or	r24, r25
  42:	01 f0       	breq	.+0      	; 0x44 <_Z14serialEventRunv+0x44>
  44:	0e 94 00 00 	call	0	; 0x0 <_Z14serialEventRunv>
  _ubrrh = ubrrh;
  48:	e0 91 00 00 	lds	r30, 0x0000
  4c:	f0 91 00 00 	lds	r31, 0x0000
  50:	e0 5c       	subi	r30, 0xC0	; 192
  _ubrrl = ubrrl;
  52:	ff 4f       	sbci	r31, 0xFF	; 255
  54:	81 91       	ld	r24, Z+
  56:	91 91       	ld	r25, Z+
  58:	20 81       	ld	r18, Z
  5a:	31 81       	ldd	r19, Z+1	; 0x01
  5c:	82 1b       	sub	r24, r18
  _ucsra = ucsra;
  5e:	93 0b       	sbc	r25, r19
  60:	8f 73       	andi	r24, 0x3F	; 63
  62:	90 70       	andi	r25, 0x00	; 0
  64:	89 2b       	or	r24, r25
  66:	01 f0       	breq	.+0      	; 0x68 <_Z14serialEventRunv+0x68>
  68:	0e 94 00 00 	call	0	; 0x0 <_Z14serialEventRunv>
  _ucsrb = ucsrb;
  6c:	e0 91 00 00 	lds	r30, 0x0000
  70:	f0 91 00 00 	lds	r31, 0x0000
  74:	e0 5c       	subi	r30, 0xC0	; 192
  _udr = udr;
  76:	ff 4f       	sbci	r31, 0xFF	; 255
  78:	81 91       	ld	r24, Z+
  7a:	91 91       	ld	r25, Z+
  7c:	20 81       	ld	r18, Z
  7e:	31 81       	ldd	r19, Z+1	; 0x01
  80:	82 1b       	sub	r24, r18
  _rxen = rxen;
  82:	93 0b       	sbc	r25, r19
  84:	8f 73       	andi	r24, 0x3F	; 63
  86:	90 70       	andi	r25, 0x00	; 0
  _txen = txen;
  88:	89 2b       	or	r24, r25
  8a:	01 f0       	breq	.+0      	; 0x8c <_Z14serialEventRunv+0x8c>
  8c:	0e 94 00 00 	call	0	; 0x0 <_Z14serialEventRunv>
  _rxcie = rxcie;
  90:	08 95       	ret

Disassembly of section .text.__vector_26:

00000000 <__vector_26>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  26:	20 91 00 00 	lds	r18, 0x0000
  2a:	30 91 00 00 	lds	r19, 0x0000
{
  _rx_buffer = rx_buffer;
  2e:	80 91 00 00 	lds	r24, 0x0000
  32:	90 91 00 00 	lds	r25, 0x0000
  36:	28 17       	cp	r18, r24
  38:	39 07       	cpc	r19, r25
  _tx_buffer = tx_buffer;
  3a:	01 f4       	brne	.+0      	; 0x3c <__vector_26+0x3c>
  3c:	80 91 c1 00 	lds	r24, 0x00C1
  40:	8f 7d       	andi	r24, 0xDF	; 223
  42:	80 93 c1 00 	sts	0x00C1, r24
  _ubrrh = ubrrh;
  46:	00 c0       	rjmp	.+0      	; 0x48 <__vector_26+0x48>
  48:	e0 91 00 00 	lds	r30, 0x0000
  4c:	f0 91 00 00 	lds	r31, 0x0000
  50:	e0 50       	subi	r30, 0x00	; 0
  _ubrrl = ubrrl;
  52:	f0 40       	sbci	r31, 0x00	; 0
  54:	40 81       	ld	r20, Z
  56:	80 91 00 00 	lds	r24, 0x0000
  5a:	90 91 00 00 	lds	r25, 0x0000
  _ucsra = ucsra;
  5e:	01 96       	adiw	r24, 0x01	; 1
  60:	60 e4       	ldi	r22, 0x40	; 64
  62:	70 e0       	ldi	r23, 0x00	; 0
  64:	0e 94 00 00 	call	0	; 0x0 <__vector_26>
  68:	90 93 00 00 	sts	0x0000, r25
  _ucsrb = ucsrb;
  6c:	80 93 00 00 	sts	0x0000, r24
  70:	40 93 c6 00 	sts	0x00C6, r20
  74:	ff 91       	pop	r31
  _udr = udr;
  76:	ef 91       	pop	r30
  78:	bf 91       	pop	r27
  7a:	af 91       	pop	r26
  7c:	9f 91       	pop	r25
  7e:	8f 91       	pop	r24
  80:	7f 91       	pop	r23
  _rxen = rxen;
  82:	6f 91       	pop	r22
  84:	5f 91       	pop	r21
  86:	4f 91       	pop	r20
  _txen = txen;
  88:	3f 91       	pop	r19
  8a:	2f 91       	pop	r18
  8c:	0f 90       	pop	r0
  _rxcie = rxcie;
  8e:	0b be       	out	0x3b, r0	; 59
  90:	0f 90       	pop	r0
  92:	0f be       	out	0x3f, r0	; 63
  _udrie = udrie;
  94:	0f 90       	pop	r0
  96:	1f 90       	pop	r1
  98:	18 95       	reti

Disassembly of section .text.__vector_37:

00000000 <__vector_37>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  26:	20 91 00 00 	lds	r18, 0x0000
  2a:	30 91 00 00 	lds	r19, 0x0000
{
  _rx_buffer = rx_buffer;
  2e:	80 91 00 00 	lds	r24, 0x0000
  32:	90 91 00 00 	lds	r25, 0x0000
  36:	28 17       	cp	r18, r24
  38:	39 07       	cpc	r19, r25
  _tx_buffer = tx_buffer;
  3a:	01 f4       	brne	.+0      	; 0x3c <__vector_37+0x3c>
  3c:	80 91 c9 00 	lds	r24, 0x00C9
  40:	8f 7d       	andi	r24, 0xDF	; 223
  42:	80 93 c9 00 	sts	0x00C9, r24
  _ubrrh = ubrrh;
  46:	00 c0       	rjmp	.+0      	; 0x48 <__vector_37+0x48>
  48:	e0 91 00 00 	lds	r30, 0x0000
  4c:	f0 91 00 00 	lds	r31, 0x0000
  50:	e0 50       	subi	r30, 0x00	; 0
  _ubrrl = ubrrl;
  52:	f0 40       	sbci	r31, 0x00	; 0
  54:	40 81       	ld	r20, Z
  56:	80 91 00 00 	lds	r24, 0x0000
  5a:	90 91 00 00 	lds	r25, 0x0000
  _ucsra = ucsra;
  5e:	01 96       	adiw	r24, 0x01	; 1
  60:	60 e4       	ldi	r22, 0x40	; 64
  62:	70 e0       	ldi	r23, 0x00	; 0
  64:	0e 94 00 00 	call	0	; 0x0 <__vector_37>
  68:	90 93 00 00 	sts	0x0000, r25
  _ucsrb = ucsrb;
  6c:	80 93 00 00 	sts	0x0000, r24
  70:	40 93 ce 00 	sts	0x00CE, r20
  74:	ff 91       	pop	r31
  _udr = udr;
  76:	ef 91       	pop	r30
  78:	bf 91       	pop	r27
  7a:	af 91       	pop	r26
  7c:	9f 91       	pop	r25
  7e:	8f 91       	pop	r24
  80:	7f 91       	pop	r23
  _rxen = rxen;
  82:	6f 91       	pop	r22
  84:	5f 91       	pop	r21
  86:	4f 91       	pop	r20
  _txen = txen;
  88:	3f 91       	pop	r19
  8a:	2f 91       	pop	r18
  8c:	0f 90       	pop	r0
  _rxcie = rxcie;
  8e:	0b be       	out	0x3b, r0	; 59
  90:	0f 90       	pop	r0
  92:	0f be       	out	0x3f, r0	; 63
  _udrie = udrie;
  94:	0f 90       	pop	r0
  96:	1f 90       	pop	r1
  98:	18 95       	reti

Disassembly of section .text.__vector_52:

00000000 <__vector_52>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  26:	20 91 00 00 	lds	r18, 0x0000
  2a:	30 91 00 00 	lds	r19, 0x0000
{
  _rx_buffer = rx_buffer;
  2e:	80 91 00 00 	lds	r24, 0x0000
  32:	90 91 00 00 	lds	r25, 0x0000
  36:	28 17       	cp	r18, r24
  38:	39 07       	cpc	r19, r25
  _tx_buffer = tx_buffer;
  3a:	01 f4       	brne	.+0      	; 0x3c <__vector_52+0x3c>
  3c:	80 91 d1 00 	lds	r24, 0x00D1
  40:	8f 7d       	andi	r24, 0xDF	; 223
  42:	80 93 d1 00 	sts	0x00D1, r24
  _ubrrh = ubrrh;
  46:	00 c0       	rjmp	.+0      	; 0x48 <__vector_52+0x48>
  48:	e0 91 00 00 	lds	r30, 0x0000
  4c:	f0 91 00 00 	lds	r31, 0x0000
  50:	e0 50       	subi	r30, 0x00	; 0
  _ubrrl = ubrrl;
  52:	f0 40       	sbci	r31, 0x00	; 0
  54:	40 81       	ld	r20, Z
  56:	80 91 00 00 	lds	r24, 0x0000
  5a:	90 91 00 00 	lds	r25, 0x0000
  _ucsra = ucsra;
  5e:	01 96       	adiw	r24, 0x01	; 1
  60:	60 e4       	ldi	r22, 0x40	; 64
  62:	70 e0       	ldi	r23, 0x00	; 0
  64:	0e 94 00 00 	call	0	; 0x0 <__vector_52>
  68:	90 93 00 00 	sts	0x0000, r25
  _ucsrb = ucsrb;
  6c:	80 93 00 00 	sts	0x0000, r24
  70:	40 93 d6 00 	sts	0x00D6, r20
  74:	ff 91       	pop	r31
  _udr = udr;
  76:	ef 91       	pop	r30
  78:	bf 91       	pop	r27
  7a:	af 91       	pop	r26
  7c:	9f 91       	pop	r25
  7e:	8f 91       	pop	r24
  80:	7f 91       	pop	r23
  _rxen = rxen;
  82:	6f 91       	pop	r22
  84:	5f 91       	pop	r21
  86:	4f 91       	pop	r20
  _txen = txen;
  88:	3f 91       	pop	r19
  8a:	2f 91       	pop	r18
  8c:	0f 90       	pop	r0
  _rxcie = rxcie;
  8e:	0b be       	out	0x3b, r0	; 59
  90:	0f 90       	pop	r0
  92:	0f be       	out	0x3f, r0	; 63
  _udrie = udrie;
  94:	0f 90       	pop	r0
  96:	1f 90       	pop	r1
  98:	18 95       	reti

Disassembly of section .text.__vector_55:

00000000 <__vector_55>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  26:	20 91 00 00 	lds	r18, 0x0000
  2a:	30 91 00 00 	lds	r19, 0x0000
{
  _rx_buffer = rx_buffer;
  2e:	80 91 00 00 	lds	r24, 0x0000
  32:	90 91 00 00 	lds	r25, 0x0000
  36:	28 17       	cp	r18, r24
  38:	39 07       	cpc	r19, r25
  _tx_buffer = tx_buffer;
  3a:	01 f4       	brne	.+0      	; 0x3c <__vector_55+0x3c>
  3c:	80 91 31 01 	lds	r24, 0x0131
  40:	8f 7d       	andi	r24, 0xDF	; 223
  42:	80 93 31 01 	sts	0x0131, r24
  _ubrrh = ubrrh;
  46:	00 c0       	rjmp	.+0      	; 0x48 <__vector_55+0x48>
  48:	e0 91 00 00 	lds	r30, 0x0000
  4c:	f0 91 00 00 	lds	r31, 0x0000
  50:	e0 50       	subi	r30, 0x00	; 0
  _ubrrl = ubrrl;
  52:	f0 40       	sbci	r31, 0x00	; 0
  54:	40 81       	ld	r20, Z
  56:	80 91 00 00 	lds	r24, 0x0000
  5a:	90 91 00 00 	lds	r25, 0x0000
  _ucsra = ucsra;
  5e:	01 96       	adiw	r24, 0x01	; 1
  60:	60 e4       	ldi	r22, 0x40	; 64
  62:	70 e0       	ldi	r23, 0x00	; 0
  64:	0e 94 00 00 	call	0	; 0x0 <__vector_55>
  68:	90 93 00 00 	sts	0x0000, r25
  _ucsrb = ucsrb;
  6c:	80 93 00 00 	sts	0x0000, r24
  70:	40 93 36 01 	sts	0x0136, r20
  74:	ff 91       	pop	r31
  _udr = udr;
  76:	ef 91       	pop	r30
  78:	bf 91       	pop	r27
  7a:	af 91       	pop	r26
  7c:	9f 91       	pop	r25
  7e:	8f 91       	pop	r24
  80:	7f 91       	pop	r23
  _rxen = rxen;
  82:	6f 91       	pop	r22
  84:	5f 91       	pop	r21
  86:	4f 91       	pop	r20
  _txen = txen;
  88:	3f 91       	pop	r19
  8a:	2f 91       	pop	r18
  8c:	0f 90       	pop	r0
  _rxcie = rxcie;
  8e:	0b be       	out	0x3b, r0	; 59
  90:	0f 90       	pop	r0
  92:	0f be       	out	0x3f, r0	; 63
  _udrie = udrie;
  94:	0f 90       	pop	r0
  96:	1f 90       	pop	r1
  98:	18 95       	reti

Disassembly of section .text._ZN14HardwareSerialC2EP11ring_bufferS1_PVhS3_S3_S3_S3_hhhhh:

00000000 <_ZN14HardwareSerialC2EP11ring_bufferS1_PVhS3_S3_S3_S3_hhhhh>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	8f 92       	push	r8
   2:	af 92       	push	r10
   4:	bf 92       	push	r11
   6:	cf 92       	push	r12
   8:	df 92       	push	r13
   a:	ef 92       	push	r14
   c:	ff 92       	push	r15
   e:	0f 93       	push	r16
  10:	1f 93       	push	r17
  12:	df 93       	push	r29
  14:	cf 93       	push	r28
  16:	cd b7       	in	r28, 0x3d	; 61
  18:	de b7       	in	r29, 0x3e	; 62
  1a:	fc 01       	movw	r30, r24
  1c:	13 82       	std	Z+3, r1	; 0x03
  1e:	12 82       	std	Z+2, r1	; 0x02
  20:	88 ee       	ldi	r24, 0xE8	; 232

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	93 e0       	ldi	r25, 0x03	; 3
  24:	a0 e0       	ldi	r26, 0x00	; 0
  26:	b0 e0       	ldi	r27, 0x00	; 0
  28:	84 83       	std	Z+4, r24	; 0x04
  2a:	95 83       	std	Z+5, r25	; 0x05
  2c:	a6 83       	std	Z+6, r26	; 0x06
{
  _rx_buffer = rx_buffer;
  2e:	b7 83       	std	Z+7, r27	; 0x07
  30:	80 e0       	ldi	r24, 0x00	; 0
  32:	90 e0       	ldi	r25, 0x00	; 0
  34:	91 83       	std	Z+1, r25	; 0x01
  36:	80 83       	st	Z, r24
  38:	75 87       	std	Z+13, r23	; 0x0d
  _tx_buffer = tx_buffer;
  3a:	64 87       	std	Z+12, r22	; 0x0c
  3c:	57 87       	std	Z+15, r21	; 0x0f
  3e:	46 87       	std	Z+14, r20	; 0x0e
  40:	31 8b       	std	Z+17, r19	; 0x11
  42:	20 8b       	std	Z+16, r18	; 0x10
  44:	13 8b       	std	Z+19, r17	; 0x13
  _ubrrh = ubrrh;
  46:	02 8b       	std	Z+18, r16	; 0x12
  48:	f5 8a       	std	Z+21, r15	; 0x15
  4a:	e4 8a       	std	Z+20, r14	; 0x14
  4c:	d7 8a       	std	Z+23, r13	; 0x17
  4e:	c6 8a       	std	Z+22, r12	; 0x16
  50:	b1 8e       	std	Z+25, r11	; 0x19
  _ubrrl = ubrrl;
  52:	a0 8e       	std	Z+24, r10	; 0x18
  54:	82 8e       	std	Z+26, r8	; 0x1a
  56:	8f 85       	ldd	r24, Y+15	; 0x0f
  58:	83 8f       	std	Z+27, r24	; 0x1b
  5a:	88 89       	ldd	r24, Y+16	; 0x10
  5c:	84 8f       	std	Z+28, r24	; 0x1c
  _ucsra = ucsra;
  5e:	89 89       	ldd	r24, Y+17	; 0x11
  60:	85 8f       	std	Z+29, r24	; 0x1d
  62:	8a 89       	ldd	r24, Y+18	; 0x12
  64:	86 8f       	std	Z+30, r24	; 0x1e
  66:	cf 91       	pop	r28
  68:	df 91       	pop	r29
  _ucsrb = ucsrb;
  6a:	1f 91       	pop	r17
  6c:	0f 91       	pop	r16
  6e:	ff 90       	pop	r15
  70:	ef 90       	pop	r14
  72:	df 90       	pop	r13
  74:	cf 90       	pop	r12
  _udr = udr;
  76:	bf 90       	pop	r11
  78:	af 90       	pop	r10
  7a:	8f 90       	pop	r8
  7c:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerialC1EP11ring_bufferS1_PVhS3_S3_S3_S3_hhhhh:

00000000 <_ZN14HardwareSerialC1EP11ring_bufferS1_PVhS3_S3_S3_S3_hhhhh>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	8f 92       	push	r8
   2:	af 92       	push	r10
   4:	bf 92       	push	r11
   6:	cf 92       	push	r12
   8:	df 92       	push	r13
   a:	ef 92       	push	r14
   c:	ff 92       	push	r15
   e:	0f 93       	push	r16
  10:	1f 93       	push	r17
  12:	df 93       	push	r29
  14:	cf 93       	push	r28
  16:	cd b7       	in	r28, 0x3d	; 61
  18:	de b7       	in	r29, 0x3e	; 62
  1a:	fc 01       	movw	r30, r24
  1c:	13 82       	std	Z+3, r1	; 0x03
  1e:	12 82       	std	Z+2, r1	; 0x02
  20:	88 ee       	ldi	r24, 0xE8	; 232

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	93 e0       	ldi	r25, 0x03	; 3
  24:	a0 e0       	ldi	r26, 0x00	; 0
  26:	b0 e0       	ldi	r27, 0x00	; 0
  28:	84 83       	std	Z+4, r24	; 0x04
  2a:	95 83       	std	Z+5, r25	; 0x05
  2c:	a6 83       	std	Z+6, r26	; 0x06
{
  _rx_buffer = rx_buffer;
  2e:	b7 83       	std	Z+7, r27	; 0x07
  30:	80 e0       	ldi	r24, 0x00	; 0
  32:	90 e0       	ldi	r25, 0x00	; 0
  34:	91 83       	std	Z+1, r25	; 0x01
  36:	80 83       	st	Z, r24
  38:	75 87       	std	Z+13, r23	; 0x0d
  _tx_buffer = tx_buffer;
  3a:	64 87       	std	Z+12, r22	; 0x0c
  3c:	57 87       	std	Z+15, r21	; 0x0f
  3e:	46 87       	std	Z+14, r20	; 0x0e
  40:	31 8b       	std	Z+17, r19	; 0x11
  42:	20 8b       	std	Z+16, r18	; 0x10
  44:	13 8b       	std	Z+19, r17	; 0x13
  _ubrrh = ubrrh;
  46:	02 8b       	std	Z+18, r16	; 0x12
  48:	f5 8a       	std	Z+21, r15	; 0x15
  4a:	e4 8a       	std	Z+20, r14	; 0x14
  4c:	d7 8a       	std	Z+23, r13	; 0x17
  4e:	c6 8a       	std	Z+22, r12	; 0x16
  50:	b1 8e       	std	Z+25, r11	; 0x19
  _ubrrl = ubrrl;
  52:	a0 8e       	std	Z+24, r10	; 0x18
  54:	82 8e       	std	Z+26, r8	; 0x1a
  56:	8f 85       	ldd	r24, Y+15	; 0x0f
  58:	83 8f       	std	Z+27, r24	; 0x1b
  5a:	88 89       	ldd	r24, Y+16	; 0x10
  5c:	84 8f       	std	Z+28, r24	; 0x1c
  _ucsra = ucsra;
  5e:	89 89       	ldd	r24, Y+17	; 0x11
  60:	85 8f       	std	Z+29, r24	; 0x1d
  62:	8a 89       	ldd	r24, Y+18	; 0x12
  64:	86 8f       	std	Z+30, r24	; 0x1e
  66:	cf 91       	pop	r28
  68:	df 91       	pop	r29
  _ucsrb = ucsrb;
  6a:	1f 91       	pop	r17
  6c:	0f 91       	pop	r16
  6e:	ff 90       	pop	r15
  70:	ef 90       	pop	r14
  72:	df 90       	pop	r13
  74:	cf 90       	pop	r12
  _udr = udr;
  76:	bf 90       	pop	r11
  78:	af 90       	pop	r10
  7a:	8f 90       	pop	r8
  7c:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5beginEm:

00000000 <_ZN14HardwareSerial5beginEm>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	af 92       	push	r10
   2:	bf 92       	push	r11
   4:	df 92       	push	r13
   6:	ef 92       	push	r14
   8:	ff 92       	push	r15
   a:	0f 93       	push	r16
   c:	1f 93       	push	r17
   e:	cf 93       	push	r28
  10:	df 93       	push	r29
  12:	ec 01       	movw	r28, r24
  14:	7a 01       	movw	r14, r20
  16:	8b 01       	movw	r16, r22
  18:	dd 24       	eor	r13, r13
  1a:	40 30       	cpi	r20, 0x00	; 0
  1c:	81 ee       	ldi	r24, 0xE1	; 225
  1e:	58 07       	cpc	r21, r24
  20:	80 e0       	ldi	r24, 0x00	; 0

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	68 07       	cpc	r22, r24
  24:	80 e0       	ldi	r24, 0x00	; 0
  26:	78 07       	cpc	r23, r24
  28:	01 f0       	breq	.+0      	; 0x2a <_ZN14HardwareSerial5beginEm+0x2a>
  2a:	dd 24       	eor	r13, r13
  2c:	d3 94       	inc	r13
{
  _rx_buffer = rx_buffer;
  2e:	91 e0       	ldi	r25, 0x01	; 1
  30:	a9 2e       	mov	r10, r25
  32:	b1 2c       	mov	r11, r1
  34:	ec 89       	ldd	r30, Y+20	; 0x14
  36:	fd 89       	ldd	r31, Y+21	; 0x15
  38:	dd 20       	and	r13, r13
  _tx_buffer = tx_buffer;
  3a:	01 f0       	breq	.+0      	; 0x3c <_ZN14HardwareSerial5beginEm+0x3c>
  3c:	c5 01       	movw	r24, r10
  3e:	0e 8c       	ldd	r0, Y+30	; 0x1e
  40:	00 c0       	rjmp	.+0      	; 0x42 <_ZN14HardwareSerial5beginEm+0x42>
  42:	88 0f       	add	r24, r24
  44:	99 1f       	adc	r25, r25
  _ubrrh = ubrrh;
  46:	0a 94       	dec	r0
  48:	02 f4       	brpl	.+0      	; 0x4a <_ZN14HardwareSerial5beginEm+0x4a>
  4a:	80 83       	st	Z, r24
  4c:	60 e0       	ldi	r22, 0x00	; 0
  4e:	79 e0       	ldi	r23, 0x09	; 9
  50:	8d e3       	ldi	r24, 0x3D	; 61
  _ubrrl = ubrrl;
  52:	90 e0       	ldi	r25, 0x00	; 0
  54:	00 c0       	rjmp	.+0      	; 0x56 <_ZN14HardwareSerial5beginEm+0x56>
  56:	10 82       	st	Z, r1
  58:	60 e8       	ldi	r22, 0x80	; 128
  5a:	74 e8       	ldi	r23, 0x84	; 132
  5c:	8e e1       	ldi	r24, 0x1E	; 30
  _ucsra = ucsra;
  5e:	90 e0       	ldi	r25, 0x00	; 0
  60:	a8 01       	movw	r20, r16
  62:	97 01       	movw	r18, r14
  64:	0e 94 00 00 	call	0	; 0x0 <_ZN14HardwareSerial5beginEm>
  68:	21 50       	subi	r18, 0x01	; 1
  _ucsrb = ucsrb;
  6a:	30 40       	sbci	r19, 0x00	; 0
  6c:	40 40       	sbci	r20, 0x00	; 0
  6e:	50 40       	sbci	r21, 0x00	; 0
  70:	56 95       	lsr	r21
  72:	47 95       	ror	r20
  74:	37 95       	ror	r19
  _udr = udr;
  76:	27 95       	ror	r18
  78:	80 e1       	ldi	r24, 0x10	; 16
  7a:	20 30       	cpi	r18, 0x00	; 0
  7c:	38 07       	cpc	r19, r24
  7e:	00 f0       	brcs	.+0      	; 0x80 <_ZN14HardwareSerial5beginEm+0x80>
  80:	dd 20       	and	r13, r13
  _rxen = rxen;
  82:	01 f0       	breq	.+0      	; 0x84 <_ZN14HardwareSerial5beginEm+0x84>
  84:	dd 24       	eor	r13, r13
  86:	00 c0       	rjmp	.+0      	; 0x88 <_ZN14HardwareSerial5beginEm+0x88>
  _txen = txen;
  88:	e8 89       	ldd	r30, Y+16	; 0x10
  8a:	f9 89       	ldd	r31, Y+17	; 0x11
  8c:	30 83       	st	Z, r19
  _rxcie = rxcie;
  8e:	ea 89       	ldd	r30, Y+18	; 0x12
  90:	fb 89       	ldd	r31, Y+19	; 0x13
  92:	20 83       	st	Z, r18
  _udrie = udrie;
  94:	ee 89       	ldd	r30, Y+22	; 0x16
  96:	ff 89       	ldd	r31, Y+23	; 0x17
  98:	40 81       	ld	r20, Z
  _u2x = u2x;
  9a:	21 e0       	ldi	r18, 0x01	; 1
  9c:	30 e0       	ldi	r19, 0x00	; 0
  9e:	c9 01       	movw	r24, r18
  a0:	0a 8c       	ldd	r0, Y+26	; 0x1a
  a2:	00 c0       	rjmp	.+0      	; 0xa4 <_ZN14HardwareSerial5beginEm+0xa4>
  a4:	88 0f       	add	r24, r24
  a6:	99 1f       	adc	r25, r25
  a8:	0a 94       	dec	r0
  aa:	02 f4       	brpl	.+0      	; 0xac <_ZN14HardwareSerial5beginEm+0xac>
  ac:	48 2b       	or	r20, r24
  ae:	40 83       	st	Z, r20
  b0:	ee 89       	ldd	r30, Y+22	; 0x16
  b2:	ff 89       	ldd	r31, Y+23	; 0x17
  b4:	40 81       	ld	r20, Z
  b6:	c9 01       	movw	r24, r18

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  b8:	0b 8c       	ldd	r0, Y+27	; 0x1b
  ba:	00 c0       	rjmp	.+0      	; 0xbc <_ZN14HardwareSerial5beginEm+0xbc>
  bc:	88 0f       	add	r24, r24
  be:	99 1f       	adc	r25, r25
{
  _rx_buffer = rx_buffer;
  c0:	0a 94       	dec	r0
  c2:	02 f4       	brpl	.+0      	; 0xc4 <_ZN14HardwareSerial5beginEm+0xc4>
  c4:	48 2b       	or	r20, r24
  c6:	40 83       	st	Z, r20
  c8:	ee 89       	ldd	r30, Y+22	; 0x16
  ca:	ff 89       	ldd	r31, Y+23	; 0x17
  _tx_buffer = tx_buffer;
  cc:	40 81       	ld	r20, Z
  ce:	c9 01       	movw	r24, r18
  d0:	0c 8c       	ldd	r0, Y+28	; 0x1c
  d2:	00 c0       	rjmp	.+0      	; 0xd4 <_ZN14HardwareSerial5beginEm+0xd4>
  d4:	88 0f       	add	r24, r24
  d6:	99 1f       	adc	r25, r25
  _ubrrh = ubrrh;
  d8:	0a 94       	dec	r0
  da:	02 f4       	brpl	.+0      	; 0xdc <_ZN14HardwareSerial5beginEm+0xdc>
  dc:	48 2b       	or	r20, r24
  de:	40 83       	st	Z, r20
  e0:	ee 89       	ldd	r30, Y+22	; 0x16
  e2:	ff 89       	ldd	r31, Y+23	; 0x17
  _ubrrl = ubrrl;
  e4:	80 81       	ld	r24, Z
  e6:	0d 8c       	ldd	r0, Y+29	; 0x1d
  e8:	00 c0       	rjmp	.+0      	; 0xea <_ZN14HardwareSerial5beginEm+0xea>
  ea:	22 0f       	add	r18, r18
  ec:	33 1f       	adc	r19, r19
  ee:	0a 94       	dec	r0
  _ucsra = ucsra;
  f0:	02 f4       	brpl	.+0      	; 0xf2 <_ZN14HardwareSerial5beginEm+0xf2>
  f2:	20 95       	com	r18
  f4:	28 23       	and	r18, r24
  f6:	20 83       	st	Z, r18
  f8:	df 91       	pop	r29
  fa:	cf 91       	pop	r28
  _ucsrb = ucsrb;
  fc:	1f 91       	pop	r17
  fe:	0f 91       	pop	r16
 100:	ff 90       	pop	r15
 102:	ef 90       	pop	r14
 104:	df 90       	pop	r13
 106:	bf 90       	pop	r11
  _udr = udr;
 108:	af 90       	pop	r10
 10a:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial3endEv:

00000000 <_ZN14HardwareSerial3endEv>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	dc 01       	movw	r26, r24
   6:	1e 96       	adiw	r26, 0x0e	; 14
   8:	8d 91       	ld	r24, X+
   a:	9c 91       	ld	r25, X
   c:	1f 97       	sbiw	r26, 0x0f	; 15
   e:	ec 01       	movw	r28, r24
  10:	c0 5c       	subi	r28, 0xC0	; 192
  12:	df 4f       	sbci	r29, 0xFF	; 255
  14:	fc 01       	movw	r30, r24
  16:	ee 5b       	subi	r30, 0xBE	; 190
  18:	ff 4f       	sbci	r31, 0xFF	; 255
  1a:	28 81       	ld	r18, Y
  1c:	39 81       	ldd	r19, Y+1	; 0x01
  1e:	80 81       	ld	r24, Z
  20:	91 81       	ldd	r25, Z+1	; 0x01

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	28 17       	cp	r18, r24
  24:	39 07       	cpc	r19, r25
  26:	01 f4       	brne	.+0      	; 0x28 <_ZN14HardwareSerial3endEv+0x28>
  28:	56 96       	adiw	r26, 0x16	; 22
  2a:	ed 91       	ld	r30, X+
  2c:	fc 91       	ld	r31, X
{
  _rx_buffer = rx_buffer;
  2e:	57 97       	sbiw	r26, 0x17	; 23
  30:	40 81       	ld	r20, Z
  32:	21 e0       	ldi	r18, 0x01	; 1
  34:	30 e0       	ldi	r19, 0x00	; 0
  36:	c9 01       	movw	r24, r18
  38:	5a 96       	adiw	r26, 0x1a	; 26
  _tx_buffer = tx_buffer;
  3a:	0c 90       	ld	r0, X
  3c:	5a 97       	sbiw	r26, 0x1a	; 26
  3e:	00 c0       	rjmp	.+0      	; 0x40 <_ZN14HardwareSerial3endEv+0x40>
  40:	88 0f       	add	r24, r24
  42:	99 1f       	adc	r25, r25
  44:	0a 94       	dec	r0
  _ubrrh = ubrrh;
  46:	02 f4       	brpl	.+0      	; 0x48 <_ZN14HardwareSerial3endEv+0x48>
  48:	80 95       	com	r24
  4a:	84 23       	and	r24, r20
  4c:	80 83       	st	Z, r24
  4e:	56 96       	adiw	r26, 0x16	; 22
  50:	ed 91       	ld	r30, X+
  _ubrrl = ubrrl;
  52:	fc 91       	ld	r31, X
  54:	57 97       	sbiw	r26, 0x17	; 23
  56:	40 81       	ld	r20, Z
  58:	c9 01       	movw	r24, r18
  5a:	5b 96       	adiw	r26, 0x1b	; 27
  5c:	0c 90       	ld	r0, X
  _ucsra = ucsra;
  5e:	5b 97       	sbiw	r26, 0x1b	; 27
  60:	00 c0       	rjmp	.+0      	; 0x62 <_ZN14HardwareSerial3endEv+0x62>
  62:	88 0f       	add	r24, r24
  64:	99 1f       	adc	r25, r25
  66:	0a 94       	dec	r0
  68:	02 f4       	brpl	.+0      	; 0x6a <_ZN14HardwareSerial3endEv+0x6a>
  _ucsrb = ucsrb;
  6a:	80 95       	com	r24
  6c:	84 23       	and	r24, r20
  6e:	80 83       	st	Z, r24
  70:	56 96       	adiw	r26, 0x16	; 22
  72:	ed 91       	ld	r30, X+
  74:	fc 91       	ld	r31, X
  _udr = udr;
  76:	57 97       	sbiw	r26, 0x17	; 23
  78:	40 81       	ld	r20, Z
  7a:	c9 01       	movw	r24, r18
  7c:	5c 96       	adiw	r26, 0x1c	; 28
  7e:	0c 90       	ld	r0, X
  80:	5c 97       	sbiw	r26, 0x1c	; 28
  _rxen = rxen;
  82:	00 c0       	rjmp	.+0      	; 0x84 <_ZN14HardwareSerial3endEv+0x84>
  84:	88 0f       	add	r24, r24
  86:	99 1f       	adc	r25, r25
  _txen = txen;
  88:	0a 94       	dec	r0
  8a:	02 f4       	brpl	.+0      	; 0x8c <_ZN14HardwareSerial3endEv+0x8c>
  8c:	80 95       	com	r24
  _rxcie = rxcie;
  8e:	84 23       	and	r24, r20
  90:	80 83       	st	Z, r24
  92:	56 96       	adiw	r26, 0x16	; 22
  _udrie = udrie;
  94:	ed 91       	ld	r30, X+
  96:	fc 91       	ld	r31, X
  98:	57 97       	sbiw	r26, 0x17	; 23
  _u2x = u2x;
  9a:	80 81       	ld	r24, Z
  9c:	5d 96       	adiw	r26, 0x1d	; 29
  9e:	0c 90       	ld	r0, X
  a0:	5d 97       	sbiw	r26, 0x1d	; 29
  a2:	00 c0       	rjmp	.+0      	; 0xa4 <_ZN14HardwareSerial3endEv+0xa4>
  a4:	22 0f       	add	r18, r18
  a6:	33 1f       	adc	r19, r19
  a8:	0a 94       	dec	r0
  aa:	02 f4       	brpl	.+0      	; 0xac <_ZN14HardwareSerial3endEv+0xac>
  ac:	20 95       	com	r18
  ae:	28 23       	and	r18, r24
  b0:	20 83       	st	Z, r18
  b2:	1c 96       	adiw	r26, 0x0c	; 12
  b4:	ed 91       	ld	r30, X+
  b6:	fc 91       	ld	r31, X

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  b8:	1d 97       	sbiw	r26, 0x0d	; 13
  ba:	ee 5b       	subi	r30, 0xBE	; 190
  bc:	ff 4f       	sbci	r31, 0xFF	; 255
  be:	80 81       	ld	r24, Z
{
  _rx_buffer = rx_buffer;
  c0:	91 81       	ldd	r25, Z+1	; 0x01
  c2:	92 93       	st	-Z, r25
  c4:	82 93       	st	-Z, r24
  c6:	df 91       	pop	r29
  c8:	cf 91       	pop	r28
  ca:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial9availableEv:

00000000 <_ZN14HardwareSerial9availableEv>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	dc 01       	movw	r26, r24
   2:	1c 96       	adiw	r26, 0x0c	; 12
   4:	ed 91       	ld	r30, X+
   6:	fc 91       	ld	r31, X
   8:	1d 97       	sbiw	r26, 0x0d	; 13
   a:	e0 5c       	subi	r30, 0xC0	; 192
   c:	ff 4f       	sbci	r31, 0xFF	; 255
   e:	21 91       	ld	r18, Z+
  10:	31 91       	ld	r19, Z+
  12:	80 81       	ld	r24, Z
  14:	91 81       	ldd	r25, Z+1	; 0x01
  16:	28 1b       	sub	r18, r24
  18:	39 0b       	sbc	r19, r25
  1a:	2f 73       	andi	r18, 0x3F	; 63
  1c:	30 70       	andi	r19, 0x00	; 0
  1e:	c9 01       	movw	r24, r18
  20:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial4peekEv:

00000000 <_ZN14HardwareSerial4peekEv>:
   0:	dc 01       	movw	r26, r24
   2:	1c 96       	adiw	r26, 0x0c	; 12
   4:	ed 91       	ld	r30, X+
   6:	fc 91       	ld	r31, X
   8:	1d 97       	sbiw	r26, 0x0d	; 13
   a:	e0 5c       	subi	r30, 0xC0	; 192
   c:	ff 4f       	sbci	r31, 0xFF	; 255
   e:	20 81       	ld	r18, Z
  10:	31 81       	ldd	r19, Z+1	; 0x01
  12:	e0 54       	subi	r30, 0x40	; 64
  14:	f0 40       	sbci	r31, 0x00	; 0
  16:	df 01       	movw	r26, r30
  18:	ae 5b       	subi	r26, 0xBE	; 190
  1a:	bf 4f       	sbci	r27, 0xFF	; 255
  1c:	8d 91       	ld	r24, X+
  1e:	9c 91       	ld	r25, X
  20:	11 97       	sbiw	r26, 0x01	; 1

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	28 17       	cp	r18, r24
  24:	39 07       	cpc	r19, r25
  26:	01 f4       	brne	.+0      	; 0x28 <_ZN14HardwareSerial4peekEv+0x28>
  28:	2f ef       	ldi	r18, 0xFF	; 255
  2a:	3f ef       	ldi	r19, 0xFF	; 255
  2c:	00 c0       	rjmp	.+0      	; 0x2e <_ZN14HardwareSerial4peekEv+0x2e>
{
  _rx_buffer = rx_buffer;
  2e:	8d 91       	ld	r24, X+
  30:	9c 91       	ld	r25, X
  32:	e8 0f       	add	r30, r24
  34:	f9 1f       	adc	r31, r25
  36:	80 81       	ld	r24, Z
  38:	28 2f       	mov	r18, r24
  _tx_buffer = tx_buffer;
  3a:	30 e0       	ldi	r19, 0x00	; 0
  3c:	c9 01       	movw	r24, r18
  3e:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial4readEv:

00000000 <_ZN14HardwareSerial4readEv>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	dc 01       	movw	r26, r24
   2:	1c 96       	adiw	r26, 0x0c	; 12
   4:	ed 91       	ld	r30, X+
   6:	fc 91       	ld	r31, X
   8:	1d 97       	sbiw	r26, 0x0d	; 13
   a:	e0 5c       	subi	r30, 0xC0	; 192
   c:	ff 4f       	sbci	r31, 0xFF	; 255
   e:	20 81       	ld	r18, Z
  10:	31 81       	ldd	r19, Z+1	; 0x01
  12:	e0 54       	subi	r30, 0x40	; 64
  14:	f0 40       	sbci	r31, 0x00	; 0
  16:	df 01       	movw	r26, r30
  18:	ae 5b       	subi	r26, 0xBE	; 190
  1a:	bf 4f       	sbci	r27, 0xFF	; 255
  1c:	8d 91       	ld	r24, X+
  1e:	9c 91       	ld	r25, X
  20:	11 97       	sbiw	r26, 0x01	; 1

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	28 17       	cp	r18, r24
  24:	39 07       	cpc	r19, r25
  26:	01 f4       	brne	.+0      	; 0x28 <_ZN14HardwareSerial4readEv+0x28>
  28:	2f ef       	ldi	r18, 0xFF	; 255
  2a:	3f ef       	ldi	r19, 0xFF	; 255
  2c:	00 c0       	rjmp	.+0      	; 0x2e <_ZN14HardwareSerial4readEv+0x2e>
{
  _rx_buffer = rx_buffer;
  2e:	8d 91       	ld	r24, X+
  30:	9c 91       	ld	r25, X
  32:	11 97       	sbiw	r26, 0x01	; 1
  34:	e8 0f       	add	r30, r24
  36:	f9 1f       	adc	r31, r25
  38:	20 81       	ld	r18, Z
  _tx_buffer = tx_buffer;
  3a:	8d 91       	ld	r24, X+
  3c:	9c 91       	ld	r25, X
  3e:	11 97       	sbiw	r26, 0x01	; 1
  40:	01 96       	adiw	r24, 0x01	; 1
  42:	8f 73       	andi	r24, 0x3F	; 63
  44:	90 70       	andi	r25, 0x00	; 0
  _ubrrh = ubrrh;
  46:	11 96       	adiw	r26, 0x01	; 1
  48:	9c 93       	st	X, r25
  4a:	8e 93       	st	-X, r24
  4c:	30 e0       	ldi	r19, 0x00	; 0
  4e:	c9 01       	movw	r24, r18
  50:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5flushEv:

00000000 <_ZN14HardwareSerial5flushEv>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	fc 01       	movw	r30, r24
   2:	86 85       	ldd	r24, Z+14	; 0x0e
   4:	97 85       	ldd	r25, Z+15	; 0x0f
   6:	dc 01       	movw	r26, r24
   8:	a0 5c       	subi	r26, 0xC0	; 192
   a:	bf 4f       	sbci	r27, 0xFF	; 255
   c:	fc 01       	movw	r30, r24
   e:	ee 5b       	subi	r30, 0xBE	; 190
  10:	ff 4f       	sbci	r31, 0xFF	; 255
  12:	2d 91       	ld	r18, X+
  14:	3c 91       	ld	r19, X
  16:	11 97       	sbiw	r26, 0x01	; 1
  18:	80 81       	ld	r24, Z
  1a:	91 81       	ldd	r25, Z+1	; 0x01
  1c:	28 17       	cp	r18, r24
  1e:	39 07       	cpc	r19, r25
  20:	01 f4       	brne	.+0      	; 0x22 <_ZN14HardwareSerial5flushEv+0x22>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	08 95       	ret

Disassembly of section .text._ZN14HardwareSerial5writeEh:

00000000 <_ZN14HardwareSerial5writeEh>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	46 2f       	mov	r20, r22
   8:	ee 85       	ldd	r30, Y+14	; 0x0e
   a:	ff 85       	ldd	r31, Y+15	; 0x0f
   c:	e0 5c       	subi	r30, 0xC0	; 192
   e:	ff 4f       	sbci	r31, 0xFF	; 255
  10:	80 81       	ld	r24, Z
  12:	91 81       	ldd	r25, Z+1	; 0x01
  14:	e0 54       	subi	r30, 0x40	; 64
  16:	f0 40       	sbci	r31, 0x00	; 0
  18:	01 96       	adiw	r24, 0x01	; 1
  1a:	60 e4       	ldi	r22, 0x40	; 64
  1c:	70 e0       	ldi	r23, 0x00	; 0
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZN14HardwareSerial5writeEh>

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	9c 01       	movw	r18, r24
  24:	df 01       	movw	r26, r30
  26:	ae 5b       	subi	r26, 0xBE	; 190
  28:	bf 4f       	sbci	r27, 0xFF	; 255
  2a:	8d 91       	ld	r24, X+
  2c:	9c 91       	ld	r25, X
{
  _rx_buffer = rx_buffer;
  2e:	11 97       	sbiw	r26, 0x01	; 1
  30:	28 17       	cp	r18, r24
  32:	39 07       	cpc	r19, r25
  34:	01 f0       	breq	.+0      	; 0x36 <_ZN14HardwareSerial5writeEh+0x36>
  36:	e0 5c       	subi	r30, 0xC0	; 192
  38:	ff 4f       	sbci	r31, 0xFF	; 255
  _tx_buffer = tx_buffer;
  3a:	80 81       	ld	r24, Z
  3c:	91 81       	ldd	r25, Z+1	; 0x01
  3e:	e0 54       	subi	r30, 0x40	; 64
  40:	f0 40       	sbci	r31, 0x00	; 0
  42:	e8 0f       	add	r30, r24
  44:	f9 1f       	adc	r31, r25
  _ubrrh = ubrrh;
  46:	40 83       	st	Z, r20
  48:	ee 85       	ldd	r30, Y+14	; 0x0e
  4a:	ff 85       	ldd	r31, Y+15	; 0x0f
  4c:	e0 5c       	subi	r30, 0xC0	; 192
  4e:	ff 4f       	sbci	r31, 0xFF	; 255
  50:	31 83       	std	Z+1, r19	; 0x01
  _ubrrl = ubrrl;
  52:	20 83       	st	Z, r18
  54:	ee 89       	ldd	r30, Y+22	; 0x16
  56:	ff 89       	ldd	r31, Y+23	; 0x17
  58:	20 81       	ld	r18, Z
  5a:	81 e0       	ldi	r24, 0x01	; 1
  5c:	90 e0       	ldi	r25, 0x00	; 0
  _ucsra = ucsra;
  5e:	0d 8c       	ldd	r0, Y+29	; 0x1d
  60:	00 c0       	rjmp	.+0      	; 0x62 <_ZN14HardwareSerial5writeEh+0x62>
  62:	88 0f       	add	r24, r24
  64:	99 1f       	adc	r25, r25
  66:	0a 94       	dec	r0
  68:	02 f4       	brpl	.+0      	; 0x6a <_ZN14HardwareSerial5writeEh+0x6a>
  _ucsrb = ucsrb;
  6a:	28 2b       	or	r18, r24
  6c:	20 83       	st	Z, r18
  6e:	81 e0       	ldi	r24, 0x01	; 1
  70:	90 e0       	ldi	r25, 0x00	; 0
  72:	df 91       	pop	r29
  74:	cf 91       	pop	r28
  _udr = udr;
  76:	08 95       	ret

Disassembly of section .text._GLOBAL__I_rx_buffer:

00000000 <_GLOBAL__I_rx_buffer>:
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
   0:	1f 93       	push	r17
   2:	10 92 00 00 	sts	0x0000, r1
   6:	10 92 00 00 	sts	0x0000, r1
   a:	28 ee       	ldi	r18, 0xE8	; 232
   c:	33 e0       	ldi	r19, 0x03	; 3
   e:	40 e0       	ldi	r20, 0x00	; 0
  10:	50 e0       	ldi	r21, 0x00	; 0
  12:	20 93 00 00 	sts	0x0000, r18
  16:	30 93 00 00 	sts	0x0000, r19
  1a:	40 93 00 00 	sts	0x0000, r20
  1e:	50 93 00 00 	sts	0x0000, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  22:	60 e0       	ldi	r22, 0x00	; 0
  24:	70 e0       	ldi	r23, 0x00	; 0
  26:	70 93 00 00 	sts	0x0000, r23
  2a:	60 93 00 00 	sts	0x0000, r22
{
  _rx_buffer = rx_buffer;
  2e:	80 e0       	ldi	r24, 0x00	; 0
  30:	90 e0       	ldi	r25, 0x00	; 0
  32:	90 93 00 00 	sts	0x0000, r25
  36:	80 93 00 00 	sts	0x0000, r24
  _tx_buffer = tx_buffer;
  3a:	80 e0       	ldi	r24, 0x00	; 0
  3c:	90 e0       	ldi	r25, 0x00	; 0
  3e:	90 93 00 00 	sts	0x0000, r25
  42:	80 93 00 00 	sts	0x0000, r24
  _ubrrh = ubrrh;
  46:	85 ec       	ldi	r24, 0xC5	; 197
  48:	90 e0       	ldi	r25, 0x00	; 0
  4a:	90 93 00 00 	sts	0x0000, r25
  4e:	80 93 00 00 	sts	0x0000, r24
  _ubrrl = ubrrl;
  52:	84 ec       	ldi	r24, 0xC4	; 196
  54:	90 e0       	ldi	r25, 0x00	; 0
  56:	90 93 00 00 	sts	0x0000, r25
  5a:	80 93 00 00 	sts	0x0000, r24
  _ucsra = ucsra;
  5e:	80 ec       	ldi	r24, 0xC0	; 192
  60:	90 e0       	ldi	r25, 0x00	; 0
  62:	90 93 00 00 	sts	0x0000, r25
  66:	80 93 00 00 	sts	0x0000, r24
  _ucsrb = ucsrb;
  6a:	81 ec       	ldi	r24, 0xC1	; 193
  6c:	90 e0       	ldi	r25, 0x00	; 0
  6e:	90 93 00 00 	sts	0x0000, r25
  72:	80 93 00 00 	sts	0x0000, r24
  _udr = udr;
  76:	86 ec       	ldi	r24, 0xC6	; 198
  78:	90 e0       	ldi	r25, 0x00	; 0
  7a:	90 93 00 00 	sts	0x0000, r25
  7e:	80 93 00 00 	sts	0x0000, r24
  _rxen = rxen;
  82:	14 e0       	ldi	r17, 0x04	; 4
  84:	10 93 00 00 	sts	0x0000, r17
  _txen = txen;
  88:	b3 e0       	ldi	r27, 0x03	; 3
  8a:	b0 93 00 00 	sts	0x0000, r27
  _rxcie = rxcie;
  8e:	a7 e0       	ldi	r26, 0x07	; 7
  90:	a0 93 00 00 	sts	0x0000, r26
  _udrie = udrie;
  94:	f5 e0       	ldi	r31, 0x05	; 5
  96:	f0 93 00 00 	sts	0x0000, r31
  _u2x = u2x;
  9a:	e1 e0       	ldi	r30, 0x01	; 1
  9c:	e0 93 00 00 	sts	0x0000, r30
  a0:	10 92 00 00 	sts	0x0000, r1
  a4:	10 92 00 00 	sts	0x0000, r1
  a8:	20 93 00 00 	sts	0x0000, r18
  ac:	30 93 00 00 	sts	0x0000, r19
  b0:	40 93 00 00 	sts	0x0000, r20
  b4:	50 93 00 00 	sts	0x0000, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
  b8:	70 93 00 00 	sts	0x0000, r23
  bc:	60 93 00 00 	sts	0x0000, r22
{
  _rx_buffer = rx_buffer;
  c0:	80 e0       	ldi	r24, 0x00	; 0
  c2:	90 e0       	ldi	r25, 0x00	; 0
  c4:	90 93 00 00 	sts	0x0000, r25
  c8:	80 93 00 00 	sts	0x0000, r24
  _tx_buffer = tx_buffer;
  cc:	80 e0       	ldi	r24, 0x00	; 0
  ce:	90 e0       	ldi	r25, 0x00	; 0
  d0:	90 93 00 00 	sts	0x0000, r25
  d4:	80 93 00 00 	sts	0x0000, r24
  _ubrrh = ubrrh;
  d8:	8d ec       	ldi	r24, 0xCD	; 205
  da:	90 e0       	ldi	r25, 0x00	; 0
  dc:	90 93 00 00 	sts	0x0000, r25
  e0:	80 93 00 00 	sts	0x0000, r24
  _ubrrl = ubrrl;
  e4:	8c ec       	ldi	r24, 0xCC	; 204
  e6:	90 e0       	ldi	r25, 0x00	; 0
  e8:	90 93 00 00 	sts	0x0000, r25
  ec:	80 93 00 00 	sts	0x0000, r24
  _ucsra = ucsra;
  f0:	88 ec       	ldi	r24, 0xC8	; 200
  f2:	90 e0       	ldi	r25, 0x00	; 0
  f4:	90 93 00 00 	sts	0x0000, r25
  f8:	80 93 00 00 	sts	0x0000, r24
  _ucsrb = ucsrb;
  fc:	89 ec       	ldi	r24, 0xC9	; 201
  fe:	90 e0       	ldi	r25, 0x00	; 0
 100:	90 93 00 00 	sts	0x0000, r25
 104:	80 93 00 00 	sts	0x0000, r24
  _udr = udr;
 108:	8e ec       	ldi	r24, 0xCE	; 206
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	90 93 00 00 	sts	0x0000, r25
 110:	80 93 00 00 	sts	0x0000, r24
  _rxen = rxen;
 114:	10 93 00 00 	sts	0x0000, r17
  _txen = txen;
 118:	b0 93 00 00 	sts	0x0000, r27
  _rxcie = rxcie;
 11c:	a0 93 00 00 	sts	0x0000, r26
  _udrie = udrie;
 120:	f0 93 00 00 	sts	0x0000, r31
  _u2x = u2x;
 124:	e0 93 00 00 	sts	0x0000, r30
 128:	10 92 00 00 	sts	0x0000, r1
 12c:	10 92 00 00 	sts	0x0000, r1
 130:	20 93 00 00 	sts	0x0000, r18
 134:	30 93 00 00 	sts	0x0000, r19
 138:	40 93 00 00 	sts	0x0000, r20
 13c:	50 93 00 00 	sts	0x0000, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
 140:	70 93 00 00 	sts	0x0000, r23
 144:	60 93 00 00 	sts	0x0000, r22
{
  _rx_buffer = rx_buffer;
 148:	80 e0       	ldi	r24, 0x00	; 0
 14a:	90 e0       	ldi	r25, 0x00	; 0
 14c:	90 93 00 00 	sts	0x0000, r25
 150:	80 93 00 00 	sts	0x0000, r24
  _tx_buffer = tx_buffer;
 154:	80 e0       	ldi	r24, 0x00	; 0
 156:	90 e0       	ldi	r25, 0x00	; 0
 158:	90 93 00 00 	sts	0x0000, r25
 15c:	80 93 00 00 	sts	0x0000, r24
  _ubrrh = ubrrh;
 160:	85 ed       	ldi	r24, 0xD5	; 213
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	90 93 00 00 	sts	0x0000, r25
 168:	80 93 00 00 	sts	0x0000, r24
  _ubrrl = ubrrl;
 16c:	84 ed       	ldi	r24, 0xD4	; 212
 16e:	90 e0       	ldi	r25, 0x00	; 0
 170:	90 93 00 00 	sts	0x0000, r25
 174:	80 93 00 00 	sts	0x0000, r24
  _ucsra = ucsra;
 178:	80 ed       	ldi	r24, 0xD0	; 208
 17a:	90 e0       	ldi	r25, 0x00	; 0
 17c:	90 93 00 00 	sts	0x0000, r25
 180:	80 93 00 00 	sts	0x0000, r24
  _ucsrb = ucsrb;
 184:	81 ed       	ldi	r24, 0xD1	; 209
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	90 93 00 00 	sts	0x0000, r25
 18c:	80 93 00 00 	sts	0x0000, r24
  _udr = udr;
 190:	86 ed       	ldi	r24, 0xD6	; 214
 192:	90 e0       	ldi	r25, 0x00	; 0
 194:	90 93 00 00 	sts	0x0000, r25
 198:	80 93 00 00 	sts	0x0000, r24
  _rxen = rxen;
 19c:	10 93 00 00 	sts	0x0000, r17
  _txen = txen;
 1a0:	b0 93 00 00 	sts	0x0000, r27
  _rxcie = rxcie;
 1a4:	a0 93 00 00 	sts	0x0000, r26
  _udrie = udrie;
 1a8:	f0 93 00 00 	sts	0x0000, r31
  _u2x = u2x;
 1ac:	e0 93 00 00 	sts	0x0000, r30
 1b0:	10 92 00 00 	sts	0x0000, r1
 1b4:	10 92 00 00 	sts	0x0000, r1
 1b8:	20 93 00 00 	sts	0x0000, r18
 1bc:	30 93 00 00 	sts	0x0000, r19
 1c0:	40 93 00 00 	sts	0x0000, r20
 1c4:	50 93 00 00 	sts	0x0000, r21

HardwareSerial::HardwareSerial(ring_buffer *rx_buffer, ring_buffer *tx_buffer,
  volatile uint8_t *ubrrh, volatile uint8_t *ubrrl,
  volatile uint8_t *ucsra, volatile uint8_t *ucsrb,
  volatile uint8_t *udr,
  uint8_t rxen, uint8_t txen, uint8_t rxcie, uint8_t udrie, uint8_t u2x)
 1c8:	70 93 00 00 	sts	0x0000, r23
 1cc:	60 93 00 00 	sts	0x0000, r22
{
  _rx_buffer = rx_buffer;
 1d0:	80 e0       	ldi	r24, 0x00	; 0
 1d2:	90 e0       	ldi	r25, 0x00	; 0
 1d4:	90 93 00 00 	sts	0x0000, r25
 1d8:	80 93 00 00 	sts	0x0000, r24
  _tx_buffer = tx_buffer;
 1dc:	80 e0       	ldi	r24, 0x00	; 0
 1de:	90 e0       	ldi	r25, 0x00	; 0
 1e0:	90 93 00 00 	sts	0x0000, r25
 1e4:	80 93 00 00 	sts	0x0000, r24
  _ubrrh = ubrrh;
 1e8:	85 e3       	ldi	r24, 0x35	; 53
 1ea:	91 e0       	ldi	r25, 0x01	; 1
 1ec:	90 93 00 00 	sts	0x0000, r25
 1f0:	80 93 00 00 	sts	0x0000, r24
  _ubrrl = ubrrl;
 1f4:	84 e3       	ldi	r24, 0x34	; 52
 1f6:	91 e0       	ldi	r25, 0x01	; 1
 1f8:	90 93 00 00 	sts	0x0000, r25
 1fc:	80 93 00 00 	sts	0x0000, r24
  _ucsra = ucsra;
 200:	80 e3       	ldi	r24, 0x30	; 48
 202:	91 e0       	ldi	r25, 0x01	; 1
 204:	90 93 00 00 	sts	0x0000, r25
 208:	80 93 00 00 	sts	0x0000, r24
  _ucsrb = ucsrb;
 20c:	81 e3       	ldi	r24, 0x31	; 49
 20e:	91 e0       	ldi	r25, 0x01	; 1
 210:	90 93 00 00 	sts	0x0000, r25
 214:	80 93 00 00 	sts	0x0000, r24
  _udr = udr;
 218:	86 e3       	ldi	r24, 0x36	; 54
 21a:	91 e0       	ldi	r25, 0x01	; 1
 21c:	90 93 00 00 	sts	0x0000, r25
 220:	80 93 00 00 	sts	0x0000, r24
  _rxen = rxen;
 224:	10 93 00 00 	sts	0x0000, r17
  _txen = txen;
 228:	b0 93 00 00 	sts	0x0000, r27
  _rxcie = rxcie;
 22c:	a0 93 00 00 	sts	0x0000, r26
  _udrie = udrie;
 230:	f0 93 00 00 	sts	0x0000, r31
  _u2x = u2x;
 234:	e0 93 00 00 	sts	0x0000, r30
#endif
#if defined(UBRR2H)
  HardwareSerial Serial2(&rx_buffer2, &tx_buffer2, &UBRR2H, &UBRR2L, &UCSR2A, &UCSR2B, &UDR2, RXEN2, TXEN2, RXCIE2, UDRIE2, U2X2);
#endif
#if defined(UBRR3H)
  HardwareSerial Serial3(&rx_buffer3, &tx_buffer3, &UBRR3H, &UBRR3L, &UCSR3A, &UCSR3B, &UDR3, RXEN3, TXEN3, RXCIE3, UDRIE3, U2X3);
 238:	1f 91       	pop	r17
 23a:	08 95       	ret

IPAddress.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000abc  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      000010d9  00000000  00000000  00000af0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._ZN9IPAddressC2Ehhhh 00000018  00000000  00000000  00001bc9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._ZN9IPAddressC1Ehhhh 00000018  00000000  00000000  00001be1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._GLOBAL__I__ZN9IPAddressC2Ev 0000001e  00000000  00000000  00001bf9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .ctors        00000002  00000000  00000000  00001c17  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
  9 .text._ZNK9IPAddress7printToER5Print 00000084  00000000  00000000  00001c19  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZN9IPAddresseqEPKh 0000001e  00000000  00000000  00001c9d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN9IPAddressaSEm 00000024  00000000  00000000  00001cbb  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._ZN9IPAddressaSEPKh 0000001a  00000000  00000000  00001cdf  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .text._ZN9IPAddressC1EPKh 00000022  00000000  00000000  00001cf9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._ZN9IPAddressC2EPKh 00000022  00000000  00000000  00001d1b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZN9IPAddressC1Em 0000002c  00000000  00000000  00001d3d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN9IPAddressC2Em 0000002c  00000000  00000000  00001d69  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN9IPAddressC1Ev 00000014  00000000  00000000  00001d95  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN9IPAddressC2Ev 00000014  00000000  00000000  00001da9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .rodata._ZTV9IPAddress 00000006  00000000  00000000  00001dbd  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA
 20 .bss._ZL11INADDR_NONE 00000006  00000000  00000000  00001dc3  2**0
                  ALLOC
 21 .rodata._ZTV9Printable 00000006  00000000  00000000  00001dc3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA

Disassembly of section .text._ZN9IPAddressC2Ehhhh:

00000000 <_ZN9IPAddressC2Ehhhh>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	0f 93       	push	r16
   2:	fc 01       	movw	r30, r24
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	91 83       	std	Z+1, r25	; 0x01
{
    memset(_address, 0, sizeof(_address));
   a:	80 83       	st	Z, r24
   c:	62 83       	std	Z+2, r22	; 0x02
   e:	43 83       	std	Z+3, r20	; 0x03
  10:	24 83       	std	Z+4, r18	; 0x04
}
  12:	05 83       	std	Z+5, r16	; 0x05
  14:	0f 91       	pop	r16
  16:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC1Ehhhh:

00000000 <_ZN9IPAddressC1Ehhhh>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	0f 93       	push	r16
   2:	fc 01       	movw	r30, r24
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	91 83       	std	Z+1, r25	; 0x01
{
    memset(_address, 0, sizeof(_address));
   a:	80 83       	st	Z, r24
   c:	62 83       	std	Z+2, r22	; 0x02
   e:	43 83       	std	Z+3, r20	; 0x03
  10:	24 83       	std	Z+4, r18	; 0x04
}
  12:	05 83       	std	Z+5, r16	; 0x05
  14:	0f 91       	pop	r16
  16:	08 95       	ret

Disassembly of section .text._GLOBAL__I__ZN9IPAddressC2Ev:

00000000 <_GLOBAL__I__ZN9IPAddressC2Ev>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	80 e0       	ldi	r24, 0x00	; 0
   2:	90 e0       	ldi	r25, 0x00	; 0
   4:	90 93 00 00 	sts	0x0000, r25
   8:	80 93 00 00 	sts	0x0000, r24
{
    memset(_address, 0, sizeof(_address));
   c:	10 92 00 00 	sts	0x0000, r1
  10:	10 92 00 00 	sts	0x0000, r1
}
  14:	10 92 00 00 	sts	0x0000, r1
  18:	10 92 00 00 	sts	0x0000, r1
  1c:	08 95       	ret

Disassembly of section .text._ZNK9IPAddress7printToER5Print:

00000000 <_ZNK9IPAddress7printToER5Print>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	8f 92       	push	r8
   2:	9f 92       	push	r9
   4:	af 92       	push	r10
   6:	bf 92       	push	r11
   8:	cf 92       	push	r12
{
    memset(_address, 0, sizeof(_address));
   a:	df 92       	push	r13
   c:	ef 92       	push	r14
   e:	ff 92       	push	r15
  10:	0f 93       	push	r16
}
  12:	1f 93       	push	r17
  14:	cf 93       	push	r28
  16:	df 93       	push	r29
  18:	4c 01       	movw	r8, r24
  1a:	6b 01       	movw	r12, r22
  1c:	7c 01       	movw	r14, r24
  1e:	aa 24       	eor	r10, r10
  20:	bb 24       	eor	r11, r11
  22:	c0 e0       	ldi	r28, 0x00	; 0
  24:	d0 e0       	ldi	r29, 0x00	; 0
  26:	c6 01       	movw	r24, r12
  28:	f7 01       	movw	r30, r14
  2a:	62 81       	ldd	r22, Z+2	; 0x02
  2c:	4a e0       	ldi	r20, 0x0A	; 10
  2e:	50 e0       	ldi	r21, 0x00	; 0
  30:	0e 94 00 00 	call	0	; 0x0 <_ZNK9IPAddress7printToER5Print>
  34:	8c 01       	movw	r16, r24
  36:	c6 01       	movw	r24, r12
  38:	6e e2       	ldi	r22, 0x2E	; 46
  3a:	0e 94 00 00 	call	0	; 0x0 <_ZNK9IPAddress7printToER5Print>
  3e:	08 0f       	add	r16, r24
  40:	19 1f       	adc	r17, r25
  42:	a0 0e       	add	r10, r16
  44:	b1 1e       	adc	r11, r17
  46:	21 96       	adiw	r28, 0x01	; 1
  48:	08 94       	sec
  4a:	e1 1c       	adc	r14, r1
  4c:	f1 1c       	adc	r15, r1
  4e:	c3 30       	cpi	r28, 0x03	; 3
  50:	d1 05       	cpc	r29, r1
  52:	01 f4       	brne	.+0      	; 0x54 <_ZNK9IPAddress7printToER5Print+0x54>
  54:	c6 01       	movw	r24, r12
  56:	f4 01       	movw	r30, r8
  58:	65 81       	ldd	r22, Z+5	; 0x05
  5a:	4a e0       	ldi	r20, 0x0A	; 10
  5c:	50 e0       	ldi	r21, 0x00	; 0
  5e:	0e 94 00 00 	call	0	; 0x0 <_ZNK9IPAddress7printToER5Print>
  62:	95 01       	movw	r18, r10
  64:	28 0f       	add	r18, r24
  66:	39 1f       	adc	r19, r25
  68:	c9 01       	movw	r24, r18
  6a:	df 91       	pop	r29
  6c:	cf 91       	pop	r28
  6e:	1f 91       	pop	r17
  70:	0f 91       	pop	r16
  72:	ff 90       	pop	r15
  74:	ef 90       	pop	r14
  76:	df 90       	pop	r13
  78:	cf 90       	pop	r12
  7a:	bf 90       	pop	r11
  7c:	af 90       	pop	r10
  7e:	9f 90       	pop	r9
  80:	8f 90       	pop	r8
  82:	08 95       	ret

Disassembly of section .text._ZN9IPAddresseqEPKh:

00000000 <_ZN9IPAddresseqEPKh>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	9c 01       	movw	r18, r24
   2:	2e 5f       	subi	r18, 0xFE	; 254
   4:	3f 4f       	sbci	r19, 0xFF	; 255
   6:	cb 01       	movw	r24, r22
   8:	b9 01       	movw	r22, r18
{
    memset(_address, 0, sizeof(_address));
   a:	44 e0       	ldi	r20, 0x04	; 4
   c:	50 e0       	ldi	r21, 0x00	; 0
   e:	0e 94 00 00 	call	0	; 0x0 <_ZN9IPAddresseqEPKh>
}
  12:	9c 01       	movw	r18, r24
  14:	80 e0       	ldi	r24, 0x00	; 0
  16:	23 2b       	or	r18, r19
  18:	01 f4       	brne	.+0      	; 0x1a <_ZN9IPAddresseqEPKh+0x1a>
  1a:	81 e0       	ldi	r24, 0x01	; 1
  1c:	08 95       	ret

Disassembly of section .text._ZN9IPAddressaSEm:

00000000 <_ZN9IPAddressaSEm>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	00 d0       	rcall	.+0      	; 0x6 <_ZN9IPAddressaSEm+0x6>
   6:	0f 92       	push	r0
   8:	cd b7       	in	r28, 0x3d	; 61
{
    memset(_address, 0, sizeof(_address));
   a:	de b7       	in	r29, 0x3e	; 62
   c:	fc 01       	movw	r30, r24
   e:	42 83       	std	Z+2, r20	; 0x02
  10:	53 83       	std	Z+3, r21	; 0x03
}
  12:	64 83       	std	Z+4, r22	; 0x04
  14:	75 83       	std	Z+5, r23	; 0x05
  16:	0f 90       	pop	r0
  18:	0f 90       	pop	r0
  1a:	0f 90       	pop	r0
  1c:	0f 90       	pop	r0
  1e:	cf 91       	pop	r28
  20:	df 91       	pop	r29
  22:	08 95       	ret

Disassembly of section .text._ZN9IPAddressaSEPKh:

00000000 <_ZN9IPAddressaSEPKh>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	9c 01       	movw	r18, r24
   2:	fb 01       	movw	r30, r22
   4:	80 81       	ld	r24, Z
   6:	91 81       	ldd	r25, Z+1	; 0x01
   8:	a2 81       	ldd	r26, Z+2	; 0x02
{
    memset(_address, 0, sizeof(_address));
   a:	b3 81       	ldd	r27, Z+3	; 0x03
   c:	f9 01       	movw	r30, r18
   e:	82 83       	std	Z+2, r24	; 0x02
  10:	93 83       	std	Z+3, r25	; 0x03
}
  12:	a4 83       	std	Z+4, r26	; 0x04
  14:	b5 83       	std	Z+5, r27	; 0x05
  16:	c9 01       	movw	r24, r18
  18:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC1EPKh:

00000000 <_ZN9IPAddressC1EPKh>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	9c 01       	movw	r18, r24
   2:	fb 01       	movw	r30, r22
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	d9 01       	movw	r26, r18
{
    memset(_address, 0, sizeof(_address));
   a:	8d 93       	st	X+, r24
   c:	9c 93       	st	X, r25
   e:	80 81       	ld	r24, Z
  10:	91 81       	ldd	r25, Z+1	; 0x01
}
  12:	a2 81       	ldd	r26, Z+2	; 0x02
  14:	b3 81       	ldd	r27, Z+3	; 0x03
  16:	f9 01       	movw	r30, r18
  18:	82 83       	std	Z+2, r24	; 0x02
  1a:	93 83       	std	Z+3, r25	; 0x03
  1c:	a4 83       	std	Z+4, r26	; 0x04
  1e:	b5 83       	std	Z+5, r27	; 0x05
  20:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2EPKh:

00000000 <_ZN9IPAddressC2EPKh>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	9c 01       	movw	r18, r24
   2:	fb 01       	movw	r30, r22
   4:	80 e0       	ldi	r24, 0x00	; 0
   6:	90 e0       	ldi	r25, 0x00	; 0
   8:	d9 01       	movw	r26, r18
{
    memset(_address, 0, sizeof(_address));
   a:	8d 93       	st	X+, r24
   c:	9c 93       	st	X, r25
   e:	80 81       	ld	r24, Z
  10:	91 81       	ldd	r25, Z+1	; 0x01
}
  12:	a2 81       	ldd	r26, Z+2	; 0x02
  14:	b3 81       	ldd	r27, Z+3	; 0x03
  16:	f9 01       	movw	r30, r18
  18:	82 83       	std	Z+2, r24	; 0x02
  1a:	93 83       	std	Z+3, r25	; 0x03
  1c:	a4 83       	std	Z+4, r26	; 0x04
  1e:	b5 83       	std	Z+5, r27	; 0x05
  20:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC1Em:

00000000 <_ZN9IPAddressC1Em>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	00 d0       	rcall	.+0      	; 0x6 <_ZN9IPAddressC1Em+0x6>
   6:	0f 92       	push	r0
   8:	cd b7       	in	r28, 0x3d	; 61
{
    memset(_address, 0, sizeof(_address));
   a:	de b7       	in	r29, 0x3e	; 62
   c:	fc 01       	movw	r30, r24
   e:	80 e0       	ldi	r24, 0x00	; 0
  10:	90 e0       	ldi	r25, 0x00	; 0
}
  12:	91 83       	std	Z+1, r25	; 0x01
  14:	80 83       	st	Z, r24
  16:	42 83       	std	Z+2, r20	; 0x02
  18:	53 83       	std	Z+3, r21	; 0x03
  1a:	64 83       	std	Z+4, r22	; 0x04
  1c:	75 83       	std	Z+5, r23	; 0x05
  1e:	0f 90       	pop	r0
  20:	0f 90       	pop	r0
  22:	0f 90       	pop	r0
  24:	0f 90       	pop	r0
  26:	cf 91       	pop	r28
  28:	df 91       	pop	r29
  2a:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2Em:

00000000 <_ZN9IPAddressC2Em>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	df 93       	push	r29
   2:	cf 93       	push	r28
   4:	00 d0       	rcall	.+0      	; 0x6 <_ZN9IPAddressC2Em+0x6>
   6:	0f 92       	push	r0
   8:	cd b7       	in	r28, 0x3d	; 61
{
    memset(_address, 0, sizeof(_address));
   a:	de b7       	in	r29, 0x3e	; 62
   c:	fc 01       	movw	r30, r24
   e:	80 e0       	ldi	r24, 0x00	; 0
  10:	90 e0       	ldi	r25, 0x00	; 0
}
  12:	91 83       	std	Z+1, r25	; 0x01
  14:	80 83       	st	Z, r24
  16:	42 83       	std	Z+2, r20	; 0x02
  18:	53 83       	std	Z+3, r21	; 0x03
  1a:	64 83       	std	Z+4, r22	; 0x04
  1c:	75 83       	std	Z+5, r23	; 0x05
  1e:	0f 90       	pop	r0
  20:	0f 90       	pop	r0
  22:	0f 90       	pop	r0
  24:	0f 90       	pop	r0
  26:	cf 91       	pop	r28
  28:	df 91       	pop	r29
  2a:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC1Ev:

00000000 <_ZN9IPAddressC1Ev>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	fc 01       	movw	r30, r24
   2:	80 e0       	ldi	r24, 0x00	; 0
   4:	90 e0       	ldi	r25, 0x00	; 0
   6:	91 83       	std	Z+1, r25	; 0x01
   8:	80 83       	st	Z, r24
{
    memset(_address, 0, sizeof(_address));
   a:	12 82       	std	Z+2, r1	; 0x02
   c:	13 82       	std	Z+3, r1	; 0x03
   e:	14 82       	std	Z+4, r1	; 0x04
  10:	15 82       	std	Z+5, r1	; 0x05
}
  12:	08 95       	ret

Disassembly of section .text._ZN9IPAddressC2Ev:

00000000 <_ZN9IPAddressC2Ev>:

#include <Arduino.h>
#include <IPAddress.h>

IPAddress::IPAddress()
   0:	fc 01       	movw	r30, r24
   2:	80 e0       	ldi	r24, 0x00	; 0
   4:	90 e0       	ldi	r25, 0x00	; 0
   6:	91 83       	std	Z+1, r25	; 0x01
   8:	80 83       	st	Z, r24
{
    memset(_address, 0, sizeof(_address));
   a:	12 82       	std	Z+2, r1	; 0x02
   c:	13 82       	std	Z+3, r1	; 0x03
   e:	14 82       	std	Z+4, r1	; 0x04
  10:	15 82       	std	Z+5, r1	; 0x05
}
  12:	08 95       	ret

Print.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000036  2**0
                  ALLOC
  3 .stab         00001008  00000000  00000000  00000038  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      000013e4  00000000  00000000  00001040  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._ZN5Print5writeEPKhj 00000054  00000000  00000000  00002424  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._ZN5Print5printEPK19__FlashStringHelper 00000046  00000000  00000000  00002478  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._ZN5Print5printEc 00000010  00000000  00000000  000024be  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text._ZN5Print5printERK9Printable 00000016  00000000  00000000  000024ce  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text._ZN5Print7printlnEv 00000040  00000000  00000000  000024e4  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 10 .text._ZN5Print7printlnEPK19__FlashStringHelper 00000028  00000000  00000000  00002524  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN5Print7printlnEc 00000030  00000000  00000000  0000254c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._ZN5Print7printlnERK9Printable 00000034  00000000  00000000  0000257c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text._ZN5Print5writeEPKc 00000028  00000000  00000000  000025b0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._ZN5Print11printNumberEmh 000000c8  00000000  00000000  000025d8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZN5Print5printEmi 0000001e  00000000  00000000  000026a0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN5Print7printlnEmi 00000028  00000000  00000000  000026be  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN5Print5printEji 00000022  00000000  00000000  000026e6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN5Print7printlnEji 0000003a  00000000  00000000  00002708  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZN5Print5printEhi 00000024  00000000  00000000  00002742  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZN5Print7printlnEhi 0000003c  00000000  00000000  00002766  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text._ZN5Print5printEli 00000080  00000000  00000000  000027a2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text._ZN5Print7printlnEli 00000028  00000000  00000000  00002822  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text._ZN5Print5printEii 00000026  00000000  00000000  0000284a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text._ZN5Print7printlnEii 0000003e  00000000  00000000  00002870  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text._ZN5Print5printEPKc 00000006  00000000  00000000  000028ae  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text._ZN5Print10printFloatEdh 00000136  00000000  00000000  000028b4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text._ZN5Print5printEdi 00000006  00000000  00000000  000029ea  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text._ZN5Print7printlnEdi 00000026  00000000  00000000  000029f0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text._ZN5Print7printlnEPKc 00000026  00000000  00000000  00002a16  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text._ZN5Print5printERK6String 00000066  00000000  00000000  00002a3c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .text._ZN5Print7printlnERK6String 00000028  00000000  00000000  00002aa2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .rodata._ZTV5Print 00000008  00000000  00000000  00002aca  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, DATA

Disassembly of section .text._ZN5Print5writeEPKhj:

00000000 <_ZN5Print5writeEPKhj>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
{
  size_t n = print(s);
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
  n += println();
  10:	7c 01       	movw	r14, r24
  12:	6b 01       	movw	r12, r22
  14:	8a 01       	movw	r16, r20
  16:	c0 e0       	ldi	r28, 0x00	; 0
  18:	d0 e0       	ldi	r29, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <_ZN5Print5writeEPKhj+0x1c>
  return n;
}
  1c:	d6 01       	movw	r26, r12
  1e:	6d 91       	ld	r22, X+
  20:	6d 01       	movw	r12, r26
  22:	d7 01       	movw	r26, r14
  24:	ed 91       	ld	r30, X+
  26:	fc 91       	ld	r31, X
  28:	01 90       	ld	r0, Z+
  2a:	f0 81       	ld	r31, Z
  2c:	e0 2d       	mov	r30, r0
  2e:	c7 01       	movw	r24, r14
  30:	19 95       	eicall
  32:	c8 0f       	add	r28, r24
  34:	d9 1f       	adc	r29, r25
  36:	01 50       	subi	r16, 0x01	; 1
  38:	10 40       	sbci	r17, 0x00	; 0
  3a:	01 15       	cp	r16, r1
  3c:	11 05       	cpc	r17, r1
  3e:	01 f4       	brne	.+0      	; 0x40 <_ZN5Print5writeEPKhj+0x40>
  40:	ce 01       	movw	r24, r28
  42:	df 91       	pop	r29
  44:	cf 91       	pop	r28
  46:	1f 91       	pop	r17
  48:	0f 91       	pop	r16
  4a:	ff 90       	pop	r15
  4c:	ef 90       	pop	r14
  4e:	df 90       	pop	r13
  50:	cf 90       	pop	r12
  52:	08 95       	ret

Disassembly of section .text._ZN5Print5printEPK19__FlashStringHelper:

00000000 <_ZN5Print5printEPK19__FlashStringHelper>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
{
  size_t n = print(s);
   a:	df 93       	push	r29
   c:	7c 01       	movw	r14, r24
   e:	8b 01       	movw	r16, r22
  n += println();
  10:	c0 e0       	ldi	r28, 0x00	; 0
  12:	d0 e0       	ldi	r29, 0x00	; 0
  14:	f8 01       	movw	r30, r16
  16:	0f 5f       	subi	r16, 0xFF	; 255
  18:	1f 4f       	sbci	r17, 0xFF	; 255
  1a:	64 91       	lpm	r22, Z+
  return n;
}
  1c:	66 23       	and	r22, r22
  1e:	01 f0       	breq	.+0      	; 0x20 <_ZN5Print5printEPK19__FlashStringHelper+0x20>
  20:	d7 01       	movw	r26, r14
  22:	ed 91       	ld	r30, X+
  24:	fc 91       	ld	r31, X
  26:	01 90       	ld	r0, Z+
  28:	f0 81       	ld	r31, Z
  2a:	e0 2d       	mov	r30, r0
  2c:	c7 01       	movw	r24, r14
  2e:	19 95       	eicall
  30:	c8 0f       	add	r28, r24
  32:	d9 1f       	adc	r29, r25
  34:	00 c0       	rjmp	.+0      	; 0x36 <_ZN5Print5printEPK19__FlashStringHelper+0x36>
  36:	ce 01       	movw	r24, r28
  38:	df 91       	pop	r29
  3a:	cf 91       	pop	r28
  3c:	1f 91       	pop	r17
  3e:	0f 91       	pop	r16
  40:	ff 90       	pop	r15
  42:	ef 90       	pop	r14
  44:	08 95       	ret

Disassembly of section .text._ZN5Print5printEc:

00000000 <_ZN5Print5printEc>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	dc 01       	movw	r26, r24
   2:	ed 91       	ld	r30, X+
   4:	fc 91       	ld	r31, X
   6:	01 90       	ld	r0, Z+
   8:	f0 81       	ld	r31, Z
{
  size_t n = print(s);
   a:	e0 2d       	mov	r30, r0
   c:	19 95       	eicall
   e:	08 95       	ret

Disassembly of section .text._ZN5Print5printERK9Printable:

00000000 <_ZN5Print5printERK9Printable>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	9c 01       	movw	r18, r24
   2:	db 01       	movw	r26, r22
   4:	ed 91       	ld	r30, X+
   6:	fc 91       	ld	r31, X
   8:	01 90       	ld	r0, Z+
{
  size_t n = print(s);
   a:	f0 81       	ld	r31, Z
   c:	e0 2d       	mov	r30, r0
   e:	cb 01       	movw	r24, r22
  n += println();
  10:	b9 01       	movw	r22, r18
  12:	19 95       	eicall
  14:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEv:

00000000 <_ZN5Print7printlnEv>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	8c 01       	movw	r16, r24
{
  size_t n = print(s);
   a:	dc 01       	movw	r26, r24
   c:	ed 91       	ld	r30, X+
   e:	fc 91       	ld	r31, X
  n += println();
  10:	01 90       	ld	r0, Z+
  12:	f0 81       	ld	r31, Z
  14:	e0 2d       	mov	r30, r0
  16:	6d e0       	ldi	r22, 0x0D	; 13
  18:	19 95       	eicall
  1a:	7c 01       	movw	r14, r24
  return n;
}
  1c:	d8 01       	movw	r26, r16
  1e:	ed 91       	ld	r30, X+
  20:	fc 91       	ld	r31, X
  22:	01 90       	ld	r0, Z+
  24:	f0 81       	ld	r31, Z
  26:	e0 2d       	mov	r30, r0
  28:	c8 01       	movw	r24, r16
  2a:	6a e0       	ldi	r22, 0x0A	; 10
  2c:	19 95       	eicall
  2e:	9c 01       	movw	r18, r24
  30:	2e 0d       	add	r18, r14
  32:	3f 1d       	adc	r19, r15
  34:	c9 01       	movw	r24, r18
  36:	1f 91       	pop	r17
  38:	0f 91       	pop	r16
  3a:	ff 90       	pop	r15
  3c:	ef 90       	pop	r14
  3e:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEPK19__FlashStringHelper:

00000000 <_ZN5Print7printlnEPK19__FlashStringHelper>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEPK19__FlashStringHelper>
   e:	8c 01       	movw	r16, r24
  n += println();
  10:	c7 01       	movw	r24, r14
  12:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEPK19__FlashStringHelper>
  16:	9c 01       	movw	r18, r24
  18:	20 0f       	add	r18, r16
  1a:	31 1f       	adc	r19, r17
  return n;
}
  1c:	c9 01       	movw	r24, r18
  1e:	1f 91       	pop	r17
  20:	0f 91       	pop	r16
  22:	ff 90       	pop	r15
  24:	ef 90       	pop	r14
  26:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEc:

00000000 <_ZN5Print7printlnEc>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	dc 01       	movw	r26, r24
   c:	ed 91       	ld	r30, X+
   e:	fc 91       	ld	r31, X
  n += println();
  10:	01 90       	ld	r0, Z+
  12:	f0 81       	ld	r31, Z
  14:	e0 2d       	mov	r30, r0
  16:	19 95       	eicall
  18:	8c 01       	movw	r16, r24
  1a:	c7 01       	movw	r24, r14
  return n;
}
  1c:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEc>
  20:	08 0f       	add	r16, r24
  22:	19 1f       	adc	r17, r25
  24:	c8 01       	movw	r24, r16
  26:	1f 91       	pop	r17
  28:	0f 91       	pop	r16
  2a:	ff 90       	pop	r15
  2c:	ef 90       	pop	r14
  2e:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnERK9Printable:

00000000 <_ZN5Print7printlnERK9Printable>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	db 01       	movw	r26, r22
   c:	ed 91       	ld	r30, X+
   e:	fc 91       	ld	r31, X
  n += println();
  10:	01 90       	ld	r0, Z+
  12:	f0 81       	ld	r31, Z
  14:	e0 2d       	mov	r30, r0
  16:	cb 01       	movw	r24, r22
  18:	b7 01       	movw	r22, r14
  1a:	19 95       	eicall
  return n;
}
  1c:	8c 01       	movw	r16, r24
  1e:	c7 01       	movw	r24, r14
  20:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnERK9Printable>
  24:	08 0f       	add	r16, r24
  26:	19 1f       	adc	r17, r25
  28:	c8 01       	movw	r24, r16
  2a:	1f 91       	pop	r17
  2c:	0f 91       	pop	r16
  2e:	ff 90       	pop	r15
  30:	ef 90       	pop	r14
  32:	08 95       	ret

Disassembly of section .text._ZN5Print5writeEPKc:

00000000 <_ZN5Print5writeEPKc>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
   4:	db 01       	movw	r26, r22
   6:	0d 90       	ld	r0, X+
   8:	00 20       	and	r0, r0
{
  size_t n = print(s);
   a:	01 f4       	brne	.+0      	; 0xc <_ZN5Print5writeEPKc+0xc>
   c:	11 97       	sbiw	r26, 0x01	; 1
   e:	a6 1b       	sub	r26, r22
  n += println();
  10:	b7 0b       	sbc	r27, r23
  12:	ec 01       	movw	r28, r24
  14:	e8 81       	ld	r30, Y
  16:	f9 81       	ldd	r31, Y+1	; 0x01
  18:	02 80       	ldd	r0, Z+2	; 0x02
  1a:	f3 81       	ldd	r31, Z+3	; 0x03
  return n;
}
  1c:	e0 2d       	mov	r30, r0
  1e:	ad 01       	movw	r20, r26
  20:	19 95       	eicall
  22:	df 91       	pop	r29
  24:	cf 91       	pop	r28
  26:	08 95       	ret

Disassembly of section .text._ZN5Print11printNumberEmh:

00000000 <_ZN5Print11printNumberEmh>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	4f 92       	push	r4
   2:	5f 92       	push	r5
   4:	7f 92       	push	r7
   6:	8f 92       	push	r8
   8:	9f 92       	push	r9
{
  size_t n = print(s);
   a:	af 92       	push	r10
   c:	bf 92       	push	r11
   e:	cf 92       	push	r12
  n += println();
  10:	df 92       	push	r13
  12:	ef 92       	push	r14
  14:	ff 92       	push	r15
  16:	0f 93       	push	r16
  18:	1f 93       	push	r17
  1a:	df 93       	push	r29
  return n;
}
  1c:	cf 93       	push	r28
  1e:	cd b7       	in	r28, 0x3d	; 61
  20:	de b7       	in	r29, 0x3e	; 62
  22:	a1 97       	sbiw	r28, 0x21	; 33
  24:	0f b6       	in	r0, 0x3f	; 63
  26:	f8 94       	cli
  28:	de bf       	out	0x3e, r29	; 62
  2a:	0f be       	out	0x3f, r0	; 63
  2c:	cd bf       	out	0x3d, r28	; 61
  2e:	2c 01       	movw	r4, r24
  30:	74 2e       	mov	r7, r20
  32:	cb 01       	movw	r24, r22
  34:	22 30       	cpi	r18, 0x02	; 2
  36:	00 f4       	brcc	.+0      	; 0x38 <_ZN5Print11printNumberEmh+0x38>
  38:	2a e0       	ldi	r18, 0x0A	; 10
  3a:	19 a2       	std	Y+33, r1	; 0x21
  3c:	31 e2       	ldi	r19, 0x21	; 33
  3e:	c3 2e       	mov	r12, r19
  40:	d1 2c       	mov	r13, r1
  42:	cc 0e       	add	r12, r28
  44:	dd 1e       	adc	r13, r29
  46:	82 2e       	mov	r8, r18
  48:	99 24       	eor	r9, r9
  4a:	aa 24       	eor	r10, r10
  4c:	bb 24       	eor	r11, r11
  4e:	67 2d       	mov	r22, r7
  50:	75 2f       	mov	r23, r21
  52:	a5 01       	movw	r20, r10
  54:	94 01       	movw	r18, r8
  56:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print11printNumberEmh>
  5a:	79 01       	movw	r14, r18
  5c:	8a 01       	movw	r16, r20
  5e:	c8 01       	movw	r24, r16
  60:	b7 01       	movw	r22, r14
  62:	a5 01       	movw	r20, r10
  64:	94 01       	movw	r18, r8
  66:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print11printNumberEmh>
  6a:	47 2d       	mov	r20, r7
  6c:	46 1b       	sub	r20, r22
  6e:	08 94       	sec
  70:	c1 08       	sbc	r12, r1
  72:	d1 08       	sbc	r13, r1
  74:	4a 30       	cpi	r20, 0x0A	; 10
  76:	04 f4       	brge	.+0      	; 0x78 <_ZN5Print11printNumberEmh+0x78>
  78:	40 5d       	subi	r20, 0xD0	; 208
  7a:	00 c0       	rjmp	.+0      	; 0x7c <_ZN5Print11printNumberEmh+0x7c>
  7c:	49 5c       	subi	r20, 0xC9	; 201
  7e:	f6 01       	movw	r30, r12
  80:	40 83       	st	Z, r20
  82:	e1 14       	cp	r14, r1
  84:	f1 04       	cpc	r15, r1
  86:	01 05       	cpc	r16, r1
  88:	11 05       	cpc	r17, r1
  8a:	01 f0       	breq	.+0      	; 0x8c <_ZN5Print11printNumberEmh+0x8c>
  8c:	7e 2c       	mov	r7, r14
  8e:	5f 2d       	mov	r21, r15
  90:	c8 01       	movw	r24, r16
  92:	00 c0       	rjmp	.+0      	; 0x94 <_ZN5Print11printNumberEmh+0x94>
  94:	c2 01       	movw	r24, r4
  96:	b6 01       	movw	r22, r12
  98:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print11printNumberEmh>
  9c:	a1 96       	adiw	r28, 0x21	; 33
  9e:	0f b6       	in	r0, 0x3f	; 63
  a0:	f8 94       	cli
  a2:	de bf       	out	0x3e, r29	; 62
  a4:	0f be       	out	0x3f, r0	; 63
  a6:	cd bf       	out	0x3d, r28	; 61
  a8:	cf 91       	pop	r28
  aa:	df 91       	pop	r29
  ac:	1f 91       	pop	r17
  ae:	0f 91       	pop	r16
  b0:	ff 90       	pop	r15
  b2:	ef 90       	pop	r14
  b4:	df 90       	pop	r13
  b6:	cf 90       	pop	r12
  b8:	bf 90       	pop	r11
  ba:	af 90       	pop	r10
  bc:	9f 90       	pop	r9
  be:	8f 90       	pop	r8
  c0:	7f 90       	pop	r7
  c2:	5f 90       	pop	r5
  c4:	4f 90       	pop	r4
  c6:	08 95       	ret

Disassembly of section .text._ZN5Print5printEmi:

00000000 <_ZN5Print5printEmi>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	dc 01       	movw	r26, r24
   2:	21 15       	cp	r18, r1
   4:	31 05       	cpc	r19, r1
   6:	01 f4       	brne	.+0      	; 0x8 <_ZN5Print5printEmi+0x8>
   8:	ed 91       	ld	r30, X+
{
  size_t n = print(s);
   a:	fc 91       	ld	r31, X
   c:	01 90       	ld	r0, Z+
   e:	f0 81       	ld	r31, Z
  n += println();
  10:	e0 2d       	mov	r30, r0
  12:	64 2f       	mov	r22, r20
  14:	19 95       	eicall
  16:	08 95       	ret
  18:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEmi>
  return n;
}
  1c:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEmi:

00000000 <_ZN5Print7printlnEmi>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEmi>
   e:	8c 01       	movw	r16, r24
  n += println();
  10:	c7 01       	movw	r24, r14
  12:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEmi>
  16:	9c 01       	movw	r18, r24
  18:	20 0f       	add	r18, r16
  1a:	31 1f       	adc	r19, r17
  return n;
}
  1c:	c9 01       	movw	r24, r18
  1e:	1f 91       	pop	r17
  20:	0f 91       	pop	r16
  22:	ff 90       	pop	r15
  24:	ef 90       	pop	r14
  26:	08 95       	ret

Disassembly of section .text._ZN5Print5printEji:

00000000 <_ZN5Print5printEji>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	9a 01       	movw	r18, r20
{
  size_t n = print(s);
   a:	7b 01       	movw	r14, r22
   c:	00 e0       	ldi	r16, 0x00	; 0
   e:	10 e0       	ldi	r17, 0x00	; 0
  n += println();
  10:	b8 01       	movw	r22, r16
  12:	a7 01       	movw	r20, r14
  14:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEji>
  18:	1f 91       	pop	r17
  1a:	0f 91       	pop	r16
  return n;
}
  1c:	ff 90       	pop	r15
  1e:	ef 90       	pop	r14
  20:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEji:

00000000 <_ZN5Print7printlnEji>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
{
  size_t n = print(s);
   a:	1f 93       	push	r17
   c:	6c 01       	movw	r12, r24
   e:	7b 01       	movw	r14, r22
  n += println();
  10:	9a 01       	movw	r18, r20
  12:	00 e0       	ldi	r16, 0x00	; 0
  14:	10 e0       	ldi	r17, 0x00	; 0
  16:	b8 01       	movw	r22, r16
  18:	a7 01       	movw	r20, r14
  1a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEji>
  return n;
}
  1e:	8c 01       	movw	r16, r24
  20:	c6 01       	movw	r24, r12
  22:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEji>
  26:	08 0f       	add	r16, r24
  28:	19 1f       	adc	r17, r25
  2a:	c8 01       	movw	r24, r16
  2c:	1f 91       	pop	r17
  2e:	0f 91       	pop	r16
  30:	ff 90       	pop	r15
  32:	ef 90       	pop	r14
  34:	df 90       	pop	r13
  36:	cf 90       	pop	r12
  38:	08 95       	ret

Disassembly of section .text._ZN5Print5printEhi:

00000000 <_ZN5Print5printEhi>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	9a 01       	movw	r18, r20
{
  size_t n = print(s);
   a:	e6 2e       	mov	r14, r22
   c:	ff 24       	eor	r15, r15
   e:	00 e0       	ldi	r16, 0x00	; 0
  n += println();
  10:	10 e0       	ldi	r17, 0x00	; 0
  12:	b8 01       	movw	r22, r16
  14:	a7 01       	movw	r20, r14
  16:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEhi>
  1a:	1f 91       	pop	r17
  return n;
}
  1c:	0f 91       	pop	r16
  1e:	ff 90       	pop	r15
  20:	ef 90       	pop	r14
  22:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEhi:

00000000 <_ZN5Print7printlnEhi>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
{
  size_t n = print(s);
   a:	1f 93       	push	r17
   c:	6c 01       	movw	r12, r24
   e:	e6 2e       	mov	r14, r22
  n += println();
  10:	9a 01       	movw	r18, r20
  12:	ff 24       	eor	r15, r15
  14:	00 e0       	ldi	r16, 0x00	; 0
  16:	10 e0       	ldi	r17, 0x00	; 0
  18:	b8 01       	movw	r22, r16
  1a:	a7 01       	movw	r20, r14
  return n;
}
  1c:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEhi>
  20:	8c 01       	movw	r16, r24
  22:	c6 01       	movw	r24, r12
  24:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEhi>
  28:	08 0f       	add	r16, r24
  2a:	19 1f       	adc	r17, r25
  2c:	c8 01       	movw	r24, r16
  2e:	1f 91       	pop	r17
  30:	0f 91       	pop	r16
  32:	ff 90       	pop	r15
  34:	ef 90       	pop	r14
  36:	df 90       	pop	r13
  38:	cf 90       	pop	r12
  3a:	08 95       	ret

Disassembly of section .text._ZN5Print5printEli:

00000000 <_ZN5Print5printEli>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
{
  size_t n = print(s);
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
  n += println();
  10:	ec 01       	movw	r28, r24
  12:	6a 01       	movw	r12, r20
  14:	7b 01       	movw	r14, r22
  16:	21 15       	cp	r18, r1
  18:	31 05       	cpc	r19, r1
  1a:	01 f4       	brne	.+0      	; 0x1c <_ZN5Print5printEli+0x1c>
  return n;
}
  1c:	e8 81       	ld	r30, Y
  1e:	f9 81       	ldd	r31, Y+1	; 0x01
  20:	01 90       	ld	r0, Z+
  22:	f0 81       	ld	r31, Z
  24:	e0 2d       	mov	r30, r0
  26:	64 2f       	mov	r22, r20
  28:	19 95       	eicall
  2a:	00 c0       	rjmp	.+0      	; 0x2c <_ZN5Print5printEli+0x2c>
  2c:	2a 30       	cpi	r18, 0x0A	; 10
  2e:	31 05       	cpc	r19, r1
  30:	01 f4       	brne	.+0      	; 0x32 <_ZN5Print5printEli+0x32>
  32:	77 ff       	sbrs	r23, 7
  34:	00 c0       	rjmp	.+0      	; 0x36 <_ZN5Print5printEli+0x36>
  36:	e8 81       	ld	r30, Y
  38:	f9 81       	ldd	r31, Y+1	; 0x01
  3a:	01 90       	ld	r0, Z+
  3c:	f0 81       	ld	r31, Z
  3e:	e0 2d       	mov	r30, r0
  40:	6d e2       	ldi	r22, 0x2D	; 45
  42:	19 95       	eicall
  44:	8c 01       	movw	r16, r24
  46:	44 27       	eor	r20, r20
  48:	55 27       	eor	r21, r21
  4a:	ba 01       	movw	r22, r20
  4c:	4c 19       	sub	r20, r12
  4e:	5d 09       	sbc	r21, r13
  50:	6e 09       	sbc	r22, r14
  52:	7f 09       	sbc	r23, r15
  54:	ce 01       	movw	r24, r28
  56:	2a e0       	ldi	r18, 0x0A	; 10
  58:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEli>
  5c:	98 01       	movw	r18, r16
  5e:	28 0f       	add	r18, r24
  60:	39 1f       	adc	r19, r25
  62:	00 c0       	rjmp	.+0      	; 0x64 <_ZN5Print5printEli+0x64>
  64:	2a e0       	ldi	r18, 0x0A	; 10
  66:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEli>
  6a:	9c 01       	movw	r18, r24
  6c:	c9 01       	movw	r24, r18
  6e:	df 91       	pop	r29
  70:	cf 91       	pop	r28
  72:	1f 91       	pop	r17
  74:	0f 91       	pop	r16
  76:	ff 90       	pop	r15
  78:	ef 90       	pop	r14
  7a:	df 90       	pop	r13
  7c:	cf 90       	pop	r12
  7e:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEli:

00000000 <_ZN5Print7printlnEli>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEli>
   e:	8c 01       	movw	r16, r24
  n += println();
  10:	c7 01       	movw	r24, r14
  12:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEli>
  16:	9c 01       	movw	r18, r24
  18:	20 0f       	add	r18, r16
  1a:	31 1f       	adc	r19, r17
  return n;
}
  1c:	c9 01       	movw	r24, r18
  1e:	1f 91       	pop	r17
  20:	0f 91       	pop	r16
  22:	ff 90       	pop	r15
  24:	ef 90       	pop	r14
  26:	08 95       	ret

Disassembly of section .text._ZN5Print5printEii:

00000000 <_ZN5Print5printEii>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7b 01       	movw	r14, r22
{
  size_t n = print(s);
   a:	9a 01       	movw	r18, r20
   c:	00 27       	eor	r16, r16
   e:	f7 fc       	sbrc	r15, 7
  n += println();
  10:	00 95       	com	r16
  12:	10 2f       	mov	r17, r16
  14:	b8 01       	movw	r22, r16
  16:	a7 01       	movw	r20, r14
  18:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEii>
  return n;
}
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	ff 90       	pop	r15
  22:	ef 90       	pop	r14
  24:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEii:

00000000 <_ZN5Print7printlnEii>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
{
  size_t n = print(s);
   a:	1f 93       	push	r17
   c:	6c 01       	movw	r12, r24
   e:	7b 01       	movw	r14, r22
  n += println();
  10:	9a 01       	movw	r18, r20
  12:	00 27       	eor	r16, r16
  14:	f7 fc       	sbrc	r15, 7
  16:	00 95       	com	r16
  18:	10 2f       	mov	r17, r16
  1a:	b8 01       	movw	r22, r16
  return n;
}
  1c:	a7 01       	movw	r20, r14
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEii>
  22:	8c 01       	movw	r16, r24
  24:	c6 01       	movw	r24, r12
  26:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEii>
  2a:	08 0f       	add	r16, r24
  2c:	19 1f       	adc	r17, r25
  2e:	c8 01       	movw	r24, r16
  30:	1f 91       	pop	r17
  32:	0f 91       	pop	r16
  34:	ff 90       	pop	r15
  36:	ef 90       	pop	r14
  38:	df 90       	pop	r13
  3a:	cf 90       	pop	r12
  3c:	08 95       	ret

Disassembly of section .text._ZN5Print5printEPKc:

00000000 <_ZN5Print5printEPKc>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEPKc>
   4:	08 95       	ret

Disassembly of section .text._ZN5Print10printFloatEdh:

00000000 <_ZN5Print10printFloatEdh>:
   0:	7f 92       	push	r7
   2:	8f 92       	push	r8
   4:	9f 92       	push	r9
   6:	af 92       	push	r10
   8:	bf 92       	push	r11
{
  size_t n = print(s);
   a:	cf 92       	push	r12
   c:	df 92       	push	r13
   e:	ef 92       	push	r14
  n += println();
  10:	ff 92       	push	r15
  12:	0f 93       	push	r16
  14:	1f 93       	push	r17
  16:	cf 93       	push	r28
  18:	df 93       	push	r29
  1a:	4c 01       	movw	r8, r24
  return n;
}
  1c:	7a 01       	movw	r14, r20
  1e:	8b 01       	movw	r16, r22
  20:	72 2e       	mov	r7, r18
  22:	cb 01       	movw	r24, r22
  24:	ba 01       	movw	r22, r20
  26:	20 e0       	ldi	r18, 0x00	; 0
  28:	30 e0       	ldi	r19, 0x00	; 0
  2a:	40 e0       	ldi	r20, 0x00	; 0
  2c:	50 e0       	ldi	r21, 0x00	; 0
  2e:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  32:	87 fd       	sbrc	r24, 7
  34:	00 c0       	rjmp	.+0      	; 0x36 <_ZN5Print10printFloatEdh+0x36>
  36:	c0 e0       	ldi	r28, 0x00	; 0
  38:	d0 e0       	ldi	r29, 0x00	; 0
  3a:	00 c0       	rjmp	.+0      	; 0x3c <_ZN5Print10printFloatEdh+0x3c>
  3c:	d4 01       	movw	r26, r8
  3e:	ed 91       	ld	r30, X+
  40:	fc 91       	ld	r31, X
  42:	01 90       	ld	r0, Z+
  44:	f0 81       	ld	r31, Z
  46:	e0 2d       	mov	r30, r0
  48:	c4 01       	movw	r24, r8
  4a:	6d e2       	ldi	r22, 0x2D	; 45
  4c:	19 95       	eicall
  4e:	ec 01       	movw	r28, r24
  50:	17 fb       	bst	r17, 7
  52:	10 95       	com	r17
  54:	17 f9       	bld	r17, 7
  56:	10 95       	com	r17
  58:	20 e0       	ldi	r18, 0x00	; 0
  5a:	30 e0       	ldi	r19, 0x00	; 0
  5c:	40 e0       	ldi	r20, 0x00	; 0
  5e:	5f e3       	ldi	r21, 0x3F	; 63
  60:	aa 24       	eor	r10, r10
  62:	00 c0       	rjmp	.+0      	; 0x64 <_ZN5Print10printFloatEdh+0x64>
  64:	ca 01       	movw	r24, r20
  66:	b9 01       	movw	r22, r18
  68:	20 e0       	ldi	r18, 0x00	; 0
  6a:	30 e0       	ldi	r19, 0x00	; 0
  6c:	40 e2       	ldi	r20, 0x20	; 32
  6e:	51 e4       	ldi	r21, 0x41	; 65
  70:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  74:	9b 01       	movw	r18, r22
  76:	ac 01       	movw	r20, r24
  78:	a3 94       	inc	r10
  7a:	a7 14       	cp	r10, r7
  7c:	00 f0       	brcs	.+0      	; 0x7e <_ZN5Print10printFloatEdh+0x7e>
  7e:	c8 01       	movw	r24, r16
  80:	b7 01       	movw	r22, r14
  82:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  86:	5b 01       	movw	r10, r22
  88:	6c 01       	movw	r12, r24
  8a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  8e:	7b 01       	movw	r14, r22
  90:	8c 01       	movw	r16, r24
  92:	c4 01       	movw	r24, r8
  94:	b8 01       	movw	r22, r16
  96:	a7 01       	movw	r20, r14
  98:	2a e0       	ldi	r18, 0x0A	; 10
  9a:	30 e0       	ldi	r19, 0x00	; 0
  9c:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  a0:	c8 0f       	add	r28, r24
  a2:	d9 1f       	adc	r29, r25
  a4:	77 20       	and	r7, r7
  a6:	01 f0       	breq	.+0      	; 0xa8 <_ZN5Print10printFloatEdh+0xa8>
  a8:	c4 01       	movw	r24, r8
  aa:	60 e0       	ldi	r22, 0x00	; 0
  ac:	70 e0       	ldi	r23, 0x00	; 0
  ae:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  b2:	c8 0f       	add	r28, r24
  b4:	d9 1f       	adc	r29, r25
  b6:	c8 01       	movw	r24, r16
  b8:	b7 01       	movw	r22, r14
  ba:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  be:	9b 01       	movw	r18, r22
  c0:	ac 01       	movw	r20, r24
  c2:	c6 01       	movw	r24, r12
  c4:	b5 01       	movw	r22, r10
  c6:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  ca:	00 c0       	rjmp	.+0      	; 0xcc <_ZN5Print10printFloatEdh+0xcc>
  cc:	20 e0       	ldi	r18, 0x00	; 0
  ce:	30 e0       	ldi	r19, 0x00	; 0
  d0:	40 e2       	ldi	r20, 0x20	; 32
  d2:	51 e4       	ldi	r21, 0x41	; 65
  d4:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  d8:	7b 01       	movw	r14, r22
  da:	8c 01       	movw	r16, r24
  dc:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  e0:	5b 01       	movw	r10, r22
  e2:	6c 01       	movw	r12, r24
  e4:	cc 24       	eor	r12, r12
  e6:	b7 fc       	sbrc	r11, 7
  e8:	c0 94       	com	r12
  ea:	dc 2c       	mov	r13, r12
  ec:	c4 01       	movw	r24, r8
  ee:	b6 01       	movw	r22, r12
  f0:	a5 01       	movw	r20, r10
  f2:	2a e0       	ldi	r18, 0x0A	; 10
  f4:	30 e0       	ldi	r19, 0x00	; 0
  f6:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
  fa:	c8 0f       	add	r28, r24
  fc:	d9 1f       	adc	r29, r25
  fe:	c6 01       	movw	r24, r12
 100:	b5 01       	movw	r22, r10
 102:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
 106:	9b 01       	movw	r18, r22
 108:	ac 01       	movw	r20, r24
 10a:	c8 01       	movw	r24, r16
 10c:	b7 01       	movw	r22, r14
 10e:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print10printFloatEdh>
 112:	7a 94       	dec	r7
 114:	77 20       	and	r7, r7
 116:	01 f4       	brne	.+0      	; 0x118 <_ZN5Print10printFloatEdh+0x118>
 118:	ce 01       	movw	r24, r28
 11a:	df 91       	pop	r29
 11c:	cf 91       	pop	r28
 11e:	1f 91       	pop	r17
 120:	0f 91       	pop	r16
 122:	ff 90       	pop	r15
 124:	ef 90       	pop	r14
 126:	df 90       	pop	r13
 128:	cf 90       	pop	r12
 12a:	bf 90       	pop	r11
 12c:	af 90       	pop	r10
 12e:	9f 90       	pop	r9
 130:	8f 90       	pop	r8
 132:	7f 90       	pop	r7
 134:	08 95       	ret

Disassembly of section .text._ZN5Print5printEdi:

00000000 <_ZN5Print5printEdi>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printEdi>
   4:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEdi:

00000000 <_ZN5Print7printlnEdi>:
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEdi>
   e:	8c 01       	movw	r16, r24
  n += println();
  10:	c7 01       	movw	r24, r14
  12:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEdi>
  16:	08 0f       	add	r16, r24
  18:	19 1f       	adc	r17, r25
  1a:	c8 01       	movw	r24, r16
  return n;
}
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	ff 90       	pop	r15
  22:	ef 90       	pop	r14
  24:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnEPKc:

00000000 <_ZN5Print7printlnEPKc>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEPKc>
   e:	8c 01       	movw	r16, r24
  n += println();
  10:	c7 01       	movw	r24, r14
  12:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnEPKc>
  16:	08 0f       	add	r16, r24
  18:	19 1f       	adc	r17, r25
  1a:	c8 01       	movw	r24, r16
  return n;
}
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	ff 90       	pop	r15
  22:	ef 90       	pop	r14
  24:	08 95       	ret

Disassembly of section .text._ZN5Print5printERK6String:

00000000 <_ZN5Print5printERK6String>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	af 92       	push	r10
   2:	bf 92       	push	r11
   4:	cf 92       	push	r12
   6:	df 92       	push	r13
   8:	ef 92       	push	r14
{
  size_t n = print(s);
   a:	ff 92       	push	r15
   c:	0f 93       	push	r16
   e:	1f 93       	push	r17
  n += println();
  10:	cf 93       	push	r28
  12:	df 93       	push	r29
  14:	5c 01       	movw	r10, r24
  16:	6b 01       	movw	r12, r22
  18:	ee 24       	eor	r14, r14
  1a:	ff 24       	eor	r15, r15
  return n;
}
  1c:	c0 e0       	ldi	r28, 0x00	; 0
  1e:	d0 e0       	ldi	r29, 0x00	; 0
  20:	00 c0       	rjmp	.+0      	; 0x22 <_ZN5Print5printERK6String+0x22>
  22:	d5 01       	movw	r26, r10
  24:	ed 91       	ld	r30, X+
  26:	fc 91       	ld	r31, X
  28:	00 81       	ld	r16, Z
  2a:	11 81       	ldd	r17, Z+1	; 0x01
  2c:	c6 01       	movw	r24, r12
  2e:	be 01       	movw	r22, r28
  30:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print5printERK6String>
  34:	68 2f       	mov	r22, r24
  36:	c5 01       	movw	r24, r10
  38:	f8 01       	movw	r30, r16
  3a:	19 95       	eicall
  3c:	e8 0e       	add	r14, r24
  3e:	f9 1e       	adc	r15, r25
  40:	21 96       	adiw	r28, 0x01	; 1
  42:	f6 01       	movw	r30, r12
  44:	84 81       	ldd	r24, Z+4	; 0x04
  46:	95 81       	ldd	r25, Z+5	; 0x05
  48:	c8 17       	cp	r28, r24
  4a:	d9 07       	cpc	r29, r25
  4c:	00 f0       	brcs	.+0      	; 0x4e <_ZN5Print5printERK6String+0x4e>
  4e:	c7 01       	movw	r24, r14
  50:	df 91       	pop	r29
  52:	cf 91       	pop	r28
  54:	1f 91       	pop	r17
  56:	0f 91       	pop	r16
  58:	ff 90       	pop	r15
  5a:	ef 90       	pop	r14
  5c:	df 90       	pop	r13
  5e:	cf 90       	pop	r12
  60:	bf 90       	pop	r11
  62:	af 90       	pop	r10
  64:	08 95       	ret

Disassembly of section .text._ZN5Print7printlnERK6String:

00000000 <_ZN5Print7printlnERK6String>:
  size_t n = print('\r');
  n += print('\n');
  return n;
}

size_t Print::println(const String &s)
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7c 01       	movw	r14, r24
{
  size_t n = print(s);
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnERK6String>
   e:	8c 01       	movw	r16, r24
  n += println();
  10:	c7 01       	movw	r24, r14
  12:	0e 94 00 00 	call	0	; 0x0 <_ZN5Print7printlnERK6String>
  16:	9c 01       	movw	r18, r24
  18:	20 0f       	add	r18, r16
  1a:	31 1f       	adc	r19, r17
  return n;
}
  1c:	c9 01       	movw	r24, r18
  1e:	1f 91       	pop	r17
  20:	0f 91       	pop	r16
  22:	ff 90       	pop	r15
  24:	ef 90       	pop	r14
  26:	08 95       	ret

Stream.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000c0c  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00001015  00000000  00000000  00000c40  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._ZN6Stream10setTimeoutEm 0000000c  00000000  00000000  00001c55  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  6 .text._ZN6Stream9timedPeekEv 00000058  00000000  00000000  00001c61  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._ZN6Stream13peekNextDigitEv 00000036  00000000  00000000  00001cb9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZN6Stream10parseFloatEc 00000142  00000000  00000000  00001cef  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._ZN6Stream10parseFloatEv 00000008  00000000  00000000  00001e31  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZN6Stream8parseIntEc 000000e0  00000000  00000000  00001e39  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN6Stream8parseIntEv 00000008  00000000  00000000  00001f19  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._ZN6Stream9timedReadEv 00000058  00000000  00000000  00001f21  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text._ZN6Stream14readBytesUntilEcPcj 0000006a  00000000  00000000  00001f79  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._ZN6Stream9readBytesEPcj 00000048  00000000  00000000  00001fe3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZN6Stream9findUntilEPcjS0_j 000000b4  00000000  00000000  0000202b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZN6Stream9findUntilEPcS0_ 00000032  00000000  00000000  000020df  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZN6Stream4findEPc 0000000a  00000000  00000000  00002111  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZN6Stream4findEPcj 00000016  00000000  00000000  0000211b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text._ZN6Stream10setTimeoutEm:

00000000 <_ZN6Stream10setTimeoutEm>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	fc 01       	movw	r30, r24
   2:	44 83       	std	Z+4, r20	; 0x04
{
  return findUntil(target, length, NULL, 0);
   4:	55 83       	std	Z+5, r21	; 0x05
   6:	66 83       	std	Z+6, r22	; 0x06
   8:	77 83       	std	Z+7, r23	; 0x07
   a:	08 95       	ret

Disassembly of section .text._ZN6Stream9timedPeekEv:

00000000 <_ZN6Stream9timedPeekEv>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
{
  return findUntil(target, length, NULL, 0);
   4:	ec 01       	movw	r28, r24
   6:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9timedPeekEv>
   a:	68 87       	std	Y+8, r22	; 0x08
   c:	79 87       	std	Y+9, r23	; 0x09
   e:	8a 87       	std	Y+10, r24	; 0x0a
}
  10:	9b 87       	std	Y+11, r25	; 0x0b
  12:	e8 81       	ld	r30, Y
  14:	f9 81       	ldd	r31, Y+1	; 0x01
  16:	00 84       	ldd	r0, Z+8	; 0x08
  18:	f1 85       	ldd	r31, Z+9	; 0x09
  1a:	e0 2d       	mov	r30, r0
  1c:	ce 01       	movw	r24, r28
  1e:	19 95       	eicall
  20:	9c 01       	movw	r18, r24
  22:	97 ff       	sbrs	r25, 7
  24:	00 c0       	rjmp	.+0      	; 0x26 <_ZN6Stream9timedPeekEv+0x26>
  26:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9timedPeekEv>
  2a:	28 85       	ldd	r18, Y+8	; 0x08
  2c:	39 85       	ldd	r19, Y+9	; 0x09
  2e:	4a 85       	ldd	r20, Y+10	; 0x0a
  30:	5b 85       	ldd	r21, Y+11	; 0x0b
  32:	62 1b       	sub	r22, r18
  34:	73 0b       	sbc	r23, r19
  36:	84 0b       	sbc	r24, r20
  38:	95 0b       	sbc	r25, r21
  3a:	2c 81       	ldd	r18, Y+4	; 0x04
  3c:	3d 81       	ldd	r19, Y+5	; 0x05
  3e:	4e 81       	ldd	r20, Y+6	; 0x06
  40:	5f 81       	ldd	r21, Y+7	; 0x07
  42:	62 17       	cp	r22, r18
  44:	73 07       	cpc	r23, r19
  46:	84 07       	cpc	r24, r20
  48:	95 07       	cpc	r25, r21
  4a:	00 f0       	brcs	.+0      	; 0x4c <_ZN6Stream9timedPeekEv+0x4c>
  4c:	2f ef       	ldi	r18, 0xFF	; 255
  4e:	3f ef       	ldi	r19, 0xFF	; 255
  50:	c9 01       	movw	r24, r18
  52:	df 91       	pop	r29
  54:	cf 91       	pop	r28
  56:	08 95       	ret

Disassembly of section .text._ZN6Stream13peekNextDigitEv:

00000000 <_ZN6Stream13peekNextDigitEv>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
{
  return findUntil(target, length, NULL, 0);
   4:	ec 01       	movw	r28, r24
   6:	ce 01       	movw	r24, r28
   8:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream13peekNextDigitEv>
   c:	9c 01       	movw	r18, r24
   e:	97 fd       	sbrc	r25, 7
}
  10:	00 c0       	rjmp	.+0      	; 0x12 <_ZN6Stream13peekNextDigitEv+0x12>
  12:	8d 32       	cpi	r24, 0x2D	; 45
  14:	91 05       	cpc	r25, r1
  16:	01 f0       	breq	.+0      	; 0x18 <_ZN6Stream13peekNextDigitEv+0x18>
  18:	c0 97       	sbiw	r24, 0x30	; 48
  1a:	0a 97       	sbiw	r24, 0x0a	; 10
  1c:	00 f0       	brcs	.+0      	; 0x1e <_ZN6Stream13peekNextDigitEv+0x1e>
  1e:	e8 81       	ld	r30, Y
  20:	f9 81       	ldd	r31, Y+1	; 0x01
  22:	06 80       	ldd	r0, Z+6	; 0x06
  24:	f7 81       	ldd	r31, Z+7	; 0x07
  26:	e0 2d       	mov	r30, r0
  28:	ce 01       	movw	r24, r28
  2a:	19 95       	eicall
  2c:	00 c0       	rjmp	.+0      	; 0x2e <_ZN6Stream13peekNextDigitEv+0x2e>
  2e:	c9 01       	movw	r24, r18
  30:	df 91       	pop	r29
  32:	cf 91       	pop	r28
  34:	08 95       	ret

Disassembly of section .text._ZN6Stream10parseFloatEc:

00000000 <_ZN6Stream10parseFloatEc>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	6f 92       	push	r6
   2:	7f 92       	push	r7
{
  return findUntil(target, length, NULL, 0);
   4:	8f 92       	push	r8
   6:	9f 92       	push	r9
   8:	af 92       	push	r10
   a:	bf 92       	push	r11
   c:	cf 92       	push	r12
   e:	df 92       	push	r13
}
  10:	ef 92       	push	r14
  12:	ff 92       	push	r15
  14:	0f 93       	push	r16
  16:	1f 93       	push	r17
  18:	cf 93       	push	r28
  1a:	df 93       	push	r29
  1c:	ec 01       	movw	r28, r24
  1e:	66 2e       	mov	r6, r22
  20:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
  24:	d8 2e       	mov	r13, r24
  26:	87 ff       	sbrs	r24, 7
  28:	00 c0       	rjmp	.+0      	; 0x2a <_ZN6Stream10parseFloatEc+0x2a>
  2a:	60 e0       	ldi	r22, 0x00	; 0
  2c:	70 e0       	ldi	r23, 0x00	; 0
  2e:	80 e0       	ldi	r24, 0x00	; 0
  30:	90 e0       	ldi	r25, 0x00	; 0
  32:	00 c0       	rjmp	.+0      	; 0x34 <_ZN6Stream10parseFloatEc+0x34>
  34:	77 24       	eor	r7, r7
  36:	cc 24       	eor	r12, r12
  38:	ee 24       	eor	r14, r14
  3a:	ff 24       	eor	r15, r15
  3c:	87 01       	movw	r16, r14
  3e:	0f 2e       	mov	r0, r31
  40:	f0 e0       	ldi	r31, 0x00	; 0
  42:	8f 2e       	mov	r8, r31
  44:	f0 e0       	ldi	r31, 0x00	; 0
  46:	9f 2e       	mov	r9, r31
  48:	f0 e8       	ldi	r31, 0x80	; 128
  4a:	af 2e       	mov	r10, r31
  4c:	ff e3       	ldi	r31, 0x3F	; 63
  4e:	bf 2e       	mov	r11, r31
  50:	f0 2d       	mov	r31, r0
  52:	d6 14       	cp	r13, r6
  54:	01 f0       	breq	.+0      	; 0x56 <_ZN6Stream10parseFloatEc+0x56>
  56:	8d e2       	ldi	r24, 0x2D	; 45
  58:	d8 16       	cp	r13, r24
  5a:	01 f4       	brne	.+0      	; 0x5c <_ZN6Stream10parseFloatEc+0x5c>
  5c:	77 24       	eor	r7, r7
  5e:	73 94       	inc	r7
  60:	00 c0       	rjmp	.+0      	; 0x62 <_ZN6Stream10parseFloatEc+0x62>
  62:	9e e2       	ldi	r25, 0x2E	; 46
  64:	d9 16       	cp	r13, r25
  66:	01 f4       	brne	.+0      	; 0x68 <_ZN6Stream10parseFloatEc+0x68>
  68:	cc 24       	eor	r12, r12
  6a:	c3 94       	inc	r12
  6c:	00 c0       	rjmp	.+0      	; 0x6e <_ZN6Stream10parseFloatEc+0x6e>
  6e:	8d 2d       	mov	r24, r13
  70:	80 53       	subi	r24, 0x30	; 48
  72:	8a 30       	cpi	r24, 0x0A	; 10
  74:	00 f4       	brcc	.+0      	; 0x76 <_ZN6Stream10parseFloatEc+0x76>
  76:	c8 01       	movw	r24, r16
  78:	b7 01       	movw	r22, r14
  7a:	2a e0       	ldi	r18, 0x0A	; 10
  7c:	30 e0       	ldi	r19, 0x00	; 0
  7e:	40 e0       	ldi	r20, 0x00	; 0
  80:	50 e0       	ldi	r21, 0x00	; 0
  82:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
  86:	7b 01       	movw	r14, r22
  88:	8c 01       	movw	r16, r24
  8a:	8d 2d       	mov	r24, r13
  8c:	99 27       	eor	r25, r25
  8e:	87 fd       	sbrc	r24, 7
  90:	90 95       	com	r25
  92:	a9 2f       	mov	r26, r25
  94:	b9 2f       	mov	r27, r25
  96:	e8 0e       	add	r14, r24
  98:	f9 1e       	adc	r15, r25
  9a:	0a 1f       	adc	r16, r26
  9c:	1b 1f       	adc	r17, r27
  9e:	80 ed       	ldi	r24, 0xD0	; 208
  a0:	9f ef       	ldi	r25, 0xFF	; 255
  a2:	af ef       	ldi	r26, 0xFF	; 255
  a4:	bf ef       	ldi	r27, 0xFF	; 255
  a6:	e8 0e       	add	r14, r24
  a8:	f9 1e       	adc	r15, r25
  aa:	0a 1f       	adc	r16, r26
  ac:	1b 1f       	adc	r17, r27
  ae:	cc 20       	and	r12, r12
  b0:	01 f0       	breq	.+0      	; 0xb2 <_ZN6Stream10parseFloatEc+0xb2>
  b2:	c5 01       	movw	r24, r10
  b4:	b4 01       	movw	r22, r8
  b6:	2d ec       	ldi	r18, 0xCD	; 205
  b8:	3c ec       	ldi	r19, 0xCC	; 204
  ba:	4c ec       	ldi	r20, 0xCC	; 204
  bc:	5d e3       	ldi	r21, 0x3D	; 61
  be:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
  c2:	4b 01       	movw	r8, r22
  c4:	5c 01       	movw	r10, r24
  c6:	e8 81       	ld	r30, Y
  c8:	f9 81       	ldd	r31, Y+1	; 0x01
  ca:	06 80       	ldd	r0, Z+6	; 0x06
  cc:	f7 81       	ldd	r31, Z+7	; 0x07
  ce:	e0 2d       	mov	r30, r0
  d0:	ce 01       	movw	r24, r28
  d2:	19 95       	eicall
  d4:	ce 01       	movw	r24, r28
  d6:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
  da:	98 2f       	mov	r25, r24
  dc:	d8 2e       	mov	r13, r24
  de:	80 53       	subi	r24, 0x30	; 48
  e0:	8a 30       	cpi	r24, 0x0A	; 10
  e2:	00 f4       	brcc	.+0      	; 0xe4 <_ZN6Stream10parseFloatEc+0xe4>
  e4:	00 c0       	rjmp	.+0      	; 0xe6 <_ZN6Stream10parseFloatEc+0xe6>
  e6:	9e 32       	cpi	r25, 0x2E	; 46
  e8:	01 f4       	brne	.+0      	; 0xea <_ZN6Stream10parseFloatEc+0xea>
  ea:	00 c0       	rjmp	.+0      	; 0xec <_ZN6Stream10parseFloatEc+0xec>
  ec:	96 15       	cp	r25, r6
  ee:	01 f4       	brne	.+0      	; 0xf0 <_ZN6Stream10parseFloatEc+0xf0>
  f0:	00 c0       	rjmp	.+0      	; 0xf2 <_ZN6Stream10parseFloatEc+0xf2>
  f2:	77 20       	and	r7, r7
  f4:	01 f0       	breq	.+0      	; 0xf6 <_ZN6Stream10parseFloatEc+0xf6>
  f6:	10 95       	com	r17
  f8:	00 95       	com	r16
  fa:	f0 94       	com	r15
  fc:	e0 94       	com	r14
  fe:	e1 1c       	adc	r14, r1
 100:	f1 1c       	adc	r15, r1
 102:	01 1d       	adc	r16, r1
 104:	11 1d       	adc	r17, r1
 106:	cc 20       	and	r12, r12
 108:	01 f0       	breq	.+0      	; 0x10a <_ZN6Stream10parseFloatEc+0x10a>
 10a:	c8 01       	movw	r24, r16
 10c:	b7 01       	movw	r22, r14
 10e:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
 112:	a5 01       	movw	r20, r10
 114:	94 01       	movw	r18, r8
 116:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
 11a:	00 c0       	rjmp	.+0      	; 0x11c <_ZN6Stream10parseFloatEc+0x11c>
 11c:	c8 01       	movw	r24, r16
 11e:	b7 01       	movw	r22, r14
 120:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEc>
 124:	df 91       	pop	r29
 126:	cf 91       	pop	r28
 128:	1f 91       	pop	r17
 12a:	0f 91       	pop	r16
 12c:	ff 90       	pop	r15
 12e:	ef 90       	pop	r14
 130:	df 90       	pop	r13
 132:	cf 90       	pop	r12
 134:	bf 90       	pop	r11
 136:	af 90       	pop	r10
 138:	9f 90       	pop	r9
 13a:	8f 90       	pop	r8
 13c:	7f 90       	pop	r7
 13e:	6f 90       	pop	r6
 140:	08 95       	ret

Disassembly of section .text._ZN6Stream10parseFloatEv:

00000000 <_ZN6Stream10parseFloatEv>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	61 e0       	ldi	r22, 0x01	; 1
   2:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream10parseFloatEv>
{
  return findUntil(target, length, NULL, 0);
   6:	08 95       	ret

Disassembly of section .text._ZN6Stream8parseIntEc:

00000000 <_ZN6Stream8parseIntEc>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	9f 92       	push	r9
   2:	af 92       	push	r10
{
  return findUntil(target, length, NULL, 0);
   4:	bf 92       	push	r11
   6:	cf 92       	push	r12
   8:	df 92       	push	r13
   a:	ef 92       	push	r14
   c:	ff 92       	push	r15
   e:	0f 93       	push	r16
}
  10:	1f 93       	push	r17
  12:	cf 93       	push	r28
  14:	df 93       	push	r29
  16:	6c 01       	movw	r12, r24
  18:	b6 2e       	mov	r11, r22
  1a:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream8parseIntEc>
  1e:	ec 01       	movw	r28, r24
  20:	97 ff       	sbrs	r25, 7
  22:	00 c0       	rjmp	.+0      	; 0x24 <_ZN6Stream8parseIntEc+0x24>
  24:	ee 24       	eor	r14, r14
  26:	ff 24       	eor	r15, r15
  28:	87 01       	movw	r16, r14
  2a:	00 c0       	rjmp	.+0      	; 0x2c <_ZN6Stream8parseIntEc+0x2c>
  2c:	99 24       	eor	r9, r9
  2e:	ee 24       	eor	r14, r14
  30:	ff 24       	eor	r15, r15
  32:	87 01       	movw	r16, r14
  34:	ab 2c       	mov	r10, r11
  36:	bb 24       	eor	r11, r11
  38:	a7 fc       	sbrc	r10, 7
  3a:	b0 94       	com	r11
  3c:	ca 15       	cp	r28, r10
  3e:	db 05       	cpc	r29, r11
  40:	01 f0       	breq	.+0      	; 0x42 <_ZN6Stream8parseIntEc+0x42>
  42:	cd 32       	cpi	r28, 0x2D	; 45
  44:	d1 05       	cpc	r29, r1
  46:	01 f4       	brne	.+0      	; 0x48 <_ZN6Stream8parseIntEc+0x48>
  48:	99 24       	eor	r9, r9
  4a:	93 94       	inc	r9
  4c:	00 c0       	rjmp	.+0      	; 0x4e <_ZN6Stream8parseIntEc+0x4e>
  4e:	ce 01       	movw	r24, r28
  50:	c0 97       	sbiw	r24, 0x30	; 48
  52:	0a 97       	sbiw	r24, 0x0a	; 10
  54:	00 f4       	brcc	.+0      	; 0x56 <_ZN6Stream8parseIntEc+0x56>
  56:	c8 01       	movw	r24, r16
  58:	b7 01       	movw	r22, r14
  5a:	2a e0       	ldi	r18, 0x0A	; 10
  5c:	30 e0       	ldi	r19, 0x00	; 0
  5e:	40 e0       	ldi	r20, 0x00	; 0
  60:	50 e0       	ldi	r21, 0x00	; 0
  62:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream8parseIntEc>
  66:	7b 01       	movw	r14, r22
  68:	8c 01       	movw	r16, r24
  6a:	ce 01       	movw	r24, r28
  6c:	aa 27       	eor	r26, r26
  6e:	97 fd       	sbrc	r25, 7
  70:	a0 95       	com	r26
  72:	ba 2f       	mov	r27, r26
  74:	e8 0e       	add	r14, r24
  76:	f9 1e       	adc	r15, r25
  78:	0a 1f       	adc	r16, r26
  7a:	1b 1f       	adc	r17, r27
  7c:	80 ed       	ldi	r24, 0xD0	; 208
  7e:	9f ef       	ldi	r25, 0xFF	; 255
  80:	af ef       	ldi	r26, 0xFF	; 255
  82:	bf ef       	ldi	r27, 0xFF	; 255
  84:	e8 0e       	add	r14, r24
  86:	f9 1e       	adc	r15, r25
  88:	0a 1f       	adc	r16, r26
  8a:	1b 1f       	adc	r17, r27
  8c:	d6 01       	movw	r26, r12
  8e:	ed 91       	ld	r30, X+
  90:	fc 91       	ld	r31, X
  92:	06 80       	ldd	r0, Z+6	; 0x06
  94:	f7 81       	ldd	r31, Z+7	; 0x07
  96:	e0 2d       	mov	r30, r0
  98:	c6 01       	movw	r24, r12
  9a:	19 95       	eicall
  9c:	c6 01       	movw	r24, r12
  9e:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream8parseIntEc>
  a2:	ec 01       	movw	r28, r24
  a4:	c0 97       	sbiw	r24, 0x30	; 48
  a6:	0a 97       	sbiw	r24, 0x0a	; 10
  a8:	00 f0       	brcs	.+0      	; 0xaa <_ZN6Stream8parseIntEc+0xaa>
  aa:	ca 15       	cp	r28, r10
  ac:	db 05       	cpc	r29, r11
  ae:	01 f0       	breq	.+0      	; 0xb0 <_ZN6Stream8parseIntEc+0xb0>
  b0:	99 20       	and	r9, r9
  b2:	01 f0       	breq	.+0      	; 0xb4 <_ZN6Stream8parseIntEc+0xb4>
  b4:	10 95       	com	r17
  b6:	00 95       	com	r16
  b8:	f0 94       	com	r15
  ba:	e0 94       	com	r14
  bc:	e1 1c       	adc	r14, r1
  be:	f1 1c       	adc	r15, r1
  c0:	01 1d       	adc	r16, r1
  c2:	11 1d       	adc	r17, r1
  c4:	b7 01       	movw	r22, r14
  c6:	c8 01       	movw	r24, r16
  c8:	df 91       	pop	r29
  ca:	cf 91       	pop	r28
  cc:	1f 91       	pop	r17
  ce:	0f 91       	pop	r16
  d0:	ff 90       	pop	r15
  d2:	ef 90       	pop	r14
  d4:	df 90       	pop	r13
  d6:	cf 90       	pop	r12
  d8:	bf 90       	pop	r11
  da:	af 90       	pop	r10
  dc:	9f 90       	pop	r9
  de:	08 95       	ret

Disassembly of section .text._ZN6Stream8parseIntEv:

00000000 <_ZN6Stream8parseIntEv>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	61 e0       	ldi	r22, 0x01	; 1
   2:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream8parseIntEv>
{
  return findUntil(target, length, NULL, 0);
   6:	08 95       	ret

Disassembly of section .text._ZN6Stream9timedReadEv:

00000000 <_ZN6Stream9timedReadEv>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
{
  return findUntil(target, length, NULL, 0);
   4:	ec 01       	movw	r28, r24
   6:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9timedReadEv>
   a:	68 87       	std	Y+8, r22	; 0x08
   c:	79 87       	std	Y+9, r23	; 0x09
   e:	8a 87       	std	Y+10, r24	; 0x0a
}
  10:	9b 87       	std	Y+11, r25	; 0x0b
  12:	e8 81       	ld	r30, Y
  14:	f9 81       	ldd	r31, Y+1	; 0x01
  16:	06 80       	ldd	r0, Z+6	; 0x06
  18:	f7 81       	ldd	r31, Z+7	; 0x07
  1a:	e0 2d       	mov	r30, r0
  1c:	ce 01       	movw	r24, r28
  1e:	19 95       	eicall
  20:	9c 01       	movw	r18, r24
  22:	97 ff       	sbrs	r25, 7
  24:	00 c0       	rjmp	.+0      	; 0x26 <_ZN6Stream9timedReadEv+0x26>
  26:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9timedReadEv>
  2a:	28 85       	ldd	r18, Y+8	; 0x08
  2c:	39 85       	ldd	r19, Y+9	; 0x09
  2e:	4a 85       	ldd	r20, Y+10	; 0x0a
  30:	5b 85       	ldd	r21, Y+11	; 0x0b
  32:	62 1b       	sub	r22, r18
  34:	73 0b       	sbc	r23, r19
  36:	84 0b       	sbc	r24, r20
  38:	95 0b       	sbc	r25, r21
  3a:	2c 81       	ldd	r18, Y+4	; 0x04
  3c:	3d 81       	ldd	r19, Y+5	; 0x05
  3e:	4e 81       	ldd	r20, Y+6	; 0x06
  40:	5f 81       	ldd	r21, Y+7	; 0x07
  42:	62 17       	cp	r22, r18
  44:	73 07       	cpc	r23, r19
  46:	84 07       	cpc	r24, r20
  48:	95 07       	cpc	r25, r21
  4a:	00 f0       	brcs	.+0      	; 0x4c <_ZN6Stream9timedReadEv+0x4c>
  4c:	2f ef       	ldi	r18, 0xFF	; 255
  4e:	3f ef       	ldi	r19, 0xFF	; 255
  50:	c9 01       	movw	r24, r18
  52:	df 91       	pop	r29
  54:	cf 91       	pop	r28
  56:	08 95       	ret

Disassembly of section .text._ZN6Stream14readBytesUntilEcPcj:

00000000 <_ZN6Stream14readBytesUntilEcPcj>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	af 92       	push	r10
   2:	bf 92       	push	r11
{
  return findUntil(target, length, NULL, 0);
   4:	cf 92       	push	r12
   6:	df 92       	push	r13
   8:	ef 92       	push	r14
   a:	ff 92       	push	r15
   c:	0f 93       	push	r16
   e:	1f 93       	push	r17
}
  10:	cf 93       	push	r28
  12:	df 93       	push	r29
  14:	5c 01       	movw	r10, r24
  16:	7a 01       	movw	r14, r20
  18:	89 01       	movw	r16, r18
  1a:	21 15       	cp	r18, r1
  1c:	31 05       	cpc	r19, r1
  1e:	01 f4       	brne	.+0      	; 0x20 <_ZN6Stream14readBytesUntilEcPcj+0x20>
  20:	c0 e0       	ldi	r28, 0x00	; 0
  22:	d0 e0       	ldi	r29, 0x00	; 0
  24:	00 c0       	rjmp	.+0      	; 0x26 <_ZN6Stream14readBytesUntilEcPcj+0x26>
  26:	c0 e0       	ldi	r28, 0x00	; 0
  28:	d0 e0       	ldi	r29, 0x00	; 0
  2a:	c6 2e       	mov	r12, r22
  2c:	dd 24       	eor	r13, r13
  2e:	c7 fc       	sbrc	r12, 7
  30:	d0 94       	com	r13
  32:	00 c0       	rjmp	.+0      	; 0x34 <_ZN6Stream14readBytesUntilEcPcj+0x34>
  34:	c5 01       	movw	r24, r10
  36:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream14readBytesUntilEcPcj>
  3a:	97 fd       	sbrc	r25, 7
  3c:	00 c0       	rjmp	.+0      	; 0x3e <_ZN6Stream14readBytesUntilEcPcj+0x3e>
  3e:	8c 15       	cp	r24, r12
  40:	9d 05       	cpc	r25, r13
  42:	01 f0       	breq	.+0      	; 0x44 <_ZN6Stream14readBytesUntilEcPcj+0x44>
  44:	f7 01       	movw	r30, r14
  46:	81 93       	st	Z+, r24
  48:	7f 01       	movw	r14, r30
  4a:	21 96       	adiw	r28, 0x01	; 1
  4c:	c0 17       	cp	r28, r16
  4e:	d1 07       	cpc	r29, r17
  50:	00 f0       	brcs	.+0      	; 0x52 <_ZN6Stream14readBytesUntilEcPcj+0x52>
  52:	ce 01       	movw	r24, r28
  54:	df 91       	pop	r29
  56:	cf 91       	pop	r28
  58:	1f 91       	pop	r17
  5a:	0f 91       	pop	r16
  5c:	ff 90       	pop	r15
  5e:	ef 90       	pop	r14
  60:	df 90       	pop	r13
  62:	cf 90       	pop	r12
  64:	bf 90       	pop	r11
  66:	af 90       	pop	r10
  68:	08 95       	ret

Disassembly of section .text._ZN6Stream9readBytesEPcj:

00000000 <_ZN6Stream9readBytesEPcj>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
{
  return findUntil(target, length, NULL, 0);
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
}
  10:	6c 01       	movw	r12, r24
  12:	8b 01       	movw	r16, r22
  14:	7a 01       	movw	r14, r20
  16:	c0 e0       	ldi	r28, 0x00	; 0
  18:	d0 e0       	ldi	r29, 0x00	; 0
  1a:	00 c0       	rjmp	.+0      	; 0x1c <_ZN6Stream9readBytesEPcj+0x1c>
  1c:	c6 01       	movw	r24, r12
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9readBytesEPcj>
  22:	97 fd       	sbrc	r25, 7
  24:	00 c0       	rjmp	.+0      	; 0x26 <_ZN6Stream9readBytesEPcj+0x26>
  26:	f8 01       	movw	r30, r16
  28:	81 93       	st	Z+, r24
  2a:	8f 01       	movw	r16, r30
  2c:	21 96       	adiw	r28, 0x01	; 1
  2e:	ce 15       	cp	r28, r14
  30:	df 05       	cpc	r29, r15
  32:	00 f0       	brcs	.+0      	; 0x34 <_ZN6Stream9readBytesEPcj+0x34>
  34:	ce 01       	movw	r24, r28
  36:	df 91       	pop	r29
  38:	cf 91       	pop	r28
  3a:	1f 91       	pop	r17
  3c:	0f 91       	pop	r16
  3e:	ff 90       	pop	r15
  40:	ef 90       	pop	r14
  42:	df 90       	pop	r13
  44:	cf 90       	pop	r12
  46:	08 95       	ret

Disassembly of section .text._ZN6Stream9findUntilEPcjS0_j:

00000000 <_ZN6Stream9findUntilEPcjS0_j>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	6f 92       	push	r6
   2:	7f 92       	push	r7
{
  return findUntil(target, length, NULL, 0);
   4:	8f 92       	push	r8
   6:	9f 92       	push	r9
   8:	af 92       	push	r10
   a:	bf 92       	push	r11
   c:	cf 92       	push	r12
   e:	df 92       	push	r13
}
  10:	ef 92       	push	r14
  12:	ff 92       	push	r15
  14:	0f 93       	push	r16
  16:	1f 93       	push	r17
  18:	cf 93       	push	r28
  1a:	df 93       	push	r29
  1c:	3c 01       	movw	r6, r24
  1e:	6b 01       	movw	r12, r22
  20:	4a 01       	movw	r8, r20
  22:	59 01       	movw	r10, r18
  24:	78 01       	movw	r14, r16
  26:	fb 01       	movw	r30, r22
  28:	80 81       	ld	r24, Z
  2a:	88 23       	and	r24, r24
  2c:	01 f0       	breq	.+0      	; 0x2e <_ZN6Stream9findUntilEPcjS0_j+0x2e>
  2e:	00 e0       	ldi	r16, 0x00	; 0
  30:	10 e0       	ldi	r17, 0x00	; 0
  32:	00 c0       	rjmp	.+0      	; 0x34 <_ZN6Stream9findUntilEPcjS0_j+0x34>
  34:	f6 01       	movw	r30, r12
  36:	e0 0f       	add	r30, r16
  38:	f1 1f       	adc	r31, r17
  3a:	80 81       	ld	r24, Z
  3c:	99 27       	eor	r25, r25
  3e:	87 fd       	sbrc	r24, 7
  40:	90 95       	com	r25
  42:	28 17       	cp	r18, r24
  44:	39 07       	cpc	r19, r25
  46:	01 f0       	breq	.+0      	; 0x48 <_ZN6Stream9findUntilEPcjS0_j+0x48>
  48:	00 e0       	ldi	r16, 0x00	; 0
  4a:	10 e0       	ldi	r17, 0x00	; 0
  4c:	00 c0       	rjmp	.+0      	; 0x4e <_ZN6Stream9findUntilEPcjS0_j+0x4e>
  4e:	0f 5f       	subi	r16, 0xFF	; 255
  50:	1f 4f       	sbci	r17, 0xFF	; 255
  52:	08 15       	cp	r16, r8
  54:	19 05       	cpc	r17, r9
  56:	00 f4       	brcc	.+0      	; 0x58 <_ZN6Stream9findUntilEPcjS0_j+0x58>
  58:	e1 14       	cp	r14, r1
  5a:	f1 04       	cpc	r15, r1
  5c:	01 f0       	breq	.+0      	; 0x5e <_ZN6Stream9findUntilEPcjS0_j+0x5e>
  5e:	f5 01       	movw	r30, r10
  60:	ec 0f       	add	r30, r28
  62:	fd 1f       	adc	r31, r29
  64:	80 81       	ld	r24, Z
  66:	99 27       	eor	r25, r25
  68:	87 fd       	sbrc	r24, 7
  6a:	90 95       	com	r25
  6c:	28 17       	cp	r18, r24
  6e:	39 07       	cpc	r19, r25
  70:	01 f4       	brne	.+0      	; 0x72 <_ZN6Stream9findUntilEPcjS0_j+0x72>
  72:	21 96       	adiw	r28, 0x01	; 1
  74:	ce 15       	cp	r28, r14
  76:	df 05       	cpc	r29, r15
  78:	00 f0       	brcs	.+0      	; 0x7a <_ZN6Stream9findUntilEPcjS0_j+0x7a>
  7a:	00 c0       	rjmp	.+0      	; 0x7c <_ZN6Stream9findUntilEPcjS0_j+0x7c>
  7c:	c0 e0       	ldi	r28, 0x00	; 0
  7e:	d0 e0       	ldi	r29, 0x00	; 0
  80:	c3 01       	movw	r24, r6
  82:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9findUntilEPcjS0_j>
  86:	9c 01       	movw	r18, r24
  88:	18 16       	cp	r1, r24
  8a:	19 06       	cpc	r1, r25
  8c:	04 f0       	brlt	.+0      	; 0x8e <_ZN6Stream9findUntilEPcjS0_j+0x8e>
  8e:	00 c0       	rjmp	.+0      	; 0x90 <_ZN6Stream9findUntilEPcjS0_j+0x90>
  90:	81 e0       	ldi	r24, 0x01	; 1
  92:	00 c0       	rjmp	.+0      	; 0x94 <_ZN6Stream9findUntilEPcjS0_j+0x94>
  94:	80 e0       	ldi	r24, 0x00	; 0
  96:	df 91       	pop	r29
  98:	cf 91       	pop	r28
  9a:	1f 91       	pop	r17
  9c:	0f 91       	pop	r16
  9e:	ff 90       	pop	r15
  a0:	ef 90       	pop	r14
  a2:	df 90       	pop	r13
  a4:	cf 90       	pop	r12
  a6:	bf 90       	pop	r11
  a8:	af 90       	pop	r10
  aa:	9f 90       	pop	r9
  ac:	8f 90       	pop	r8
  ae:	7f 90       	pop	r7
  b0:	6f 90       	pop	r6
  b2:	08 95       	ret

Disassembly of section .text._ZN6Stream9findUntilEPcS0_:

00000000 <_ZN6Stream9findUntilEPcS0_>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
{
  return findUntil(target, length, NULL, 0);
   4:	9a 01       	movw	r18, r20
   6:	db 01       	movw	r26, r22
   8:	0d 90       	ld	r0, X+
   a:	00 20       	and	r0, r0
   c:	01 f4       	brne	.+0      	; 0xe <_ZN6Stream9findUntilEPcS0_+0xe>
   e:	ad 01       	movw	r20, r26
}
  10:	41 50       	subi	r20, 0x01	; 1
  12:	50 40       	sbci	r21, 0x00	; 0
  14:	46 1b       	sub	r20, r22
  16:	57 0b       	sbc	r21, r23
  18:	d9 01       	movw	r26, r18
  1a:	0d 90       	ld	r0, X+
  1c:	00 20       	and	r0, r0
  1e:	01 f4       	brne	.+0      	; 0x20 <_ZN6Stream9findUntilEPcS0_+0x20>
  20:	11 97       	sbiw	r26, 0x01	; 1
  22:	a2 1b       	sub	r26, r18
  24:	b3 0b       	sbc	r27, r19
  26:	8d 01       	movw	r16, r26
  28:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream9findUntilEPcS0_>
  2c:	1f 91       	pop	r17
  2e:	0f 91       	pop	r16
  30:	08 95       	ret

Disassembly of section .text._ZN6Stream4findEPc:

00000000 <_ZN6Stream4findEPc>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	40 e0       	ldi	r20, 0x00	; 0
   2:	50 e0       	ldi	r21, 0x00	; 0
{
  return findUntil(target, length, NULL, 0);
   4:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream4findEPc>
   8:	08 95       	ret

Disassembly of section .text._ZN6Stream4findEPcj:

00000000 <_ZN6Stream4findEPcj>:
  return findUntil(target, NULL);
}

// reads data from the stream until the target string of given length is found
// returns true if target string is found, false if timed out
bool Stream::find(char *target, size_t length)
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
{
  return findUntil(target, length, NULL, 0);
   4:	20 e0       	ldi	r18, 0x00	; 0
   6:	30 e0       	ldi	r19, 0x00	; 0
   8:	00 e0       	ldi	r16, 0x00	; 0
   a:	10 e0       	ldi	r17, 0x00	; 0
   c:	0e 94 00 00 	call	0	; 0x0 <_ZN6Stream4findEPcj>
}
  10:	1f 91       	pop	r17
  12:	0f 91       	pop	r16
  14:	08 95       	ret

Tone.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000ccc  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000f5a  00000000  00000000  00000d00  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._Z12disableTimerh 00000066  00000000  00000000  00001c5a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._Z6noToneh 0000002e  00000000  00000000  00001cc0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__vector_13 000000c0  00000000  00000000  00001cee  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._Z4tonehjm 000005f2  00000000  00000000  00001dae  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .bss.timer0_toggle_count 00000004  00000000  00000000  000023a0  2**0
                  ALLOC
 10 .bss.timer0_pin_port 00000002  00000000  00000000  000023a0  2**0
                  ALLOC
 11 .bss.timer0_pin_mask 00000001  00000000  00000000  000023a0  2**0
                  ALLOC
 12 .bss.timer1_toggle_count 00000004  00000000  00000000  000023a0  2**0
                  ALLOC
 13 .bss.timer1_pin_port 00000002  00000000  00000000  000023a0  2**0
                  ALLOC
 14 .bss.timer1_pin_mask 00000001  00000000  00000000  000023a0  2**0
                  ALLOC
 15 .bss.timer2_toggle_count 00000004  00000000  00000000  000023a0  2**0
                  ALLOC
 16 .bss.timer2_pin_port 00000002  00000000  00000000  000023a0  2**0
                  ALLOC
 17 .bss.timer2_pin_mask 00000001  00000000  00000000  000023a0  2**0
                  ALLOC
 18 .bss.timer3_toggle_count 00000004  00000000  00000000  000023a0  2**0
                  ALLOC
 19 .bss.timer3_pin_port 00000002  00000000  00000000  000023a0  2**0
                  ALLOC
 20 .bss.timer3_pin_mask 00000001  00000000  00000000  000023a0  2**0
                  ALLOC
 21 .bss.timer4_toggle_count 00000004  00000000  00000000  000023a0  2**0
                  ALLOC
 22 .bss.timer4_pin_port 00000002  00000000  00000000  000023a0  2**0
                  ALLOC
 23 .bss.timer4_pin_mask 00000001  00000000  00000000  000023a0  2**0
                  ALLOC
 24 .bss.timer5_toggle_count 00000004  00000000  00000000  000023a0  2**0
                  ALLOC
 25 .bss.timer5_pin_port 00000002  00000000  00000000  000023a0  2**0
                  ALLOC
 26 .bss.timer5_pin_mask 00000001  00000000  00000000  000023a0  2**0
                  ALLOC
 27 .data._ZL9tone_pins 00000001  00000000  00000000  000023a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 28 .progmem.data 00000001  00000000  00000000  000023a1  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA

Disassembly of section .text._Z12disableTimerh:

00000000 <_Z12disableTimerh>:



// frequency (in hertz) and duration (in milliseconds).

void tone(uint8_t _pin, unsigned int frequency, unsigned long duration)
   0:	82 30       	cpi	r24, 0x02	; 2
   2:	01 f0       	breq	.+0      	; 0x4 <_Z12disableTimerh+0x4>
   4:	83 30       	cpi	r24, 0x03	; 3
   6:	00 f4       	brcc	.+0      	; 0x8 <_Z12disableTimerh+0x8>
   8:	88 23       	and	r24, r24
   a:	01 f0       	breq	.+0      	; 0xc <_Z12disableTimerh+0xc>
   c:	81 30       	cpi	r24, 0x01	; 1
   e:	01 f4       	brne	.+0      	; 0x10 <_Z12disableTimerh+0x10>
  10:	00 c0       	rjmp	.+0      	; 0x12 <_Z12disableTimerh+0x12>
  12:	84 30       	cpi	r24, 0x04	; 4
  14:	01 f0       	breq	.+0      	; 0x16 <_Z12disableTimerh+0x16>
  16:	84 30       	cpi	r24, 0x04	; 4
  18:	00 f0       	brcs	.+0      	; 0x1a <_Z12disableTimerh+0x1a>
  1a:	85 30       	cpi	r24, 0x05	; 5
  1c:	01 f4       	brne	.+0      	; 0x1e <_Z12disableTimerh+0x1e>
  1e:	00 c0       	rjmp	.+0      	; 0x20 <_Z12disableTimerh+0x20>
  20:	10 92 6e 00 	sts	0x006E, r1
  24:	08 95       	ret
  26:	80 91 6f 00 	lds	r24, 0x006F
  2a:	8d 7f       	andi	r24, 0xFD	; 253
  2c:	80 93 6f 00 	sts	0x006F, r24
  30:	08 95       	ret
  32:	80 91 70 00 	lds	r24, 0x0070
{
  int8_t _timer = -1;

  // if we're already using the pin, the timer should be configured.  
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == _pin) {
  36:	8d 7f       	andi	r24, 0xFD	; 253
  38:	80 93 70 00 	sts	0x0070, r24
  3c:	81 e0       	ldi	r24, 0x01	; 1
      return pgm_read_byte(tone_pin_to_timer_PGM + i);
  3e:	80 93 b0 00 	sts	0x00B0, r24
  42:	80 91 b1 00 	lds	r24, 0x00B1
    }
  }
  
  // search for an unused timer.
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == 255) {
  46:	88 7f       	andi	r24, 0xF8	; 248
  48:	84 60       	ori	r24, 0x04	; 4
  4a:	80 93 b1 00 	sts	0x00B1, r24
      tone_pins[i] = _pin;
  4e:	10 92 b3 00 	sts	0x00B3, r1
      _timer = pgm_read_byte(tone_pin_to_timer_PGM + i);
  52:	08 95       	ret
  54:	10 92 71 00 	sts	0x0071, r1
      break;
    }
  }
  
  if (_timer != -1)
  58:	08 95       	ret
  5a:	10 92 72 00 	sts	0x0072, r1
  {
    // Set timer specific stuff
    // All timers in CTC mode
    // 8 bit timers will require changing prescalar values,
    // whereas 16 bit timers are set to either ck/1 or ck/64 prescalar
    switch (_timer)
  5e:	08 95       	ret
  60:	10 92 73 00 	sts	0x0073, r1
  64:	08 95       	ret

Disassembly of section .text._Z6noToneh:

00000000 <_Z6noToneh>:



// frequency (in hertz) and duration (in milliseconds).

void tone(uint8_t _pin, unsigned int frequency, unsigned long duration)
   0:	1f 93       	push	r17
   2:	18 2f       	mov	r17, r24
   4:	80 91 00 00 	lds	r24, 0x0000
   8:	81 17       	cp	r24, r17
   a:	01 f0       	breq	.+0      	; 0xc <_Z6noToneh+0xc>
   c:	9f ef       	ldi	r25, 0xFF	; 255
   e:	00 c0       	rjmp	.+0      	; 0x10 <_Z6noToneh+0x10>
  10:	e0 e0       	ldi	r30, 0x00	; 0
  12:	f0 e0       	ldi	r31, 0x00	; 0
  14:	94 91       	lpm	r25, Z+
  16:	8f ef       	ldi	r24, 0xFF	; 255
  18:	80 93 00 00 	sts	0x0000, r24
  1c:	89 2f       	mov	r24, r25
  1e:	0e 94 00 00 	call	0	; 0x0 <_Z6noToneh>
  22:	81 2f       	mov	r24, r17
  24:	60 e0       	ldi	r22, 0x00	; 0
  26:	0e 94 00 00 	call	0	; 0x0 <_Z6noToneh>
  2a:	1f 91       	pop	r17
  2c:	08 95       	ret

Disassembly of section .text.__vector_13:

00000000 <__vector_13>:
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	a0 91 00 00 	lds	r26, 0x0000
  32:	b0 91 00 00 	lds	r27, 0x0000
{
  int8_t _timer = -1;

  // if we're already using the pin, the timer should be configured.  
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == _pin) {
  36:	00 97       	sbiw	r24, 0x00	; 0
  38:	a1 05       	cpc	r26, r1
  3a:	b1 05       	cpc	r27, r1
  3c:	01 f0       	breq	.+0      	; 0x3e <__vector_13+0x3e>
      return pgm_read_byte(tone_pin_to_timer_PGM + i);
  3e:	e0 91 00 00 	lds	r30, 0x0000
  42:	f0 91 00 00 	lds	r31, 0x0000
    }
  }
  
  // search for an unused timer.
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == 255) {
  46:	80 81       	ld	r24, Z
  48:	90 91 00 00 	lds	r25, 0x0000
      tone_pins[i] = _pin;
  4c:	89 27       	eor	r24, r25
  4e:	80 83       	st	Z, r24
      _timer = pgm_read_byte(tone_pin_to_timer_PGM + i);
  50:	80 91 00 00 	lds	r24, 0x0000
  54:	90 91 00 00 	lds	r25, 0x0000
      break;
    }
  }
  
  if (_timer != -1)
  58:	a0 91 00 00 	lds	r26, 0x0000
  5c:	b0 91 00 00 	lds	r27, 0x0000
  {
    // Set timer specific stuff
    // All timers in CTC mode
    // 8 bit timers will require changing prescalar values,
    // whereas 16 bit timers are set to either ck/1 or ck/64 prescalar
    switch (_timer)
  60:	18 16       	cp	r1, r24
  62:	19 06       	cpc	r1, r25
  64:	1a 06       	cpc	r1, r26
  66:	1b 06       	cpc	r1, r27
  68:	04 f4       	brge	.+0      	; 0x6a <__vector_13+0x6a>
  6a:	80 91 00 00 	lds	r24, 0x0000
  6e:	90 91 00 00 	lds	r25, 0x0000
  72:	a0 91 00 00 	lds	r26, 0x0000
  76:	b0 91 00 00 	lds	r27, 0x0000
  7a:	01 97       	sbiw	r24, 0x01	; 1
  7c:	a1 09       	sbc	r26, r1
  7e:	b1 09       	sbc	r27, r1
  80:	80 93 00 00 	sts	0x0000, r24
  84:	90 93 00 00 	sts	0x0000, r25
  88:	a0 93 00 00 	sts	0x0000, r26
  8c:	b0 93 00 00 	sts	0x0000, r27
    {
      #if defined(TCCR0A) && defined(TCCR0B)
      case 0:
        // 8 bit timer
        TCCR0A = 0;
  90:	00 c0       	rjmp	.+0      	; 0x92 <__vector_13+0x92>
        TCCR0B = 0;
  92:	80 91 00 00 	lds	r24, 0x0000
        bitWrite(TCCR0A, WGM01, 1);
  96:	0e 94 00 00 	call	0	; 0x0 <__vector_13>
        bitWrite(TCCR0B, CS00, 1);
  9a:	ff 91       	pop	r31
  9c:	ef 91       	pop	r30
  9e:	bf 91       	pop	r27
        timer0_pin_port = portOutputRegister(digitalPinToPort(_pin));
  a0:	af 91       	pop	r26
  a2:	9f 91       	pop	r25
  a4:	8f 91       	pop	r24
  a6:	7f 91       	pop	r23
  a8:	6f 91       	pop	r22
  aa:	5f 91       	pop	r21
  ac:	4f 91       	pop	r20
  ae:	3f 91       	pop	r19
  b0:	2f 91       	pop	r18
  b2:	0f 90       	pop	r0
  b4:	0b be       	out	0x3b, r0	; 59
  b6:	0f 90       	pop	r0
  b8:	0f be       	out	0x3f, r0	; 63
  ba:	0f 90       	pop	r0
  bc:	1f 90       	pop	r1
  be:	18 95       	reti

Disassembly of section .text._Z4tonehjm:

00000000 <_Z4tonehjm>:



// frequency (in hertz) and duration (in milliseconds).

void tone(uint8_t _pin, unsigned int frequency, unsigned long duration)
   0:	2f 92       	push	r2
   2:	3f 92       	push	r3
   4:	5f 92       	push	r5
   6:	6f 92       	push	r6
   8:	7f 92       	push	r7
   a:	8f 92       	push	r8
   c:	9f 92       	push	r9
   e:	af 92       	push	r10
  10:	bf 92       	push	r11
  12:	cf 92       	push	r12
  14:	df 92       	push	r13
  16:	ef 92       	push	r14
  18:	ff 92       	push	r15
  1a:	0f 93       	push	r16
  1c:	1f 93       	push	r17
  1e:	df 93       	push	r29
  20:	cf 93       	push	r28
  22:	00 d0       	rcall	.+0      	; 0x24 <_Z4tonehjm+0x24>
  24:	0f 92       	push	r0
  26:	cd b7       	in	r28, 0x3d	; 61
  28:	de b7       	in	r29, 0x3e	; 62
  2a:	a8 2f       	mov	r26, r24
  2c:	1b 01       	movw	r2, r22
  2e:	29 83       	std	Y+1, r18	; 0x01
  30:	3a 83       	std	Y+2, r19	; 0x02
  32:	4b 83       	std	Y+3, r20	; 0x03
  34:	5c 83       	std	Y+4, r21	; 0x04
{
  int8_t _timer = -1;

  // if we're already using the pin, the timer should be configured.  
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == _pin) {
  36:	80 91 00 00 	lds	r24, 0x0000
  3a:	8a 17       	cp	r24, r26
  3c:	01 f4       	brne	.+0      	; 0x3e <_Z4tonehjm+0x3e>
      return pgm_read_byte(tone_pin_to_timer_PGM + i);
  3e:	e0 e0       	ldi	r30, 0x00	; 0
  40:	f0 e0       	ldi	r31, 0x00	; 0
  42:	54 90       	lpm	r5, Z+
  44:	00 c0       	rjmp	.+0      	; 0x46 <_Z4tonehjm+0x46>
    }
  }
  
  // search for an unused timer.
  for (int i = 0; i < AVAILABLE_TONE_PINS; i++) {
    if (tone_pins[i] == 255) {
  46:	8f 3f       	cpi	r24, 0xFF	; 255
  48:	01 f0       	breq	.+0      	; 0x4a <_Z4tonehjm+0x4a>
  4a:	00 c0       	rjmp	.+0      	; 0x4c <_Z4tonehjm+0x4c>
      tone_pins[i] = _pin;
  4c:	a0 93 00 00 	sts	0x0000, r26
      _timer = pgm_read_byte(tone_pin_to_timer_PGM + i);
  50:	e0 e0       	ldi	r30, 0x00	; 0
  52:	f0 e0       	ldi	r31, 0x00	; 0
  54:	54 90       	lpm	r5, Z+
      break;
    }
  }
  
  if (_timer != -1)
  56:	2f ef       	ldi	r18, 0xFF	; 255
  58:	52 16       	cp	r5, r18
  5a:	01 f4       	brne	.+0      	; 0x5c <_Z4tonehjm+0x5c>
  5c:	00 c0       	rjmp	.+0      	; 0x5e <_Z4tonehjm+0x5e>
  {
    // Set timer specific stuff
    // All timers in CTC mode
    // 8 bit timers will require changing prescalar values,
    // whereas 16 bit timers are set to either ck/1 or ck/64 prescalar
    switch (_timer)
  5e:	82 e0       	ldi	r24, 0x02	; 2
  60:	58 16       	cp	r5, r24
  62:	01 f4       	brne	.+0      	; 0x64 <_Z4tonehjm+0x64>
  64:	00 c0       	rjmp	.+0      	; 0x66 <_Z4tonehjm+0x66>
  66:	85 15       	cp	r24, r5
  68:	04 f0       	brlt	.+0      	; 0x6a <_Z4tonehjm+0x6a>
  6a:	55 20       	and	r5, r5
  6c:	01 f0       	breq	.+0      	; 0x6e <_Z4tonehjm+0x6e>
  6e:	91 e0       	ldi	r25, 0x01	; 1
  70:	59 16       	cp	r5, r25
  72:	01 f0       	breq	.+0      	; 0x74 <_Z4tonehjm+0x74>
  74:	00 c0       	rjmp	.+0      	; 0x76 <_Z4tonehjm+0x76>
  76:	00 c0       	rjmp	.+0      	; 0x78 <_Z4tonehjm+0x78>
  78:	b4 e0       	ldi	r27, 0x04	; 4
  7a:	5b 16       	cp	r5, r27
  7c:	01 f4       	brne	.+0      	; 0x7e <_Z4tonehjm+0x7e>
  7e:	00 c0       	rjmp	.+0      	; 0x80 <_Z4tonehjm+0x80>
  80:	5b 16       	cp	r5, r27
  82:	04 f4       	brge	.+0      	; 0x84 <_Z4tonehjm+0x84>
  84:	00 c0       	rjmp	.+0      	; 0x86 <_Z4tonehjm+0x86>
  86:	e5 e0       	ldi	r30, 0x05	; 5
  88:	5e 16       	cp	r5, r30
  8a:	01 f0       	breq	.+0      	; 0x8c <_Z4tonehjm+0x8c>
  8c:	00 c0       	rjmp	.+0      	; 0x8e <_Z4tonehjm+0x8e>
  8e:	00 c0       	rjmp	.+0      	; 0x90 <_Z4tonehjm+0x90>
    {
      #if defined(TCCR0A) && defined(TCCR0B)
      case 0:
        // 8 bit timer
        TCCR0A = 0;
  90:	14 bc       	out	0x24, r1	; 36
        TCCR0B = 0;
  92:	15 bc       	out	0x25, r1	; 37
        bitWrite(TCCR0A, WGM01, 1);
  94:	84 b5       	in	r24, 0x24	; 36
  96:	82 60       	ori	r24, 0x02	; 2
  98:	84 bd       	out	0x24, r24	; 36
        bitWrite(TCCR0B, CS00, 1);
  9a:	85 b5       	in	r24, 0x25	; 37
  9c:	81 60       	ori	r24, 0x01	; 1
  9e:	85 bd       	out	0x25, r24	; 37
        timer0_pin_port = portOutputRegister(digitalPinToPort(_pin));
  a0:	2a 2f       	mov	r18, r26
  a2:	30 e0       	ldi	r19, 0x00	; 0
  a4:	f9 01       	movw	r30, r18
  a6:	e0 50       	subi	r30, 0x00	; 0
  a8:	f0 40       	sbci	r31, 0x00	; 0
  aa:	e4 91       	lpm	r30, Z+
  ac:	f0 e0       	ldi	r31, 0x00	; 0
  ae:	ee 0f       	add	r30, r30
  b0:	ff 1f       	adc	r31, r31
  b2:	e0 50       	subi	r30, 0x00	; 0
  b4:	f0 40       	sbci	r31, 0x00	; 0
  b6:	85 91       	lpm	r24, Z+
  b8:	94 91       	lpm	r25, Z+
  ba:	90 93 00 00 	sts	0x0000, r25
  be:	80 93 00 00 	sts	0x0000, r24
        timer0_pin_mask = digitalPinToBitMask(_pin);
  c2:	20 50       	subi	r18, 0x00	; 0
  c4:	30 40       	sbci	r19, 0x00	; 0
  c6:	f9 01       	movw	r30, r18
  c8:	84 91       	lpm	r24, Z+
  ca:	80 93 00 00 	sts	0x0000, r24
  ce:	00 c0       	rjmp	.+0      	; 0xd0 <_Z4tonehjm+0xd0>
      #endif

      #if defined(TCCR1A) && defined(TCCR1B) && defined(WGM12)
      case 1:
        // 16 bit timer
        TCCR1A = 0;
  d0:	10 92 80 00 	sts	0x0080, r1
        TCCR1B = 0;
  d4:	10 92 81 00 	sts	0x0081, r1
        bitWrite(TCCR1B, WGM12, 1);
  d8:	80 91 81 00 	lds	r24, 0x0081
  dc:	88 60       	ori	r24, 0x08	; 8
  de:	80 93 81 00 	sts	0x0081, r24
        bitWrite(TCCR1B, CS10, 1);
  e2:	80 91 81 00 	lds	r24, 0x0081
  e6:	81 60       	ori	r24, 0x01	; 1
  e8:	80 93 81 00 	sts	0x0081, r24
        timer1_pin_port = portOutputRegister(digitalPinToPort(_pin));
  ec:	2a 2f       	mov	r18, r26
  ee:	30 e0       	ldi	r19, 0x00	; 0
  f0:	f9 01       	movw	r30, r18
  f2:	e0 50       	subi	r30, 0x00	; 0
  f4:	f0 40       	sbci	r31, 0x00	; 0
  f6:	e4 91       	lpm	r30, Z+
  f8:	f0 e0       	ldi	r31, 0x00	; 0
  fa:	ee 0f       	add	r30, r30
  fc:	ff 1f       	adc	r31, r31
  fe:	e0 50       	subi	r30, 0x00	; 0
 100:	f0 40       	sbci	r31, 0x00	; 0
 102:	85 91       	lpm	r24, Z+
 104:	94 91       	lpm	r25, Z+
 106:	90 93 00 00 	sts	0x0000, r25
 10a:	80 93 00 00 	sts	0x0000, r24
        timer1_pin_mask = digitalPinToBitMask(_pin);
 10e:	20 50       	subi	r18, 0x00	; 0
 110:	30 40       	sbci	r19, 0x00	; 0
 112:	f9 01       	movw	r30, r18
 114:	84 91       	lpm	r24, Z+
 116:	80 93 00 00 	sts	0x0000, r24
 11a:	00 c0       	rjmp	.+0      	; 0x11c <_Z4tonehjm+0x11c>
      #endif

      #if defined(TCCR2A) && defined(TCCR2B)
      case 2:
        // 8 bit timer
        TCCR2A = 0;
 11c:	10 92 b0 00 	sts	0x00B0, r1
        TCCR2B = 0;
 120:	10 92 b1 00 	sts	0x00B1, r1
        bitWrite(TCCR2A, WGM21, 1);
 124:	80 91 b0 00 	lds	r24, 0x00B0
 128:	82 60       	ori	r24, 0x02	; 2
 12a:	80 93 b0 00 	sts	0x00B0, r24
        bitWrite(TCCR2B, CS20, 1);
 12e:	80 91 b1 00 	lds	r24, 0x00B1
 132:	81 60       	ori	r24, 0x01	; 1
 134:	80 93 b1 00 	sts	0x00B1, r24
        timer2_pin_port = portOutputRegister(digitalPinToPort(_pin));
 138:	2a 2f       	mov	r18, r26
 13a:	30 e0       	ldi	r19, 0x00	; 0
 13c:	f9 01       	movw	r30, r18
 13e:	e0 50       	subi	r30, 0x00	; 0
 140:	f0 40       	sbci	r31, 0x00	; 0
 142:	e4 91       	lpm	r30, Z+
 144:	f0 e0       	ldi	r31, 0x00	; 0
 146:	ee 0f       	add	r30, r30
 148:	ff 1f       	adc	r31, r31
 14a:	e0 50       	subi	r30, 0x00	; 0
 14c:	f0 40       	sbci	r31, 0x00	; 0
 14e:	85 91       	lpm	r24, Z+
 150:	94 91       	lpm	r25, Z+
 152:	90 93 00 00 	sts	0x0000, r25
 156:	80 93 00 00 	sts	0x0000, r24
        timer2_pin_mask = digitalPinToBitMask(_pin);
 15a:	20 50       	subi	r18, 0x00	; 0
 15c:	30 40       	sbci	r19, 0x00	; 0
 15e:	f9 01       	movw	r30, r18
 160:	84 91       	lpm	r24, Z+
 162:	80 93 00 00 	sts	0x0000, r24
 166:	00 c0       	rjmp	.+0      	; 0x168 <_Z4tonehjm+0x168>
      #endif

      #if defined(TCCR3A) && defined(TCCR3B) &&  defined(TIMSK3)
      case 3:
        // 16 bit timer
        TCCR3A = 0;
 168:	10 92 90 00 	sts	0x0090, r1
        TCCR3B = 0;
 16c:	10 92 91 00 	sts	0x0091, r1
        bitWrite(TCCR3B, WGM32, 1);
 170:	80 91 91 00 	lds	r24, 0x0091
 174:	88 60       	ori	r24, 0x08	; 8
 176:	80 93 91 00 	sts	0x0091, r24
        bitWrite(TCCR3B, CS30, 1);
 17a:	80 91 91 00 	lds	r24, 0x0091
 17e:	81 60       	ori	r24, 0x01	; 1
 180:	80 93 91 00 	sts	0x0091, r24
        timer3_pin_port = portOutputRegister(digitalPinToPort(_pin));
 184:	2a 2f       	mov	r18, r26
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	f9 01       	movw	r30, r18
 18a:	e0 50       	subi	r30, 0x00	; 0
 18c:	f0 40       	sbci	r31, 0x00	; 0
 18e:	e4 91       	lpm	r30, Z+
 190:	f0 e0       	ldi	r31, 0x00	; 0
 192:	ee 0f       	add	r30, r30
 194:	ff 1f       	adc	r31, r31
 196:	e0 50       	subi	r30, 0x00	; 0
 198:	f0 40       	sbci	r31, 0x00	; 0
 19a:	85 91       	lpm	r24, Z+
 19c:	94 91       	lpm	r25, Z+
 19e:	90 93 00 00 	sts	0x0000, r25
 1a2:	80 93 00 00 	sts	0x0000, r24
        timer3_pin_mask = digitalPinToBitMask(_pin);
 1a6:	20 50       	subi	r18, 0x00	; 0
 1a8:	30 40       	sbci	r19, 0x00	; 0
 1aa:	f9 01       	movw	r30, r18
 1ac:	84 91       	lpm	r24, Z+
 1ae:	80 93 00 00 	sts	0x0000, r24
 1b2:	00 c0       	rjmp	.+0      	; 0x1b4 <_Z4tonehjm+0x1b4>
      #endif

      #if defined(TCCR4A) && defined(TCCR4B) &&  defined(TIMSK4)
      case 4:
        // 16 bit timer
        TCCR4A = 0;
 1b4:	10 92 a0 00 	sts	0x00A0, r1
        TCCR4B = 0;
 1b8:	10 92 a1 00 	sts	0x00A1, r1
        #if defined(WGM42)
          bitWrite(TCCR4B, WGM42, 1);
 1bc:	80 91 a1 00 	lds	r24, 0x00A1
 1c0:	88 60       	ori	r24, 0x08	; 8
 1c2:	80 93 a1 00 	sts	0x00A1, r24
        #elif defined(CS43)
          #warning this may not be correct
          // atmega32u4
          bitWrite(TCCR4B, CS43, 1);
        #endif
        bitWrite(TCCR4B, CS40, 1);
 1c6:	80 91 a1 00 	lds	r24, 0x00A1
 1ca:	81 60       	ori	r24, 0x01	; 1
 1cc:	80 93 a1 00 	sts	0x00A1, r24
        timer4_pin_port = portOutputRegister(digitalPinToPort(_pin));
 1d0:	2a 2f       	mov	r18, r26
 1d2:	30 e0       	ldi	r19, 0x00	; 0
 1d4:	f9 01       	movw	r30, r18
 1d6:	e0 50       	subi	r30, 0x00	; 0
 1d8:	f0 40       	sbci	r31, 0x00	; 0
 1da:	e4 91       	lpm	r30, Z+
 1dc:	f0 e0       	ldi	r31, 0x00	; 0
 1de:	ee 0f       	add	r30, r30
 1e0:	ff 1f       	adc	r31, r31
 1e2:	e0 50       	subi	r30, 0x00	; 0
 1e4:	f0 40       	sbci	r31, 0x00	; 0
 1e6:	85 91       	lpm	r24, Z+
 1e8:	94 91       	lpm	r25, Z+
 1ea:	90 93 00 00 	sts	0x0000, r25
 1ee:	80 93 00 00 	sts	0x0000, r24
        timer4_pin_mask = digitalPinToBitMask(_pin);
 1f2:	20 50       	subi	r18, 0x00	; 0
 1f4:	30 40       	sbci	r19, 0x00	; 0
 1f6:	f9 01       	movw	r30, r18
 1f8:	84 91       	lpm	r24, Z+
 1fa:	80 93 00 00 	sts	0x0000, r24
 1fe:	00 c0       	rjmp	.+0      	; 0x200 <_Z4tonehjm+0x200>
      #endif

      #if defined(TCCR5A) && defined(TCCR5B) &&  defined(TIMSK5)
      case 5:
        // 16 bit timer
        TCCR5A = 0;
 200:	10 92 20 01 	sts	0x0120, r1
        TCCR5B = 0;
 204:	10 92 21 01 	sts	0x0121, r1
        bitWrite(TCCR5B, WGM52, 1);
 208:	80 91 21 01 	lds	r24, 0x0121
 20c:	88 60       	ori	r24, 0x08	; 8
 20e:	80 93 21 01 	sts	0x0121, r24
        bitWrite(TCCR5B, CS50, 1);
 212:	80 91 21 01 	lds	r24, 0x0121
 216:	81 60       	ori	r24, 0x01	; 1
 218:	80 93 21 01 	sts	0x0121, r24
        timer5_pin_port = portOutputRegister(digitalPinToPort(_pin));
 21c:	2a 2f       	mov	r18, r26
 21e:	30 e0       	ldi	r19, 0x00	; 0
 220:	f9 01       	movw	r30, r18
 222:	e0 50       	subi	r30, 0x00	; 0
 224:	f0 40       	sbci	r31, 0x00	; 0
 226:	e4 91       	lpm	r30, Z+
 228:	f0 e0       	ldi	r31, 0x00	; 0
 22a:	ee 0f       	add	r30, r30
 22c:	ff 1f       	adc	r31, r31
 22e:	e0 50       	subi	r30, 0x00	; 0
 230:	f0 40       	sbci	r31, 0x00	; 0
 232:	85 91       	lpm	r24, Z+
 234:	94 91       	lpm	r25, Z+
 236:	90 93 00 00 	sts	0x0000, r25
 23a:	80 93 00 00 	sts	0x0000, r24
        timer5_pin_mask = digitalPinToBitMask(_pin);
 23e:	20 50       	subi	r18, 0x00	; 0
 240:	30 40       	sbci	r19, 0x00	; 0
 242:	f9 01       	movw	r30, r18
 244:	84 91       	lpm	r24, Z+
 246:	80 93 00 00 	sts	0x0000, r24
 24a:	00 c0       	rjmp	.+0      	; 0x24c <_Z4tonehjm+0x24c>
  uint32_t ocr = 0;
  int8_t _timer;

  _timer = toneBegin(_pin);

  if (_timer >= 0)
 24c:	57 fc       	sbrc	r5, 7
 24e:	00 c0       	rjmp	.+0      	; 0x250 <_Z4tonehjm+0x250>
  {
    // Set the pinMode as OUTPUT
    pinMode(_pin, OUTPUT);
 250:	8a 2f       	mov	r24, r26
 252:	61 e0       	ldi	r22, 0x01	; 1
 254:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
    
    // if we are using an 8 bit timer, scan through prescalars to find the best fit
    if (_timer == 0 || _timer == 2)
 258:	55 20       	and	r5, r5
 25a:	01 f0       	breq	.+0      	; 0x25c <_Z4tonehjm+0x25c>
 25c:	f2 e0       	ldi	r31, 0x02	; 2
 25e:	5f 16       	cp	r5, r31
 260:	01 f0       	breq	.+0      	; 0x262 <_Z4tonehjm+0x262>
 262:	00 c0       	rjmp	.+0      	; 0x264 <_Z4tonehjm+0x264>
    {
      ocr = F_CPU / frequency / 2 - 1;
 264:	31 01       	movw	r6, r2
 266:	88 24       	eor	r8, r8
 268:	99 24       	eor	r9, r9
 26a:	60 e0       	ldi	r22, 0x00	; 0
 26c:	72 e1       	ldi	r23, 0x12	; 18
 26e:	8a e7       	ldi	r24, 0x7A	; 122
 270:	90 e0       	ldi	r25, 0x00	; 0
 272:	a4 01       	movw	r20, r8
 274:	93 01       	movw	r18, r6
 276:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 27a:	59 01       	movw	r10, r18
 27c:	6a 01       	movw	r12, r20
 27e:	86 01       	movw	r16, r12
 280:	75 01       	movw	r14, r10
 282:	08 94       	sec
 284:	e1 08       	sbc	r14, r1
 286:	f1 08       	sbc	r15, r1
 288:	01 09       	sbc	r16, r1
 28a:	11 09       	sbc	r17, r1
      prescalarbits = 0b001;  // ck/1: same for both timers
      if (ocr > 255)
 28c:	2f ef       	ldi	r18, 0xFF	; 255
 28e:	e2 16       	cp	r14, r18
 290:	f1 04       	cpc	r15, r1
 292:	01 05       	cpc	r16, r1
 294:	11 05       	cpc	r17, r1
 296:	01 f0       	breq	.+0      	; 0x298 <_Z4tonehjm+0x298>
 298:	00 f4       	brcc	.+0      	; 0x29a <_Z4tonehjm+0x29a>
 29a:	00 c0       	rjmp	.+0      	; 0x29c <_Z4tonehjm+0x29c>
      {
        ocr = F_CPU / frequency / 2 / 8 - 1;
 29c:	60 e4       	ldi	r22, 0x40	; 64
 29e:	72 e4       	ldi	r23, 0x42	; 66
 2a0:	8f e0       	ldi	r24, 0x0F	; 15
 2a2:	90 e0       	ldi	r25, 0x00	; 0
 2a4:	a4 01       	movw	r20, r8
 2a6:	93 01       	movw	r18, r6
 2a8:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 2ac:	79 01       	movw	r14, r18
 2ae:	8a 01       	movw	r16, r20
 2b0:	08 94       	sec
 2b2:	e1 08       	sbc	r14, r1
 2b4:	f1 08       	sbc	r15, r1
 2b6:	01 09       	sbc	r16, r1
 2b8:	11 09       	sbc	r17, r1
        prescalarbits = 0b010;  // ck/8: same for both timers

        if (_timer == 2 && ocr > 255)
 2ba:	82 e0       	ldi	r24, 0x02	; 2
 2bc:	58 16       	cp	r5, r24
 2be:	01 f4       	brne	.+0      	; 0x2c0 <_Z4tonehjm+0x2c0>
 2c0:	9f ef       	ldi	r25, 0xFF	; 255
 2c2:	e9 16       	cp	r14, r25
 2c4:	f1 04       	cpc	r15, r1
 2c6:	01 05       	cpc	r16, r1
 2c8:	11 05       	cpc	r17, r1
 2ca:	01 f0       	breq	.+0      	; 0x2cc <_Z4tonehjm+0x2cc>
 2cc:	00 f4       	brcc	.+0      	; 0x2ce <_Z4tonehjm+0x2ce>
 2ce:	00 c0       	rjmp	.+0      	; 0x2d0 <_Z4tonehjm+0x2d0>
        {
          ocr = F_CPU / frequency / 2 / 32 - 1;
 2d0:	60 e9       	ldi	r22, 0x90	; 144
 2d2:	70 ed       	ldi	r23, 0xD0	; 208
 2d4:	83 e0       	ldi	r24, 0x03	; 3
 2d6:	90 e0       	ldi	r25, 0x00	; 0
 2d8:	a4 01       	movw	r20, r8
 2da:	93 01       	movw	r18, r6
 2dc:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 2e0:	79 01       	movw	r14, r18
 2e2:	8a 01       	movw	r16, r20
 2e4:	08 94       	sec
 2e6:	e1 08       	sbc	r14, r1
 2e8:	f1 08       	sbc	r15, r1
 2ea:	01 09       	sbc	r16, r1
 2ec:	11 09       	sbc	r17, r1
 2ee:	83 e0       	ldi	r24, 0x03	; 3
          prescalarbits = 0b011;
        }

        if (ocr > 255)
 2f0:	af ef       	ldi	r26, 0xFF	; 255
 2f2:	ea 16       	cp	r14, r26
 2f4:	f1 04       	cpc	r15, r1
 2f6:	01 05       	cpc	r16, r1
 2f8:	11 05       	cpc	r17, r1
 2fa:	01 f0       	breq	.+0      	; 0x2fc <_Z4tonehjm+0x2fc>
 2fc:	00 f4       	brcc	.+0      	; 0x2fe <_Z4tonehjm+0x2fe>
 2fe:	00 c0       	rjmp	.+0      	; 0x300 <_Z4tonehjm+0x300>
        {
          ocr = F_CPU / frequency / 2 / 64 - 1;
 300:	68 e4       	ldi	r22, 0x48	; 72
 302:	78 ee       	ldi	r23, 0xE8	; 232
 304:	81 e0       	ldi	r24, 0x01	; 1
 306:	90 e0       	ldi	r25, 0x00	; 0
 308:	a4 01       	movw	r20, r8
 30a:	93 01       	movw	r18, r6
 30c:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 310:	79 01       	movw	r14, r18
 312:	8a 01       	movw	r16, r20
 314:	08 94       	sec
 316:	e1 08       	sbc	r14, r1
 318:	f1 08       	sbc	r15, r1
 31a:	01 09       	sbc	r16, r1
 31c:	11 09       	sbc	r17, r1
          prescalarbits = _timer == 0 ? 0b011 : 0b100;
 31e:	55 20       	and	r5, r5
 320:	01 f4       	brne	.+0      	; 0x322 <_Z4tonehjm+0x322>
 322:	83 e0       	ldi	r24, 0x03	; 3
 324:	00 c0       	rjmp	.+0      	; 0x326 <_Z4tonehjm+0x326>

          if (_timer == 2 && ocr > 255)
 326:	b2 e0       	ldi	r27, 0x02	; 2
 328:	5b 16       	cp	r5, r27
 32a:	01 f0       	breq	.+0      	; 0x32c <_Z4tonehjm+0x32c>
 32c:	84 e0       	ldi	r24, 0x04	; 4
 32e:	00 c0       	rjmp	.+0      	; 0x330 <_Z4tonehjm+0x330>
 330:	ef ef       	ldi	r30, 0xFF	; 255
 332:	ee 16       	cp	r14, r30
 334:	f1 04       	cpc	r15, r1
 336:	01 05       	cpc	r16, r1
 338:	11 05       	cpc	r17, r1
 33a:	01 f0       	breq	.+0      	; 0x33c <_Z4tonehjm+0x33c>
 33c:	00 f4       	brcc	.+0      	; 0x33e <_Z4tonehjm+0x33e>
 33e:	00 c0       	rjmp	.+0      	; 0x340 <_Z4tonehjm+0x340>
          {
            ocr = F_CPU / frequency / 2 / 128 - 1;
 340:	64 e2       	ldi	r22, 0x24	; 36
 342:	74 ef       	ldi	r23, 0xF4	; 244
 344:	80 e0       	ldi	r24, 0x00	; 0
 346:	90 e0       	ldi	r25, 0x00	; 0
 348:	a4 01       	movw	r20, r8
 34a:	93 01       	movw	r18, r6
 34c:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 350:	79 01       	movw	r14, r18
 352:	8a 01       	movw	r16, r20
 354:	08 94       	sec
 356:	e1 08       	sbc	r14, r1
 358:	f1 08       	sbc	r15, r1
 35a:	01 09       	sbc	r16, r1
 35c:	11 09       	sbc	r17, r1
 35e:	85 e0       	ldi	r24, 0x05	; 5
            prescalarbits = 0b101;
          }

          if (ocr > 255)
 360:	ff ef       	ldi	r31, 0xFF	; 255
 362:	ef 16       	cp	r14, r31
 364:	f1 04       	cpc	r15, r1
 366:	01 05       	cpc	r16, r1
 368:	11 05       	cpc	r17, r1
 36a:	01 f0       	breq	.+0      	; 0x36c <_Z4tonehjm+0x36c>
 36c:	00 f0       	brcs	.+0      	; 0x36e <_Z4tonehjm+0x36e>
          {
            ocr = F_CPU / frequency / 2 / 256 - 1;
 36e:	62 e1       	ldi	r22, 0x12	; 18
 370:	7a e7       	ldi	r23, 0x7A	; 122
 372:	80 e0       	ldi	r24, 0x00	; 0
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	a4 01       	movw	r20, r8
 378:	93 01       	movw	r18, r6
 37a:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 37e:	79 01       	movw	r14, r18
 380:	8a 01       	movw	r16, r20
 382:	08 94       	sec
 384:	e1 08       	sbc	r14, r1
 386:	f1 08       	sbc	r15, r1
 388:	01 09       	sbc	r16, r1
 38a:	11 09       	sbc	r17, r1
            prescalarbits = _timer == 0 ? 0b100 : 0b110;
 38c:	55 20       	and	r5, r5
 38e:	01 f0       	breq	.+0      	; 0x390 <_Z4tonehjm+0x390>
 390:	86 e0       	ldi	r24, 0x06	; 6
 392:	00 c0       	rjmp	.+0      	; 0x394 <_Z4tonehjm+0x394>
 394:	84 e0       	ldi	r24, 0x04	; 4
            if (ocr > 255)
 396:	2f ef       	ldi	r18, 0xFF	; 255
 398:	e2 16       	cp	r14, r18
 39a:	f1 04       	cpc	r15, r1
 39c:	01 05       	cpc	r16, r1
 39e:	11 05       	cpc	r17, r1
 3a0:	01 f0       	breq	.+0      	; 0x3a2 <_Z4tonehjm+0x3a2>
 3a2:	00 f0       	brcs	.+0      	; 0x3a4 <_Z4tonehjm+0x3a4>
            {
              // can't do any better than /1024
              ocr = F_CPU / frequency / 2 / 1024 - 1;
 3a4:	86 01       	movw	r16, r12
 3a6:	75 01       	movw	r14, r10
 3a8:	9a e0       	ldi	r25, 0x0A	; 10
 3aa:	16 95       	lsr	r17
 3ac:	07 95       	ror	r16
 3ae:	f7 94       	ror	r15
 3b0:	e7 94       	ror	r14
 3b2:	9a 95       	dec	r25
 3b4:	01 f4       	brne	.+0      	; 0x3b6 <_Z4tonehjm+0x3b6>
 3b6:	08 94       	sec
 3b8:	e1 08       	sbc	r14, r1
 3ba:	f1 08       	sbc	r15, r1
 3bc:	01 09       	sbc	r16, r1
 3be:	11 09       	sbc	r17, r1
              prescalarbits = _timer == 0 ? 0b101 : 0b111;
 3c0:	55 20       	and	r5, r5
 3c2:	01 f0       	breq	.+0      	; 0x3c4 <_Z4tonehjm+0x3c4>
 3c4:	87 e0       	ldi	r24, 0x07	; 7
 3c6:	00 c0       	rjmp	.+0      	; 0x3c8 <_Z4tonehjm+0x3c8>
 3c8:	85 e0       	ldi	r24, 0x05	; 5
 3ca:	00 c0       	rjmp	.+0      	; 0x3cc <_Z4tonehjm+0x3cc>
 3cc:	81 e0       	ldi	r24, 0x01	; 1
          }
        }
      }

#if defined(TCCR0B)
      if (_timer == 0)
 3ce:	55 20       	and	r5, r5
 3d0:	01 f4       	brne	.+0      	; 0x3d2 <_Z4tonehjm+0x3d2>
      {
        TCCR0B = prescalarbits;
 3d2:	85 bd       	out	0x25, r24	; 37
 3d4:	00 c0       	rjmp	.+0      	; 0x3d6 <_Z4tonehjm+0x3d6>
 3d6:	82 e0       	ldi	r24, 0x02	; 2
      }
      else
#endif
#if defined(TCCR2B)
      {
        TCCR2B = prescalarbits;
 3d8:	80 93 b1 00 	sts	0x00B1, r24
 3dc:	00 c0       	rjmp	.+0      	; 0x3de <_Z4tonehjm+0x3de>
#endif
    }
    else
    {
      // two choices for the 16 bit timers: ck/1 or ck/64
      ocr = F_CPU / frequency / 2 - 1;
 3de:	51 01       	movw	r10, r2
 3e0:	cc 24       	eor	r12, r12
 3e2:	dd 24       	eor	r13, r13
 3e4:	60 e0       	ldi	r22, 0x00	; 0
 3e6:	72 e1       	ldi	r23, 0x12	; 18
 3e8:	8a e7       	ldi	r24, 0x7A	; 122
 3ea:	90 e0       	ldi	r25, 0x00	; 0
 3ec:	a6 01       	movw	r20, r12
 3ee:	95 01       	movw	r18, r10
 3f0:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 3f4:	79 01       	movw	r14, r18
 3f6:	8a 01       	movw	r16, r20
 3f8:	08 94       	sec
 3fa:	e1 08       	sbc	r14, r1
 3fc:	f1 08       	sbc	r15, r1
 3fe:	01 09       	sbc	r16, r1
 400:	11 09       	sbc	r17, r1

      prescalarbits = 0b001;
      if (ocr > 0xffff)
 402:	80 e0       	ldi	r24, 0x00	; 0
 404:	e8 16       	cp	r14, r24
 406:	80 e0       	ldi	r24, 0x00	; 0
 408:	f8 06       	cpc	r15, r24
 40a:	81 e0       	ldi	r24, 0x01	; 1
 40c:	08 07       	cpc	r16, r24
 40e:	80 e0       	ldi	r24, 0x00	; 0
 410:	18 07       	cpc	r17, r24
 412:	00 f4       	brcc	.+0      	; 0x414 <_Z4tonehjm+0x414>
 414:	91 e0       	ldi	r25, 0x01	; 1
 416:	00 c0       	rjmp	.+0      	; 0x418 <_Z4tonehjm+0x418>
      {
        ocr = F_CPU / frequency / 2 / 64 - 1;
 418:	68 e4       	ldi	r22, 0x48	; 72
 41a:	78 ee       	ldi	r23, 0xE8	; 232
 41c:	81 e0       	ldi	r24, 0x01	; 1
 41e:	90 e0       	ldi	r25, 0x00	; 0
 420:	a6 01       	movw	r20, r12
 422:	95 01       	movw	r18, r10
 424:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 428:	79 01       	movw	r14, r18
 42a:	8a 01       	movw	r16, r20
 42c:	08 94       	sec
 42e:	e1 08       	sbc	r14, r1
 430:	f1 08       	sbc	r15, r1
 432:	01 09       	sbc	r16, r1
 434:	11 09       	sbc	r17, r1
 436:	93 e0       	ldi	r25, 0x03	; 3
        prescalarbits = 0b011;
      }

      if (_timer == 1)
 438:	a1 e0       	ldi	r26, 0x01	; 1
 43a:	5a 16       	cp	r5, r26
 43c:	01 f4       	brne	.+0      	; 0x43e <_Z4tonehjm+0x43e>
      {
#if defined(TCCR1B)
        TCCR1B = (TCCR1B & 0b11111000) | prescalarbits;
 43e:	80 91 81 00 	lds	r24, 0x0081
 442:	88 7f       	andi	r24, 0xF8	; 248
 444:	98 2b       	or	r25, r24
 446:	90 93 81 00 	sts	0x0081, r25
 44a:	00 c0       	rjmp	.+0      	; 0x44c <_Z4tonehjm+0x44c>
#endif
      }
#if defined(TCCR3B)
      else if (_timer == 3)
 44c:	b3 e0       	ldi	r27, 0x03	; 3
 44e:	5b 16       	cp	r5, r27
 450:	01 f4       	brne	.+0      	; 0x452 <_Z4tonehjm+0x452>
        TCCR3B = (TCCR3B & 0b11111000) | prescalarbits;
 452:	80 91 91 00 	lds	r24, 0x0091
 456:	88 7f       	andi	r24, 0xF8	; 248
 458:	98 2b       	or	r25, r24
 45a:	90 93 91 00 	sts	0x0091, r25
 45e:	00 c0       	rjmp	.+0      	; 0x460 <_Z4tonehjm+0x460>
#endif
#if defined(TCCR4B)
      else if (_timer == 4)
 460:	e4 e0       	ldi	r30, 0x04	; 4
 462:	5e 16       	cp	r5, r30
 464:	01 f4       	brne	.+0      	; 0x466 <_Z4tonehjm+0x466>
        TCCR4B = (TCCR4B & 0b11111000) | prescalarbits;
 466:	80 91 a1 00 	lds	r24, 0x00A1
 46a:	88 7f       	andi	r24, 0xF8	; 248
 46c:	98 2b       	or	r25, r24
 46e:	90 93 a1 00 	sts	0x00A1, r25
 472:	00 c0       	rjmp	.+0      	; 0x474 <_Z4tonehjm+0x474>
#endif
#if defined(TCCR5B)
      else if (_timer == 5)
 474:	f5 e0       	ldi	r31, 0x05	; 5
 476:	5f 16       	cp	r5, r31
 478:	01 f4       	brne	.+0      	; 0x47a <_Z4tonehjm+0x47a>
        TCCR5B = (TCCR5B & 0b11111000) | prescalarbits;
 47a:	80 91 21 01 	lds	r24, 0x0121
 47e:	88 7f       	andi	r24, 0xF8	; 248
 480:	98 2b       	or	r25, r24
 482:	90 93 21 01 	sts	0x0121, r25

    }
    

    // Calculate the toggle count
    if (duration > 0)
 486:	89 81       	ldd	r24, Y+1	; 0x01
 488:	9a 81       	ldd	r25, Y+2	; 0x02
 48a:	ab 81       	ldd	r26, Y+3	; 0x03
 48c:	bc 81       	ldd	r27, Y+4	; 0x04
 48e:	00 97       	sbiw	r24, 0x00	; 0
 490:	a1 05       	cpc	r26, r1
 492:	b1 05       	cpc	r27, r1
 494:	01 f4       	brne	.+0      	; 0x496 <_Z4tonehjm+0x496>
 496:	8f ef       	ldi	r24, 0xFF	; 255
 498:	9f ef       	ldi	r25, 0xFF	; 255
 49a:	af ef       	ldi	r26, 0xFF	; 255
 49c:	bf ef       	ldi	r27, 0xFF	; 255
 49e:	00 c0       	rjmp	.+0      	; 0x4a0 <_Z4tonehjm+0x4a0>
    {
      toggle_count = 2 * frequency * duration / 1000;
 4a0:	22 0c       	add	r2, r2
 4a2:	33 1c       	adc	r3, r3
 4a4:	b1 01       	movw	r22, r2
 4a6:	80 e0       	ldi	r24, 0x00	; 0
 4a8:	90 e0       	ldi	r25, 0x00	; 0
 4aa:	29 81       	ldd	r18, Y+1	; 0x01
 4ac:	3a 81       	ldd	r19, Y+2	; 0x02
 4ae:	4b 81       	ldd	r20, Y+3	; 0x03
 4b0:	5c 81       	ldd	r21, Y+4	; 0x04
 4b2:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 4b6:	28 ee       	ldi	r18, 0xE8	; 232
 4b8:	33 e0       	ldi	r19, 0x03	; 3
 4ba:	40 e0       	ldi	r20, 0x00	; 0
 4bc:	50 e0       	ldi	r21, 0x00	; 0
 4be:	0e 94 00 00 	call	0	; 0x0 <_Z4tonehjm>
 4c2:	c9 01       	movw	r24, r18
 4c4:	da 01       	movw	r26, r20
    }

    // Set the OCR for the given timer,
    // set the toggle count,
    // then turn on the interrupts
    switch (_timer)
 4c6:	e2 e0       	ldi	r30, 0x02	; 2
 4c8:	5e 16       	cp	r5, r30
 4ca:	01 f0       	breq	.+0      	; 0x4cc <_Z4tonehjm+0x4cc>
 4cc:	e5 15       	cp	r30, r5
 4ce:	04 f0       	brlt	.+0      	; 0x4d0 <_Z4tonehjm+0x4d0>
 4d0:	55 20       	and	r5, r5
 4d2:	01 f0       	breq	.+0      	; 0x4d4 <_Z4tonehjm+0x4d4>
 4d4:	f1 e0       	ldi	r31, 0x01	; 1
 4d6:	5f 16       	cp	r5, r31
 4d8:	01 f0       	breq	.+0      	; 0x4da <_Z4tonehjm+0x4da>
 4da:	00 c0       	rjmp	.+0      	; 0x4dc <_Z4tonehjm+0x4dc>
 4dc:	00 c0       	rjmp	.+0      	; 0x4de <_Z4tonehjm+0x4de>
 4de:	24 e0       	ldi	r18, 0x04	; 4
 4e0:	52 16       	cp	r5, r18
 4e2:	01 f4       	brne	.+0      	; 0x4e4 <_Z4tonehjm+0x4e4>
 4e4:	00 c0       	rjmp	.+0      	; 0x4e6 <_Z4tonehjm+0x4e6>
 4e6:	52 16       	cp	r5, r18
 4e8:	04 f0       	brlt	.+0      	; 0x4ea <_Z4tonehjm+0x4ea>
 4ea:	e5 e0       	ldi	r30, 0x05	; 5
 4ec:	5e 16       	cp	r5, r30
 4ee:	01 f0       	breq	.+0      	; 0x4f0 <_Z4tonehjm+0x4f0>
 4f0:	00 c0       	rjmp	.+0      	; 0x4f2 <_Z4tonehjm+0x4f2>
 4f2:	00 c0       	rjmp	.+0      	; 0x4f4 <_Z4tonehjm+0x4f4>
    {

#if defined(OCR0A) && defined(TIMSK0) && defined(OCIE0A)
      case 0:
        OCR0A = ocr;
 4f4:	e7 bc       	out	0x27, r14	; 39
        timer0_toggle_count = toggle_count;
 4f6:	80 93 00 00 	sts	0x0000, r24
 4fa:	90 93 00 00 	sts	0x0000, r25
 4fe:	a0 93 00 00 	sts	0x0000, r26
 502:	b0 93 00 00 	sts	0x0000, r27
        bitWrite(TIMSK0, OCIE0A, 1);
 506:	80 91 6e 00 	lds	r24, 0x006E
 50a:	82 60       	ori	r24, 0x02	; 2
 50c:	80 93 6e 00 	sts	0x006E, r24
 510:	00 c0       	rjmp	.+0      	; 0x512 <_Z4tonehjm+0x512>
        break;
#endif

      case 1:
#if defined(OCR1A) && defined(TIMSK1) && defined(OCIE1A)
        OCR1A = ocr;
 512:	f0 92 89 00 	sts	0x0089, r15
 516:	e0 92 88 00 	sts	0x0088, r14
        timer1_toggle_count = toggle_count;
 51a:	80 93 00 00 	sts	0x0000, r24
 51e:	90 93 00 00 	sts	0x0000, r25
 522:	a0 93 00 00 	sts	0x0000, r26
 526:	b0 93 00 00 	sts	0x0000, r27
        bitWrite(TIMSK1, OCIE1A, 1);
 52a:	80 91 6f 00 	lds	r24, 0x006F
 52e:	82 60       	ori	r24, 0x02	; 2
 530:	80 93 6f 00 	sts	0x006F, r24
 534:	00 c0       	rjmp	.+0      	; 0x536 <_Z4tonehjm+0x536>
#endif
        break;

#if defined(OCR2A) && defined(TIMSK2) && defined(OCIE2A)
      case 2:
        OCR2A = ocr;
 536:	e0 92 b3 00 	sts	0x00B3, r14
        timer2_toggle_count = toggle_count;
 53a:	80 93 00 00 	sts	0x0000, r24
 53e:	90 93 00 00 	sts	0x0000, r25
 542:	a0 93 00 00 	sts	0x0000, r26
 546:	b0 93 00 00 	sts	0x0000, r27
        bitWrite(TIMSK2, OCIE2A, 1);
 54a:	80 91 70 00 	lds	r24, 0x0070
 54e:	82 60       	ori	r24, 0x02	; 2
 550:	80 93 70 00 	sts	0x0070, r24
 554:	00 c0       	rjmp	.+0      	; 0x556 <_Z4tonehjm+0x556>
        break;
#endif

#if defined(TIMSK3)
      case 3:
        OCR3A = ocr;
 556:	f0 92 99 00 	sts	0x0099, r15
 55a:	e0 92 98 00 	sts	0x0098, r14
        timer3_toggle_count = toggle_count;
 55e:	80 93 00 00 	sts	0x0000, r24
 562:	90 93 00 00 	sts	0x0000, r25
 566:	a0 93 00 00 	sts	0x0000, r26
 56a:	b0 93 00 00 	sts	0x0000, r27
        bitWrite(TIMSK3, OCIE3A, 1);
 56e:	80 91 71 00 	lds	r24, 0x0071
 572:	82 60       	ori	r24, 0x02	; 2
 574:	80 93 71 00 	sts	0x0071, r24
 578:	00 c0       	rjmp	.+0      	; 0x57a <_Z4tonehjm+0x57a>
        break;
#endif

#if defined(TIMSK4)
      case 4:
        OCR4A = ocr;
 57a:	f0 92 a9 00 	sts	0x00A9, r15
 57e:	e0 92 a8 00 	sts	0x00A8, r14
        timer4_toggle_count = toggle_count;
 582:	80 93 00 00 	sts	0x0000, r24
 586:	90 93 00 00 	sts	0x0000, r25
 58a:	a0 93 00 00 	sts	0x0000, r26
 58e:	b0 93 00 00 	sts	0x0000, r27
        bitWrite(TIMSK4, OCIE4A, 1);
 592:	80 91 72 00 	lds	r24, 0x0072
 596:	82 60       	ori	r24, 0x02	; 2
 598:	80 93 72 00 	sts	0x0072, r24
 59c:	00 c0       	rjmp	.+0      	; 0x59e <_Z4tonehjm+0x59e>
        break;
#endif

#if defined(OCR5A) && defined(TIMSK5) && defined(OCIE5A)
      case 5:
        OCR5A = ocr;
 59e:	f0 92 29 01 	sts	0x0129, r15
 5a2:	e0 92 28 01 	sts	0x0128, r14
        timer5_toggle_count = toggle_count;
 5a6:	80 93 00 00 	sts	0x0000, r24
 5aa:	90 93 00 00 	sts	0x0000, r25
 5ae:	a0 93 00 00 	sts	0x0000, r26
 5b2:	b0 93 00 00 	sts	0x0000, r27
        bitWrite(TIMSK5, OCIE5A, 1);
 5b6:	80 91 73 00 	lds	r24, 0x0073
 5ba:	82 60       	ori	r24, 0x02	; 2
 5bc:	80 93 73 00 	sts	0x0073, r24
 5c0:	00 c0       	rjmp	.+0      	; 0x5c2 <_Z4tonehjm+0x5c2>
        break;
#endif

    }
  }
}
 5c2:	84 e0       	ldi	r24, 0x04	; 4
 5c4:	00 c0       	rjmp	.+0      	; 0x5c6 <_Z4tonehjm+0x5c6>
 5c6:	0f 90       	pop	r0
 5c8:	0f 90       	pop	r0
 5ca:	0f 90       	pop	r0
 5cc:	0f 90       	pop	r0
 5ce:	cf 91       	pop	r28
 5d0:	df 91       	pop	r29
 5d2:	1f 91       	pop	r17
 5d4:	0f 91       	pop	r16
 5d6:	ff 90       	pop	r15
 5d8:	ef 90       	pop	r14
 5da:	df 90       	pop	r13
 5dc:	cf 90       	pop	r12
 5de:	bf 90       	pop	r11
 5e0:	af 90       	pop	r10
 5e2:	9f 90       	pop	r9
 5e4:	8f 90       	pop	r8
 5e6:	7f 90       	pop	r7
 5e8:	6f 90       	pop	r6
 5ea:	5f 90       	pop	r5
 5ec:	3f 90       	pop	r3
 5ee:	2f 90       	pop	r2
 5f0:	08 95       	ret

USBCore.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000005d0  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000cf2  00000000  00000000  00000604  2**0
                  CONTENTS, READONLY, DEBUGGING

WInterrupts.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000954  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000eb5  00000000  00000000  00000988  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.attachInterrupt 000000f8  00000000  00000000  0000183d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.detachInterrupt 00000058  00000000  00000000  00001935  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.__vector_1 00000062  00000000  00000000  0000198d  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.__vector_2 00000062  00000000  00000000  000019ef  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.__vector_3 00000062  00000000  00000000  00001a51  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.__vector_4 00000062  00000000  00000000  00001ab3  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text.__vector_5 00000062  00000000  00000000  00001b15  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text.__vector_6 00000062  00000000  00000000  00001b77  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text.__vector_7 00000062  00000000  00000000  00001bd9  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text.__vector_8 00000062  00000000  00000000  00001c3b  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .bss.intFunc  00000010  00000000  00000000  00001c9d  2**0
                  ALLOC

Disassembly of section .text.attachInterrupt:

00000000 <attachInterrupt>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	88 30       	cpi	r24, 0x08	; 8
   2:	00 f0       	brcs	.+0      	; 0x4 <attachInterrupt+0x4>
   4:	00 c0       	rjmp	.+0      	; 0x6 <attachInterrupt+0x6>
   6:	e8 2f       	mov	r30, r24
   8:	f0 e0       	ldi	r31, 0x00	; 0
   a:	ee 0f       	add	r30, r30
   c:	ff 1f       	adc	r31, r31
   e:	e0 50       	subi	r30, 0x00	; 0
  10:	f0 40       	sbci	r31, 0x00	; 0
  12:	71 83       	std	Z+1, r23	; 0x01
  14:	60 83       	st	Z, r22
  16:	83 30       	cpi	r24, 0x03	; 3
  18:	01 f0       	breq	.+0      	; 0x1a <attachInterrupt+0x1a>
  1a:	84 30       	cpi	r24, 0x04	; 4
  1c:	00 f4       	brcc	.+0      	; 0x1e <attachInterrupt+0x1e>
  1e:	81 30       	cpi	r24, 0x01	; 1
  20:	01 f4       	brne	.+0      	; 0x22 <attachInterrupt+0x22>
  22:	00 c0       	rjmp	.+0      	; 0x24 <attachInterrupt+0x24>
  24:	82 30       	cpi	r24, 0x02	; 2
  if(intFunc[EXTERNAL_INT_7])
  26:	00 f4       	brcc	.+0      	; 0x28 <attachInterrupt+0x28>
  28:	00 c0       	rjmp	.+0      	; 0x2a <attachInterrupt+0x2a>
  2a:	85 30       	cpi	r24, 0x05	; 5
  2c:	01 f0       	breq	.+0      	; 0x2e <attachInterrupt+0x2e>
  2e:	85 30       	cpi	r24, 0x05	; 5
  30:	00 f0       	brcs	.+0      	; 0x32 <attachInterrupt+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	86 30       	cpi	r24, 0x06	; 6
  34:	01 f4       	brne	.+0      	; 0x36 <attachInterrupt+0x36>
  36:	00 c0       	rjmp	.+0      	; 0x38 <attachInterrupt+0x38>
  38:	87 30       	cpi	r24, 0x07	; 7
  3a:	01 f0       	breq	.+0      	; 0x3c <attachInterrupt+0x3c>
}
  3c:	00 c0       	rjmp	.+0      	; 0x3e <attachInterrupt+0x3e>
  3e:	00 c0       	rjmp	.+0      	; 0x40 <attachInterrupt+0x40>
  40:	80 91 69 00 	lds	r24, 0x0069
  44:	8c 7f       	andi	r24, 0xFC	; 252
  46:	84 2b       	or	r24, r20
  48:	80 93 69 00 	sts	0x0069, r24
  4c:	e8 9a       	sbi	0x1d, 0	; 29
  4e:	08 95       	ret
  50:	80 91 69 00 	lds	r24, 0x0069
  54:	44 0f       	add	r20, r20
  56:	55 1f       	adc	r21, r21
  58:	44 0f       	add	r20, r20
  5a:	55 1f       	adc	r21, r21
  5c:	83 7f       	andi	r24, 0xF3	; 243
  5e:	84 2b       	or	r24, r20
  60:	80 93 69 00 	sts	0x0069, r24
  64:	e9 9a       	sbi	0x1d, 1	; 29
  66:	08 95       	ret
  68:	80 91 69 00 	lds	r24, 0x0069
  6c:	74 e0       	ldi	r23, 0x04	; 4
  6e:	44 0f       	add	r20, r20
  70:	55 1f       	adc	r21, r21
  72:	7a 95       	dec	r23
  74:	01 f4       	brne	.+0      	; 0x76 <attachInterrupt+0x76>
  76:	8f 7c       	andi	r24, 0xCF	; 207
  78:	84 2b       	or	r24, r20
  7a:	80 93 69 00 	sts	0x0069, r24
  7e:	ea 9a       	sbi	0x1d, 2	; 29
  80:	08 95       	ret
  82:	80 91 69 00 	lds	r24, 0x0069
  86:	66 e0       	ldi	r22, 0x06	; 6
  88:	44 0f       	add	r20, r20
  8a:	55 1f       	adc	r21, r21
  8c:	6a 95       	dec	r22
  8e:	01 f4       	brne	.+0      	; 0x90 <attachInterrupt+0x90>
  90:	8f 73       	andi	r24, 0x3F	; 63
  92:	84 2b       	or	r24, r20
  94:	80 93 69 00 	sts	0x0069, r24
  98:	eb 9a       	sbi	0x1d, 3	; 29
  9a:	08 95       	ret
  9c:	80 91 6a 00 	lds	r24, 0x006A
  a0:	8c 7f       	andi	r24, 0xFC	; 252
  a2:	84 2b       	or	r24, r20
  a4:	80 93 6a 00 	sts	0x006A, r24
  a8:	ec 9a       	sbi	0x1d, 4	; 29
  aa:	08 95       	ret
  ac:	80 91 6a 00 	lds	r24, 0x006A
  b0:	44 0f       	add	r20, r20
  b2:	55 1f       	adc	r21, r21
  b4:	44 0f       	add	r20, r20
  b6:	55 1f       	adc	r21, r21
  b8:	83 7f       	andi	r24, 0xF3	; 243
  ba:	84 2b       	or	r24, r20
  bc:	80 93 6a 00 	sts	0x006A, r24
  c0:	ed 9a       	sbi	0x1d, 5	; 29
  c2:	08 95       	ret
  c4:	80 91 6a 00 	lds	r24, 0x006A
  c8:	24 e0       	ldi	r18, 0x04	; 4
  ca:	44 0f       	add	r20, r20
  cc:	55 1f       	adc	r21, r21
  ce:	2a 95       	dec	r18
  d0:	01 f4       	brne	.+0      	; 0xd2 <attachInterrupt+0xd2>
  d2:	8f 7c       	andi	r24, 0xCF	; 207
  d4:	84 2b       	or	r24, r20
  d6:	80 93 6a 00 	sts	0x006A, r24
  da:	ee 9a       	sbi	0x1d, 6	; 29
  dc:	08 95       	ret
  de:	80 91 6a 00 	lds	r24, 0x006A
  e2:	96 e0       	ldi	r25, 0x06	; 6
  e4:	44 0f       	add	r20, r20
  e6:	55 1f       	adc	r21, r21
  e8:	9a 95       	dec	r25
  ea:	01 f4       	brne	.+0      	; 0xec <attachInterrupt+0xec>
  ec:	8f 73       	andi	r24, 0x3F	; 63
  ee:	84 2b       	or	r24, r20
  f0:	80 93 6a 00 	sts	0x006A, r24
  f4:	ef 9a       	sbi	0x1d, 7	; 29
  f6:	08 95       	ret

Disassembly of section .text.detachInterrupt:

00000000 <detachInterrupt>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	88 30       	cpi	r24, 0x08	; 8
   2:	00 f4       	brcc	.+0      	; 0x4 <detachInterrupt+0x4>
   4:	83 30       	cpi	r24, 0x03	; 3
   6:	01 f0       	breq	.+0      	; 0x8 <detachInterrupt+0x8>
   8:	84 30       	cpi	r24, 0x04	; 4
   a:	00 f4       	brcc	.+0      	; 0xc <detachInterrupt+0xc>
   c:	81 30       	cpi	r24, 0x01	; 1
   e:	01 f0       	breq	.+0      	; 0x10 <detachInterrupt+0x10>
  10:	82 30       	cpi	r24, 0x02	; 2
  12:	00 f4       	brcc	.+0      	; 0x14 <detachInterrupt+0x14>
  14:	00 c0       	rjmp	.+0      	; 0x16 <detachInterrupt+0x16>
  16:	85 30       	cpi	r24, 0x05	; 5
  18:	01 f0       	breq	.+0      	; 0x1a <detachInterrupt+0x1a>
  1a:	85 30       	cpi	r24, 0x05	; 5
  1c:	00 f0       	brcs	.+0      	; 0x1e <detachInterrupt+0x1e>
  1e:	86 30       	cpi	r24, 0x06	; 6
  20:	01 f0       	breq	.+0      	; 0x22 <detachInterrupt+0x22>
  22:	87 30       	cpi	r24, 0x07	; 7
  24:	01 f4       	brne	.+0      	; 0x26 <detachInterrupt+0x26>
  if(intFunc[EXTERNAL_INT_7])
  26:	00 c0       	rjmp	.+0      	; 0x28 <detachInterrupt+0x28>
  28:	e8 98       	cbi	0x1d, 0	; 29
  2a:	00 c0       	rjmp	.+0      	; 0x2c <detachInterrupt+0x2c>
  2c:	e9 98       	cbi	0x1d, 1	; 29
  2e:	00 c0       	rjmp	.+0      	; 0x30 <detachInterrupt+0x30>
  30:	ea 98       	cbi	0x1d, 2	; 29
    intFunc[EXTERNAL_INT_7]();
  32:	00 c0       	rjmp	.+0      	; 0x34 <detachInterrupt+0x34>
  34:	eb 98       	cbi	0x1d, 3	; 29
  36:	00 c0       	rjmp	.+0      	; 0x38 <detachInterrupt+0x38>
  38:	ec 98       	cbi	0x1d, 4	; 29
  3a:	00 c0       	rjmp	.+0      	; 0x3c <detachInterrupt+0x3c>
}
  3c:	ed 98       	cbi	0x1d, 5	; 29
  3e:	00 c0       	rjmp	.+0      	; 0x40 <detachInterrupt+0x40>
  40:	ee 98       	cbi	0x1d, 6	; 29
  42:	00 c0       	rjmp	.+0      	; 0x44 <detachInterrupt+0x44>
  44:	ef 98       	cbi	0x1d, 7	; 29
  46:	e8 2f       	mov	r30, r24
  48:	f0 e0       	ldi	r31, 0x00	; 0
  4a:	ee 0f       	add	r30, r30
  4c:	ff 1f       	adc	r31, r31
  4e:	e0 50       	subi	r30, 0x00	; 0
  50:	f0 40       	sbci	r31, 0x00	; 0
  52:	11 82       	std	Z+1, r1	; 0x01
  54:	10 82       	st	Z, r1
  56:	08 95       	ret

Disassembly of section .text.__vector_1:

00000000 <__vector_1>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_1+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_2:

00000000 <__vector_2>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_2+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_3:

00000000 <__vector_3>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_3+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_4:

00000000 <__vector_4>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_4+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_5:

00000000 <__vector_5>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_5+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_6:

00000000 <__vector_6>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_6+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_7:

00000000 <__vector_7>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_7+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

Disassembly of section .text.__vector_8:

00000000 <__vector_8>:
SIGNAL(INT6_vect) {
  if(intFunc[EXTERNAL_INT_6])
    intFunc[EXTERNAL_INT_6]();
}

SIGNAL(INT7_vect) {
   0:	1f 92       	push	r1
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
   8:	0b b6       	in	r0, 0x3b	; 59
   a:	0f 92       	push	r0
   c:	11 24       	eor	r1, r1
   e:	2f 93       	push	r18
  10:	3f 93       	push	r19
  12:	4f 93       	push	r20
  14:	5f 93       	push	r21
  16:	6f 93       	push	r22
  18:	7f 93       	push	r23
  1a:	8f 93       	push	r24
  1c:	9f 93       	push	r25
  1e:	af 93       	push	r26
  20:	bf 93       	push	r27
  22:	ef 93       	push	r30
  24:	ff 93       	push	r31
  if(intFunc[EXTERNAL_INT_7])
  26:	80 91 00 00 	lds	r24, 0x0000
  2a:	90 91 00 00 	lds	r25, 0x0000
  2e:	89 2b       	or	r24, r25
  30:	01 f0       	breq	.+0      	; 0x32 <__vector_8+0x32>
    intFunc[EXTERNAL_INT_7]();
  32:	e0 91 00 00 	lds	r30, 0x0000
  36:	f0 91 00 00 	lds	r31, 0x0000
  3a:	19 95       	eicall
}
  3c:	ff 91       	pop	r31
  3e:	ef 91       	pop	r30
  40:	bf 91       	pop	r27
  42:	af 91       	pop	r26
  44:	9f 91       	pop	r25
  46:	8f 91       	pop	r24
  48:	7f 91       	pop	r23
  4a:	6f 91       	pop	r22
  4c:	5f 91       	pop	r21
  4e:	4f 91       	pop	r20
  50:	3f 91       	pop	r19
  52:	2f 91       	pop	r18
  54:	0f 90       	pop	r0
  56:	0b be       	out	0x3b, r0	; 59
  58:	0f 90       	pop	r0
  5a:	0f be       	out	0x3f, r0	; 63
  5c:	0f 90       	pop	r0
  5e:	1f 90       	pop	r1
  60:	18 95       	reti

WMath.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000384  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      000005b4  00000000  00000000  000003b8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._Z3maplllll 00000092  00000000  00000000  0000096c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._Z8makeWordj 00000002  00000000  00000000  000009fe  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text._Z8makeWordhh 0000000e  00000000  00000000  00000a00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text._Z6randoml 00000044  00000000  00000000  00000a0e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._Z6randomll 0000003c  00000000  00000000  00000a52  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._Z10randomSeedj 00000010  00000000  00000000  00000a8e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text._Z3maplllll:

00000000 <_Z3maplllll>:
  #include "stdlib.h"
}

void randomSeed(unsigned int seed)
{
  if (seed != 0) {
   0:	2f 92       	push	r2
   2:	3f 92       	push	r3
    srandom(seed);
   4:	4f 92       	push	r4
   6:	5f 92       	push	r5
   8:	6f 92       	push	r6
   a:	7f 92       	push	r7
   c:	8f 92       	push	r8
   e:	9f 92       	push	r9
  10:	af 92       	push	r10
  12:	bf 92       	push	r11
  14:	cf 92       	push	r12
  16:	df 92       	push	r13
  18:	ef 92       	push	r14
  1a:	ff 92       	push	r15
  1c:	0f 93       	push	r16
  1e:	1f 93       	push	r17
  20:	df 93       	push	r29
  22:	cf 93       	push	r28
  24:	cd b7       	in	r28, 0x3d	; 61
  26:	de b7       	in	r29, 0x3e	; 62
  28:	3b 01       	movw	r6, r22
  2a:	4c 01       	movw	r8, r24
  2c:	19 01       	movw	r2, r18
  2e:	2a 01       	movw	r4, r20
  30:	6e 89       	ldd	r22, Y+22	; 0x16
  32:	7f 89       	ldd	r23, Y+23	; 0x17
  34:	88 8d       	ldd	r24, Y+24	; 0x18
  36:	99 8d       	ldd	r25, Y+25	; 0x19
  38:	6a 19       	sub	r22, r10
  3a:	7b 09       	sbc	r23, r11
  3c:	8c 09       	sbc	r24, r12
  3e:	9d 09       	sbc	r25, r13
  40:	62 1a       	sub	r6, r18
  42:	73 0a       	sbc	r7, r19
  44:	84 0a       	sbc	r8, r20
  46:	95 0a       	sbc	r9, r21
  48:	a4 01       	movw	r20, r8
  4a:	93 01       	movw	r18, r6
  4c:	0e 94 00 00 	call	0	; 0x0 <_Z3maplllll>
  50:	e2 18       	sub	r14, r2
  52:	f3 08       	sbc	r15, r3
  54:	04 09       	sbc	r16, r4
  56:	15 09       	sbc	r17, r5
  58:	a8 01       	movw	r20, r16
  5a:	97 01       	movw	r18, r14
  5c:	0e 94 00 00 	call	0	; 0x0 <_Z3maplllll>
  60:	2a 0d       	add	r18, r10
  62:	3b 1d       	adc	r19, r11
  64:	4c 1d       	adc	r20, r12
  66:	5d 1d       	adc	r21, r13
  68:	b9 01       	movw	r22, r18
  6a:	ca 01       	movw	r24, r20
  6c:	cf 91       	pop	r28
  6e:	df 91       	pop	r29
  70:	1f 91       	pop	r17
  72:	0f 91       	pop	r16
  74:	ff 90       	pop	r15
  76:	ef 90       	pop	r14
  78:	df 90       	pop	r13
  7a:	cf 90       	pop	r12
  7c:	bf 90       	pop	r11
  7e:	af 90       	pop	r10
  80:	9f 90       	pop	r9
  82:	8f 90       	pop	r8
  84:	7f 90       	pop	r7
  86:	6f 90       	pop	r6
  88:	5f 90       	pop	r5
  8a:	4f 90       	pop	r4
  8c:	3f 90       	pop	r3
  8e:	2f 90       	pop	r2
  90:	08 95       	ret

Disassembly of section .text._Z8makeWordj:

00000000 <_Z8makeWordj>:
  #include "stdlib.h"
}

void randomSeed(unsigned int seed)
{
  if (seed != 0) {
   0:	08 95       	ret

Disassembly of section .text._Z8makeWordhh:

00000000 <_Z8makeWordhh>:
   0:	70 e0       	ldi	r23, 0x00	; 0
   2:	38 2f       	mov	r19, r24
    srandom(seed);
   4:	20 e0       	ldi	r18, 0x00	; 0
   6:	62 2b       	or	r22, r18
   8:	73 2b       	or	r23, r19
   a:	cb 01       	movw	r24, r22
   c:	08 95       	ret

Disassembly of section .text._Z6randoml:

00000000 <_Z6randoml>:
  #include "stdlib.h"
}

void randomSeed(unsigned int seed)
{
  if (seed != 0) {
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
    srandom(seed);
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7b 01       	movw	r14, r22
   a:	8c 01       	movw	r16, r24
   c:	61 15       	cp	r22, r1
   e:	71 05       	cpc	r23, r1
  10:	81 05       	cpc	r24, r1
  12:	91 05       	cpc	r25, r1
  14:	01 f4       	brne	.+0      	; 0x16 <_Z6randoml+0x16>
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	30 e0       	ldi	r19, 0x00	; 0
  1a:	40 e0       	ldi	r20, 0x00	; 0
  1c:	50 e0       	ldi	r21, 0x00	; 0
  1e:	00 c0       	rjmp	.+0      	; 0x20 <_Z6randoml+0x20>
  20:	0e 94 00 00 	call	0	; 0x0 <_Z6randoml>
  24:	a8 01       	movw	r20, r16
  26:	97 01       	movw	r18, r14
  28:	0e 94 00 00 	call	0	; 0x0 <_Z6randoml>
  2c:	ac 01       	movw	r20, r24
  2e:	cb 01       	movw	r24, r22
  30:	da 01       	movw	r26, r20
  32:	9c 01       	movw	r18, r24
  34:	ad 01       	movw	r20, r26
  36:	b9 01       	movw	r22, r18
  38:	ca 01       	movw	r24, r20
  3a:	1f 91       	pop	r17
  3c:	0f 91       	pop	r16
  3e:	ff 90       	pop	r15
  40:	ef 90       	pop	r14
  42:	08 95       	ret

Disassembly of section .text._Z6randomll:

00000000 <_Z6randomll>:
  #include "stdlib.h"
}

void randomSeed(unsigned int seed)
{
  if (seed != 0) {
   0:	ef 92       	push	r14
   2:	ff 92       	push	r15
    srandom(seed);
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	7b 01       	movw	r14, r22
   a:	8c 01       	movw	r16, r24
   c:	62 17       	cp	r22, r18
   e:	73 07       	cpc	r23, r19
  10:	84 07       	cpc	r24, r20
  12:	95 07       	cpc	r25, r21
  14:	04 f4       	brge	.+0      	; 0x16 <_Z6randomll+0x16>
  16:	26 1b       	sub	r18, r22
  18:	37 0b       	sbc	r19, r23
  1a:	48 0b       	sbc	r20, r24
  1c:	59 0b       	sbc	r21, r25
  1e:	ca 01       	movw	r24, r20
  20:	b9 01       	movw	r22, r18
  22:	0e 94 00 00 	call	0	; 0x0 <_Z6randomll>
  26:	e6 0e       	add	r14, r22
  28:	f7 1e       	adc	r15, r23
  2a:	08 1f       	adc	r16, r24
  2c:	19 1f       	adc	r17, r25
  2e:	b7 01       	movw	r22, r14
  30:	c8 01       	movw	r24, r16
  32:	1f 91       	pop	r17
  34:	0f 91       	pop	r16
  36:	ff 90       	pop	r15
  38:	ef 90       	pop	r14
  3a:	08 95       	ret

Disassembly of section .text._Z10randomSeedj:

00000000 <_Z10randomSeedj>:
  #include "stdlib.h"
}

void randomSeed(unsigned int seed)
{
  if (seed != 0) {
   0:	00 97       	sbiw	r24, 0x00	; 0
   2:	01 f0       	breq	.+0      	; 0x4 <_Z10randomSeedj+0x4>
    srandom(seed);
   4:	bc 01       	movw	r22, r24
   6:	80 e0       	ldi	r24, 0x00	; 0
   8:	90 e0       	ldi	r25, 0x00	; 0
   a:	0e 94 00 00 	call	0	; 0x0 <_Z10randomSeedj>
   e:	08 95       	ret

WString.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000001  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000035  2**0
                  ALLOC
  3 .stab         00002214  00000000  00000000  00000038  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00001a6a  00000000  00000000  0000224c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text._ZNK6String6charAtEj 00000022  00000000  00000000  00003cb6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text._ZN6String9setCharAtEjc 0000001a  00000000  00000000  00003cd8  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text._ZN6StringixEj 0000002a  00000000  00000000  00003cf2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text._ZNK6StringixEj 00000022  00000000  00000000  00003d1c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text._ZN6String7replaceEcc 0000001e  00000000  00000000  00003d3e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._ZNK6String5toIntEv 00000022  00000000  00000000  00003d5c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 11 .text._ZN6String4trimEv 000000b6  00000000  00000000  00003d7e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 12 .text._ZN6String11toUpperCaseEv 00000028  00000000  00000000  00003e34  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 13 .text._ZN6String11toLowerCaseEv 00000028  00000000  00000000  00003e5c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 14 .text._ZNK6String16equalsIgnoreCaseERKS_ 00000078  00000000  00000000  00003e84  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 15 .text._ZNK6String11lastIndexOfERKS_j 0000009c  00000000  00000000  00003efc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 16 .text._ZNK6String11lastIndexOfERKS_ 0000001c  00000000  00000000  00003f98  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 17 .text._ZNK6String7indexOfERKS_j 0000003c  00000000  00000000  00003fb4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 18 .text._ZNK6String7indexOfERKS_ 0000000a  00000000  00000000  00003ff0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 19 .text._ZNK6String11lastIndexOfEcj 0000006e  00000000  00000000  00003ffa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 20 .text._ZNK6String11lastIndexOfEc 00000010  00000000  00000000  00004068  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 21 .text._ZNK6String7indexOfEcj 0000003c  00000000  00000000  00004078  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 22 .text._ZNK6String7indexOfEc 0000000a  00000000  00000000  000040b4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 23 .text._ZNK6String8getBytesEPhjj 0000005a  00000000  00000000  000040be  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 24 .text._ZNK6String8endsWithERKS_ 00000044  00000000  00000000  00004118  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 25 .text._ZNK6String6equalsEPKc 00000046  00000000  00000000  0000415c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 26 .text._ZNK6String9compareToERKS_ 00000066  00000000  00000000  000041a2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 27 .text._ZNK6StringgeERKS_ 00000010  00000000  00000000  00004208  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 28 .text._ZNK6StringleERKS_ 00000012  00000000  00000000  00004218  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 29 .text._ZNK6StringgtERKS_ 00000012  00000000  00000000  0000422a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 30 .text._ZNK6StringltERKS_ 0000000e  00000000  00000000  0000423c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 31 .text._ZNK6String6equalsERKS_ 0000002c  00000000  00000000  0000424a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 32 .text._ZNK6String10startsWithERKS_j 00000046  00000000  00000000  00004276  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 33 .text._ZNK6String10startsWithERKS_ 00000026  00000000  00000000  000042bc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 34 .text._ZN6String12changeBufferEj 00000034  00000000  00000000  000042e2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 35 .text._ZN6String7replaceERKS_S1_ 0000020a  00000000  00000000  00004316  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 36 .text._ZN6String7reserveEj 00000038  00000000  00000000  00004520  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 37 .text._ZN6String6concatEPKcj 0000005a  00000000  00000000  00004558  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 38 .text._ZN6String6concatEm 00000064  00000000  00000000  000045b2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 39 .text._ZN6String6concatEl 00000064  00000000  00000000  00004616  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 40 .text._ZN6String6concatEj 0000005a  00000000  00000000  0000467a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 41 .text._ZN6String6concatEi 00000062  00000000  00000000  000046d4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 42 .text._ZN6String6concatEh 00000058  00000000  00000000  00004736  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 43 .text._ZN6String6concatEc 00000028  00000000  00000000  0000478e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 44 .text._ZN6String6concatEPKc 00000020  00000000  00000000  000047b6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 45 .text._ZN6String6concatERKS_ 00000010  00000000  00000000  000047d6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 46 .text._ZN6String10invalidateEv 00000024  00000000  00000000  000047e6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 47 .text._ZplRK15StringSumHelperm 00000022  00000000  00000000  0000480a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 48 .text._ZplRK15StringSumHelperl 00000022  00000000  00000000  0000482c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 49 .text._ZplRK15StringSumHelperj 00000022  00000000  00000000  0000484e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 50 .text._ZplRK15StringSumHelperi 00000022  00000000  00000000  00004870  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 51 .text._ZplRK15StringSumHelperh 00000022  00000000  00000000  00004892  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 52 .text._ZplRK15StringSumHelperc 00000022  00000000  00000000  000048b4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 53 .text._ZplRK15StringSumHelperPKc 00000038  00000000  00000000  000048d6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 54 .text._ZplRK15StringSumHelperRK6String 0000002c  00000000  00000000  0000490e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 55 .text._ZN6String4copyEPKcj 00000042  00000000  00000000  0000493a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 56 .text._ZN6StringC1EPKc 00000034  00000000  00000000  0000497c  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 57 .text._ZN6StringC2EPKc 00000034  00000000  00000000  000049b0  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 58 .text._ZN6StringaSEPKc 00000032  00000000  00000000  000049e4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 59 .text._ZN6StringC1Emh 00000064  00000000  00000000  00004a16  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 60 .text._ZN6StringC2Emh 00000064  00000000  00000000  00004a7a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 61 .text._ZN6StringC1Elh 00000064  00000000  00000000  00004ade  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 62 .text._ZN6StringC2Elh 00000064  00000000  00000000  00004b42  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 63 .text._ZN6StringC1Ejh 00000062  00000000  00000000  00004ba6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 64 .text._ZN6StringC2Ejh 00000062  00000000  00000000  00004c08  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 65 .text._ZN6StringC1Eih 00000062  00000000  00000000  00004c6a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 66 .text._ZN6StringC2Eih 00000062  00000000  00000000  00004ccc  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 67 .text._ZN6StringC1Ehh 00000064  00000000  00000000  00004d2e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 68 .text._ZN6StringC2Ehh 00000064  00000000  00000000  00004d92  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 69 .text._ZN6StringC1Ec 00000034  00000000  00000000  00004df6  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 70 .text._ZN6StringC2Ec 00000034  00000000  00000000  00004e2a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 71 .text._ZNK6String9substringEjj 0000008e  00000000  00000000  00004e5e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 72 .text._ZNK6String9substringEj 00000018  00000000  00000000  00004eec  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 73 .text._ZN6StringaSERKS_ 0000002e  00000000  00000000  00004f04  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 74 .text._ZN6StringC1ERKS_ 00000016  00000000  00000000  00004f32  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 75 .text._ZN6StringC2ERKS_ 00000016  00000000  00000000  00004f48  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 76 .text._ZN6StringD1Ev 0000000c  00000000  00000000  00004f5e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 77 .text._ZN6StringD2Ev 0000000c  00000000  00000000  00004f6a  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 78 .bss._ZZN6StringixEjE19dummy_writable_char 00000001  00000000  00000000  00004f76  2**0
                  ALLOC

Disassembly of section .text._ZNK6String6charAtEj:

00000000 <_ZNK6String6charAtEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	84 81       	ldd	r24, Z+4	; 0x04
   4:	95 81       	ldd	r25, Z+5	; 0x05
   6:	68 17       	cp	r22, r24
   8:	79 07       	cpc	r23, r25
}
   a:	00 f4       	brcc	.+0      	; 0xc <_ZNK6String6charAtEj+0xc>
   c:	01 90       	ld	r0, Z+
   e:	f0 81       	ld	r31, Z
  10:	e0 2d       	mov	r30, r0
  12:	30 97       	sbiw	r30, 0x00	; 0
  14:	01 f0       	breq	.+0      	; 0x16 <_ZNK6String6charAtEj+0x16>
  16:	e6 0f       	add	r30, r22
  18:	f7 1f       	adc	r31, r23
  1a:	80 81       	ld	r24, Z
  1c:	08 95       	ret
  1e:	80 e0       	ldi	r24, 0x00	; 0
  20:	08 95       	ret

Disassembly of section .text._ZN6String9setCharAtEjc:

00000000 <_ZN6String9setCharAtEjc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	84 81       	ldd	r24, Z+4	; 0x04
   4:	95 81       	ldd	r25, Z+5	; 0x05
   6:	68 17       	cp	r22, r24
   8:	79 07       	cpc	r23, r25
}
   a:	00 f4       	brcc	.+0      	; 0xc <_ZN6String9setCharAtEjc+0xc>
   c:	01 90       	ld	r0, Z+
   e:	f0 81       	ld	r31, Z
  10:	e0 2d       	mov	r30, r0
  12:	e6 0f       	add	r30, r22
  14:	f7 1f       	adc	r31, r23
  16:	40 83       	st	Z, r20
  18:	08 95       	ret

Disassembly of section .text._ZN6StringixEj:

00000000 <_ZN6StringixEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	9b 01       	movw	r18, r22
   4:	84 81       	ldd	r24, Z+4	; 0x04
   6:	95 81       	ldd	r25, Z+5	; 0x05
   8:	68 17       	cp	r22, r24
}
   a:	79 07       	cpc	r23, r25
   c:	00 f4       	brcc	.+0      	; 0xe <_ZN6StringixEj+0xe>
   e:	60 81       	ld	r22, Z
  10:	71 81       	ldd	r23, Z+1	; 0x01
  12:	61 15       	cp	r22, r1
  14:	71 05       	cpc	r23, r1
  16:	01 f4       	brne	.+0      	; 0x18 <_ZN6StringixEj+0x18>
  18:	10 92 00 00 	sts	0x0000, r1
  1c:	60 e0       	ldi	r22, 0x00	; 0
  1e:	70 e0       	ldi	r23, 0x00	; 0
  20:	00 c0       	rjmp	.+0      	; 0x22 <_ZN6StringixEj+0x22>
  22:	62 0f       	add	r22, r18
  24:	73 1f       	adc	r23, r19
  26:	cb 01       	movw	r24, r22
  28:	08 95       	ret

Disassembly of section .text._ZNK6StringixEj:

00000000 <_ZNK6StringixEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	84 81       	ldd	r24, Z+4	; 0x04
   4:	95 81       	ldd	r25, Z+5	; 0x05
   6:	68 17       	cp	r22, r24
   8:	79 07       	cpc	r23, r25
}
   a:	00 f4       	brcc	.+0      	; 0xc <_ZNK6StringixEj+0xc>
   c:	01 90       	ld	r0, Z+
   e:	f0 81       	ld	r31, Z
  10:	e0 2d       	mov	r30, r0
  12:	30 97       	sbiw	r30, 0x00	; 0
  14:	01 f0       	breq	.+0      	; 0x16 <_ZNK6StringixEj+0x16>
  16:	e6 0f       	add	r30, r22
  18:	f7 1f       	adc	r31, r23
  1a:	80 81       	ld	r24, Z
  1c:	08 95       	ret
  1e:	80 e0       	ldi	r24, 0x00	; 0
  20:	08 95       	ret

Disassembly of section .text._ZN6String7replaceEcc:

00000000 <_ZN6String7replaceEcc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	01 90       	ld	r0, Z+
   4:	f0 81       	ld	r31, Z
   6:	e0 2d       	mov	r30, r0
   8:	30 97       	sbiw	r30, 0x00	; 0
}
   a:	01 f4       	brne	.+0      	; 0xc <_ZN6String7replaceEcc+0xc>
   c:	08 95       	ret
   e:	86 17       	cp	r24, r22
  10:	01 f4       	brne	.+0      	; 0x12 <_ZN6String7replaceEcc+0x12>
  12:	40 83       	st	Z, r20
  14:	31 96       	adiw	r30, 0x01	; 1
  16:	80 81       	ld	r24, Z
  18:	88 23       	and	r24, r24
  1a:	01 f4       	brne	.+0      	; 0x1c <_ZN6String7replaceEcc+0x1c>
  1c:	08 95       	ret

Disassembly of section .text._ZNK6String5toIntEv:

00000000 <_ZNK6String5toIntEv>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	80 81       	ld	r24, Z
   4:	91 81       	ldd	r25, Z+1	; 0x01
   6:	00 97       	sbiw	r24, 0x00	; 0
   8:	01 f4       	brne	.+0      	; 0xa <_ZNK6String5toIntEv+0xa>
}
   a:	20 e0       	ldi	r18, 0x00	; 0
   c:	30 e0       	ldi	r19, 0x00	; 0
   e:	40 e0       	ldi	r20, 0x00	; 0
  10:	50 e0       	ldi	r21, 0x00	; 0
  12:	00 c0       	rjmp	.+0      	; 0x14 <_ZNK6String5toIntEv+0x14>
  14:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String5toIntEv>
  18:	9b 01       	movw	r18, r22
  1a:	ac 01       	movw	r20, r24
  1c:	b9 01       	movw	r22, r18
  1e:	ca 01       	movw	r24, r20
  20:	08 95       	ret

Disassembly of section .text._ZN6String4trimEv:

00000000 <_ZN6String4trimEv>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 92       	push	r12
{
	free(buffer);
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
}
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
  10:	6c 01       	movw	r12, r24
  12:	dc 01       	movw	r26, r24
  14:	ed 90       	ld	r14, X+
  16:	fc 90       	ld	r15, X
  18:	11 97       	sbiw	r26, 0x01	; 1
  1a:	e1 14       	cp	r14, r1
  1c:	f1 04       	cpc	r15, r1
  1e:	01 f4       	brne	.+0      	; 0x20 <_ZN6String4trimEv+0x20>
  20:	00 c0       	rjmp	.+0      	; 0x22 <_ZN6String4trimEv+0x22>
  22:	14 96       	adiw	r26, 0x04	; 4
  24:	cd 91       	ld	r28, X+
  26:	dc 91       	ld	r29, X
  28:	15 97       	sbiw	r26, 0x05	; 5
  2a:	20 97       	sbiw	r28, 0x00	; 0
  2c:	01 f0       	breq	.+0      	; 0x2e <_ZN6String4trimEv+0x2e>
  2e:	87 01       	movw	r16, r14
  30:	00 c0       	rjmp	.+0      	; 0x32 <_ZN6String4trimEv+0x32>
  32:	0f 5f       	subi	r16, 0xFF	; 255
  34:	1f 4f       	sbci	r17, 0xFF	; 255
  36:	f8 01       	movw	r30, r16
  38:	80 81       	ld	r24, Z
  3a:	99 27       	eor	r25, r25
  3c:	87 fd       	sbrc	r24, 7
  3e:	90 95       	com	r25
  40:	0e 94 00 00 	call	0	; 0x0 <_ZN6String4trimEv>
  44:	89 2b       	or	r24, r25
  46:	01 f4       	brne	.+0      	; 0x48 <_ZN6String4trimEv+0x48>
  48:	21 97       	sbiw	r28, 0x01	; 1
  4a:	ce 0d       	add	r28, r14
  4c:	df 1d       	adc	r29, r15
  4e:	00 c0       	rjmp	.+0      	; 0x50 <_ZN6String4trimEv+0x50>
  50:	21 97       	sbiw	r28, 0x01	; 1
  52:	88 81       	ld	r24, Y
  54:	99 27       	eor	r25, r25
  56:	87 fd       	sbrc	r24, 7
  58:	90 95       	com	r25
  5a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String4trimEv>
  5e:	89 2b       	or	r24, r25
  60:	01 f0       	breq	.+0      	; 0x62 <_ZN6String4trimEv+0x62>
  62:	c0 17       	cp	r28, r16
  64:	d1 07       	cpc	r29, r17
  66:	00 f4       	brcc	.+0      	; 0x68 <_ZN6String4trimEv+0x68>
  68:	fe 01       	movw	r30, r28
  6a:	31 96       	adiw	r30, 0x01	; 1
  6c:	e0 1b       	sub	r30, r16
  6e:	f1 0b       	sbc	r31, r17
  70:	d6 01       	movw	r26, r12
  72:	15 96       	adiw	r26, 0x05	; 5
  74:	fc 93       	st	X, r31
  76:	ee 93       	st	-X, r30
  78:	14 97       	sbiw	r26, 0x04	; 4
  7a:	2d 91       	ld	r18, X+
  7c:	3c 91       	ld	r19, X
  7e:	20 17       	cp	r18, r16
  80:	31 07       	cpc	r19, r17
  82:	00 f4       	brcc	.+0      	; 0x84 <_ZN6String4trimEv+0x84>
  84:	c9 01       	movw	r24, r18
  86:	b8 01       	movw	r22, r16
  88:	af 01       	movw	r20, r30
  8a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String4trimEv>
  8e:	d6 01       	movw	r26, r12
  90:	ed 91       	ld	r30, X+
  92:	fc 91       	ld	r31, X
  94:	11 97       	sbiw	r26, 0x01	; 1
  96:	14 96       	adiw	r26, 0x04	; 4
  98:	8d 91       	ld	r24, X+
  9a:	9c 91       	ld	r25, X
  9c:	15 97       	sbiw	r26, 0x05	; 5
  9e:	e8 0f       	add	r30, r24
  a0:	f9 1f       	adc	r31, r25
  a2:	10 82       	st	Z, r1
  a4:	df 91       	pop	r29
  a6:	cf 91       	pop	r28
  a8:	1f 91       	pop	r17
  aa:	0f 91       	pop	r16
  ac:	ff 90       	pop	r15
  ae:	ef 90       	pop	r14
  b0:	df 90       	pop	r13
  b2:	cf 90       	pop	r12
  b4:	08 95       	ret

Disassembly of section .text._ZN6String11toUpperCaseEv:

00000000 <_ZN6String11toUpperCaseEv>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	fc 01       	movw	r30, r24
   6:	c0 81       	ld	r28, Z
   8:	d1 81       	ldd	r29, Z+1	; 0x01
}
   a:	20 97       	sbiw	r28, 0x00	; 0
   c:	01 f4       	brne	.+0      	; 0xe <_ZN6String11toUpperCaseEv+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <_ZN6String11toUpperCaseEv+0x10>
  10:	99 27       	eor	r25, r25
  12:	87 fd       	sbrc	r24, 7
  14:	90 95       	com	r25
  16:	0e 94 00 00 	call	0	; 0x0 <_ZN6String11toUpperCaseEv>
  1a:	89 93       	st	Y+, r24
  1c:	88 81       	ld	r24, Y
  1e:	88 23       	and	r24, r24
  20:	01 f4       	brne	.+0      	; 0x22 <_ZN6String11toUpperCaseEv+0x22>
  22:	df 91       	pop	r29
  24:	cf 91       	pop	r28
  26:	08 95       	ret

Disassembly of section .text._ZN6String11toLowerCaseEv:

00000000 <_ZN6String11toLowerCaseEv>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	fc 01       	movw	r30, r24
   6:	c0 81       	ld	r28, Z
   8:	d1 81       	ldd	r29, Z+1	; 0x01
}
   a:	20 97       	sbiw	r28, 0x00	; 0
   c:	01 f4       	brne	.+0      	; 0xe <_ZN6String11toLowerCaseEv+0xe>
   e:	00 c0       	rjmp	.+0      	; 0x10 <_ZN6String11toLowerCaseEv+0x10>
  10:	99 27       	eor	r25, r25
  12:	87 fd       	sbrc	r24, 7
  14:	90 95       	com	r25
  16:	0e 94 00 00 	call	0	; 0x0 <_ZN6String11toLowerCaseEv>
  1a:	89 93       	st	Y+, r24
  1c:	88 81       	ld	r24, Y
  1e:	88 23       	and	r24, r24
  20:	01 f4       	brne	.+0      	; 0x22 <_ZN6String11toLowerCaseEv+0x22>
  22:	df 91       	pop	r29
  24:	cf 91       	pop	r28
  26:	08 95       	ret

Disassembly of section .text._ZNK6String16equalsIgnoreCaseERKS_:

00000000 <_ZNK6String16equalsIgnoreCaseERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
}
   a:	df 93       	push	r29
   c:	fc 01       	movw	r30, r24
   e:	db 01       	movw	r26, r22
  10:	86 17       	cp	r24, r22
  12:	97 07       	cpc	r25, r23
  14:	01 f0       	breq	.+0      	; 0x16 <_ZNK6String16equalsIgnoreCaseERKS_+0x16>
  16:	24 81       	ldd	r18, Z+4	; 0x04
  18:	35 81       	ldd	r19, Z+5	; 0x05
  1a:	14 96       	adiw	r26, 0x04	; 4
  1c:	8d 91       	ld	r24, X+
  1e:	9c 91       	ld	r25, X
  20:	15 97       	sbiw	r26, 0x05	; 5
  22:	28 17       	cp	r18, r24
  24:	39 07       	cpc	r19, r25
  26:	01 f4       	brne	.+0      	; 0x28 <_ZNK6String16equalsIgnoreCaseERKS_+0x28>
  28:	23 2b       	or	r18, r19
  2a:	01 f0       	breq	.+0      	; 0x2c <_ZNK6String16equalsIgnoreCaseERKS_+0x2c>
  2c:	e0 80       	ld	r14, Z
  2e:	f1 80       	ldd	r15, Z+1	; 0x01
  30:	cd 91       	ld	r28, X+
  32:	dc 91       	ld	r29, X
  34:	00 c0       	rjmp	.+0      	; 0x36 <_ZNK6String16equalsIgnoreCaseERKS_+0x36>
  36:	99 27       	eor	r25, r25
  38:	87 fd       	sbrc	r24, 7
  3a:	90 95       	com	r25
  3c:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String16equalsIgnoreCaseERKS_>
  40:	8c 01       	movw	r16, r24
  42:	88 81       	ld	r24, Y
  44:	99 27       	eor	r25, r25
  46:	87 fd       	sbrc	r24, 7
  48:	90 95       	com	r25
  4a:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String16equalsIgnoreCaseERKS_>
  4e:	08 17       	cp	r16, r24
  50:	19 07       	cpc	r17, r25
  52:	01 f4       	brne	.+0      	; 0x54 <_ZNK6String16equalsIgnoreCaseERKS_+0x54>
  54:	08 94       	sec
  56:	e1 1c       	adc	r14, r1
  58:	f1 1c       	adc	r15, r1
  5a:	21 96       	adiw	r28, 0x01	; 1
  5c:	f7 01       	movw	r30, r14
  5e:	80 81       	ld	r24, Z
  60:	88 23       	and	r24, r24
  62:	01 f4       	brne	.+0      	; 0x64 <_ZNK6String16equalsIgnoreCaseERKS_+0x64>
  64:	81 e0       	ldi	r24, 0x01	; 1
  66:	00 c0       	rjmp	.+0      	; 0x68 <_ZNK6String16equalsIgnoreCaseERKS_+0x68>
  68:	80 e0       	ldi	r24, 0x00	; 0
  6a:	df 91       	pop	r29
  6c:	cf 91       	pop	r28
  6e:	1f 91       	pop	r17
  70:	0f 91       	pop	r16
  72:	ff 90       	pop	r15
  74:	ef 90       	pop	r14
  76:	08 95       	ret

Disassembly of section .text._ZNK6String11lastIndexOfERKS_j:

00000000 <_ZNK6String11lastIndexOfERKS_j>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	af 92       	push	r10
{
	free(buffer);
   2:	bf 92       	push	r11
   4:	cf 92       	push	r12
   6:	df 92       	push	r13
   8:	ef 92       	push	r14
}
   a:	ff 92       	push	r15
   c:	0f 93       	push	r16
   e:	1f 93       	push	r17
  10:	cf 93       	push	r28
  12:	df 93       	push	r29
  14:	fc 01       	movw	r30, r24
  16:	5b 01       	movw	r10, r22
  18:	7a 01       	movw	r14, r20
  1a:	db 01       	movw	r26, r22
  1c:	14 96       	adiw	r26, 0x04	; 4
  1e:	2d 91       	ld	r18, X+
  20:	3c 91       	ld	r19, X
  22:	15 97       	sbiw	r26, 0x05	; 5
  24:	21 15       	cp	r18, r1
  26:	31 05       	cpc	r19, r1
  28:	01 f0       	breq	.+0      	; 0x2a <_ZNK6String11lastIndexOfERKS_j+0x2a>
  2a:	84 81       	ldd	r24, Z+4	; 0x04
  2c:	95 81       	ldd	r25, Z+5	; 0x05
  2e:	00 97       	sbiw	r24, 0x00	; 0
  30:	01 f0       	breq	.+0      	; 0x32 <_ZNK6String11lastIndexOfERKS_j+0x32>
  32:	82 17       	cp	r24, r18
  34:	93 07       	cpc	r25, r19
  36:	00 f0       	brcs	.+0      	; 0x38 <_ZNK6String11lastIndexOfERKS_j+0x38>
  38:	48 17       	cp	r20, r24
  3a:	59 07       	cpc	r21, r25
  3c:	00 f0       	brcs	.+0      	; 0x3e <_ZNK6String11lastIndexOfERKS_j+0x3e>
  3e:	7c 01       	movw	r14, r24
  40:	08 94       	sec
  42:	e1 08       	sbc	r14, r1
  44:	f1 08       	sbc	r15, r1
  46:	00 81       	ld	r16, Z
  48:	11 81       	ldd	r17, Z+1	; 0x01
  4a:	c8 01       	movw	r24, r16
  4c:	cf ef       	ldi	r28, 0xFF	; 255
  4e:	df ef       	ldi	r29, 0xFF	; 255
  50:	68 01       	movw	r12, r16
  52:	ce 0c       	add	r12, r14
  54:	df 1c       	adc	r13, r15
  56:	00 c0       	rjmp	.+0      	; 0x58 <_ZNK6String11lastIndexOfERKS_j+0x58>
  58:	f5 01       	movw	r30, r10
  5a:	60 81       	ld	r22, Z
  5c:	71 81       	ldd	r23, Z+1	; 0x01
  5e:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String11lastIndexOfERKS_j>
  62:	9c 01       	movw	r18, r24
  64:	00 97       	sbiw	r24, 0x00	; 0
  66:	01 f0       	breq	.+0      	; 0x68 <_ZNK6String11lastIndexOfERKS_j+0x68>
  68:	80 1b       	sub	r24, r16
  6a:	91 0b       	sbc	r25, r17
  6c:	e8 16       	cp	r14, r24
  6e:	f9 06       	cpc	r15, r25
  70:	00 f0       	brcs	.+0      	; 0x72 <_ZNK6String11lastIndexOfERKS_j+0x72>
  72:	ec 01       	movw	r28, r24
  74:	c9 01       	movw	r24, r18
  76:	01 96       	adiw	r24, 0x01	; 1
  78:	c8 16       	cp	r12, r24
  7a:	d9 06       	cpc	r13, r25
  7c:	00 f4       	brcc	.+0      	; 0x7e <_ZNK6String11lastIndexOfERKS_j+0x7e>
  7e:	00 c0       	rjmp	.+0      	; 0x80 <_ZNK6String11lastIndexOfERKS_j+0x80>
  80:	cf ef       	ldi	r28, 0xFF	; 255
  82:	df ef       	ldi	r29, 0xFF	; 255
  84:	ce 01       	movw	r24, r28
  86:	df 91       	pop	r29
  88:	cf 91       	pop	r28
  8a:	1f 91       	pop	r17
  8c:	0f 91       	pop	r16
  8e:	ff 90       	pop	r15
  90:	ef 90       	pop	r14
  92:	df 90       	pop	r13
  94:	cf 90       	pop	r12
  96:	bf 90       	pop	r11
  98:	af 90       	pop	r10
  9a:	08 95       	ret

Disassembly of section .text._ZNK6String11lastIndexOfERKS_:

00000000 <_ZNK6String11lastIndexOfERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	db 01       	movw	r26, r22
   4:	44 81       	ldd	r20, Z+4	; 0x04
   6:	55 81       	ldd	r21, Z+5	; 0x05
   8:	14 96       	adiw	r26, 0x04	; 4
}
   a:	8d 91       	ld	r24, X+
   c:	9c 91       	ld	r25, X
   e:	15 97       	sbiw	r26, 0x05	; 5
  10:	48 1b       	sub	r20, r24
  12:	59 0b       	sbc	r21, r25
  14:	cf 01       	movw	r24, r30
  16:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String11lastIndexOfERKS_>
  1a:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfERKS_j:

00000000 <_ZNK6String7indexOfERKS_j>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	fc 01       	movw	r30, r24
   6:	db 01       	movw	r26, r22
   8:	84 81       	ldd	r24, Z+4	; 0x04
}
   a:	95 81       	ldd	r25, Z+5	; 0x05
   c:	48 17       	cp	r20, r24
   e:	59 07       	cpc	r21, r25
  10:	00 f4       	brcc	.+0      	; 0x12 <_ZNK6String7indexOfERKS_j+0x12>
  12:	c0 81       	ld	r28, Z
  14:	d1 81       	ldd	r29, Z+1	; 0x01
  16:	6d 91       	ld	r22, X+
  18:	7c 91       	ld	r23, X
  1a:	ce 01       	movw	r24, r28
  1c:	84 0f       	add	r24, r20
  1e:	95 1f       	adc	r25, r21
  20:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String7indexOfERKS_j>
  24:	9c 01       	movw	r18, r24
  26:	00 97       	sbiw	r24, 0x00	; 0
  28:	01 f4       	brne	.+0      	; 0x2a <_ZNK6String7indexOfERKS_j+0x2a>
  2a:	2f ef       	ldi	r18, 0xFF	; 255
  2c:	3f ef       	ldi	r19, 0xFF	; 255
  2e:	00 c0       	rjmp	.+0      	; 0x30 <_ZNK6String7indexOfERKS_j+0x30>
  30:	2c 1b       	sub	r18, r28
  32:	3d 0b       	sbc	r19, r29
  34:	c9 01       	movw	r24, r18
  36:	df 91       	pop	r29
  38:	cf 91       	pop	r28
  3a:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfERKS_:

00000000 <_ZNK6String7indexOfERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	40 e0       	ldi	r20, 0x00	; 0
{
	free(buffer);
   2:	50 e0       	ldi	r21, 0x00	; 0
   4:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String7indexOfERKS_>
   8:	08 95       	ret

Disassembly of section .text._ZNK6String11lastIndexOfEcj:

00000000 <_ZNK6String11lastIndexOfEcj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	df 92       	push	r13
{
	free(buffer);
   2:	ef 92       	push	r14
   4:	ff 92       	push	r15
   6:	0f 93       	push	r16
   8:	1f 93       	push	r17
}
   a:	cf 93       	push	r28
   c:	df 93       	push	r29
   e:	ec 01       	movw	r28, r24
  10:	8c 81       	ldd	r24, Y+4	; 0x04
  12:	9d 81       	ldd	r25, Y+5	; 0x05
  14:	48 17       	cp	r20, r24
  16:	59 07       	cpc	r21, r25
  18:	00 f4       	brcc	.+0      	; 0x1a <_ZNK6String11lastIndexOfEcj+0x1a>
  1a:	7a 01       	movw	r14, r20
  1c:	08 94       	sec
  1e:	e1 1c       	adc	r14, r1
  20:	f1 1c       	adc	r15, r1
  22:	e8 81       	ld	r30, Y
  24:	f9 81       	ldd	r31, Y+1	; 0x01
  26:	ee 0d       	add	r30, r14
  28:	ff 1d       	adc	r31, r15
  2a:	d0 80       	ld	r13, Z
  2c:	10 82       	st	Z, r1
  2e:	08 81       	ld	r16, Y
  30:	19 81       	ldd	r17, Y+1	; 0x01
  32:	77 27       	eor	r23, r23
  34:	67 fd       	sbrc	r22, 7
  36:	70 95       	com	r23
  38:	c8 01       	movw	r24, r16
  3a:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String11lastIndexOfEcj>
  3e:	9c 01       	movw	r18, r24
  40:	0e 0d       	add	r16, r14
  42:	1f 1d       	adc	r17, r15
  44:	f8 01       	movw	r30, r16
  46:	d0 82       	st	Z, r13
  48:	00 97       	sbiw	r24, 0x00	; 0
  4a:	01 f4       	brne	.+0      	; 0x4c <_ZNK6String11lastIndexOfEcj+0x4c>
  4c:	ef ef       	ldi	r30, 0xFF	; 255
  4e:	ff ef       	ldi	r31, 0xFF	; 255
  50:	00 c0       	rjmp	.+0      	; 0x52 <_ZNK6String11lastIndexOfEcj+0x52>
  52:	88 81       	ld	r24, Y
  54:	99 81       	ldd	r25, Y+1	; 0x01
  56:	f9 01       	movw	r30, r18
  58:	e8 1b       	sub	r30, r24
  5a:	f9 0b       	sbc	r31, r25
  5c:	cf 01       	movw	r24, r30
  5e:	df 91       	pop	r29
  60:	cf 91       	pop	r28
  62:	1f 91       	pop	r17
  64:	0f 91       	pop	r16
  66:	ff 90       	pop	r15
  68:	ef 90       	pop	r14
  6a:	df 90       	pop	r13
  6c:	08 95       	ret

Disassembly of section .text._ZNK6String11lastIndexOfEc:

00000000 <_ZNK6String11lastIndexOfEc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	44 81       	ldd	r20, Z+4	; 0x04
   4:	55 81       	ldd	r21, Z+5	; 0x05
   6:	41 50       	subi	r20, 0x01	; 1
   8:	50 40       	sbci	r21, 0x00	; 0
}
   a:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String11lastIndexOfEc>
   e:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfEcj:

00000000 <_ZNK6String7indexOfEcj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	fc 01       	movw	r30, r24
   6:	84 81       	ldd	r24, Z+4	; 0x04
   8:	95 81       	ldd	r25, Z+5	; 0x05
}
   a:	48 17       	cp	r20, r24
   c:	59 07       	cpc	r21, r25
   e:	00 f4       	brcc	.+0      	; 0x10 <_ZNK6String7indexOfEcj+0x10>
  10:	c0 81       	ld	r28, Z
  12:	d1 81       	ldd	r29, Z+1	; 0x01
  14:	77 27       	eor	r23, r23
  16:	67 fd       	sbrc	r22, 7
  18:	70 95       	com	r23
  1a:	ce 01       	movw	r24, r28
  1c:	84 0f       	add	r24, r20
  1e:	95 1f       	adc	r25, r21
  20:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String7indexOfEcj>
  24:	9c 01       	movw	r18, r24
  26:	00 97       	sbiw	r24, 0x00	; 0
  28:	01 f4       	brne	.+0      	; 0x2a <_ZNK6String7indexOfEcj+0x2a>
  2a:	2f ef       	ldi	r18, 0xFF	; 255
  2c:	3f ef       	ldi	r19, 0xFF	; 255
  2e:	00 c0       	rjmp	.+0      	; 0x30 <_ZNK6String7indexOfEcj+0x30>
  30:	2c 1b       	sub	r18, r28
  32:	3d 0b       	sbc	r19, r29
  34:	c9 01       	movw	r24, r18
  36:	df 91       	pop	r29
  38:	cf 91       	pop	r28
  3a:	08 95       	ret

Disassembly of section .text._ZNK6String7indexOfEc:

00000000 <_ZNK6String7indexOfEc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	40 e0       	ldi	r20, 0x00	; 0
{
	free(buffer);
   2:	50 e0       	ldi	r21, 0x00	; 0
   4:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String7indexOfEc>
   8:	08 95       	ret

Disassembly of section .text._ZNK6String8getBytesEPhjj:

00000000 <_ZNK6String8getBytesEPhjj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	cf 93       	push	r28
   6:	df 93       	push	r29
   8:	fc 01       	movw	r30, r24
}
   a:	8b 01       	movw	r16, r22
   c:	41 15       	cp	r20, r1
   e:	51 05       	cpc	r21, r1
  10:	01 f0       	breq	.+0      	; 0x12 <_ZNK6String8getBytesEPhjj+0x12>
  12:	61 15       	cp	r22, r1
  14:	71 05       	cpc	r23, r1
  16:	01 f0       	breq	.+0      	; 0x18 <_ZNK6String8getBytesEPhjj+0x18>
  18:	84 81       	ldd	r24, Z+4	; 0x04
  1a:	95 81       	ldd	r25, Z+5	; 0x05
  1c:	28 17       	cp	r18, r24
  1e:	39 07       	cpc	r19, r25
  20:	00 f0       	brcs	.+0      	; 0x22 <_ZNK6String8getBytesEPhjj+0x22>
  22:	fb 01       	movw	r30, r22
  24:	10 82       	st	Z, r1
  26:	00 c0       	rjmp	.+0      	; 0x28 <_ZNK6String8getBytesEPhjj+0x28>
  28:	41 50       	subi	r20, 0x01	; 1
  2a:	50 40       	sbci	r21, 0x00	; 0
  2c:	ec 01       	movw	r28, r24
  2e:	c2 1b       	sub	r28, r18
  30:	d3 0b       	sbc	r29, r19
  32:	4c 17       	cp	r20, r28
  34:	5d 07       	cpc	r21, r29
  36:	00 f4       	brcc	.+0      	; 0x38 <_ZNK6String8getBytesEPhjj+0x38>
  38:	ea 01       	movw	r28, r20
  3a:	60 81       	ld	r22, Z
  3c:	71 81       	ldd	r23, Z+1	; 0x01
  3e:	62 0f       	add	r22, r18
  40:	73 1f       	adc	r23, r19
  42:	c8 01       	movw	r24, r16
  44:	ae 01       	movw	r20, r28
  46:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String8getBytesEPhjj>
  4a:	c0 0f       	add	r28, r16
  4c:	d1 1f       	adc	r29, r17
  4e:	18 82       	st	Y, r1
  50:	df 91       	pop	r29
  52:	cf 91       	pop	r28
  54:	1f 91       	pop	r17
  56:	0f 91       	pop	r16
  58:	08 95       	ret

Disassembly of section .text._ZNK6String8endsWithERKS_:

00000000 <_ZNK6String8endsWithERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	db 01       	movw	r26, r22
   4:	24 81       	ldd	r18, Z+4	; 0x04
   6:	35 81       	ldd	r19, Z+5	; 0x05
   8:	14 96       	adiw	r26, 0x04	; 4
}
   a:	4d 91       	ld	r20, X+
   c:	5c 91       	ld	r21, X
   e:	15 97       	sbiw	r26, 0x05	; 5
  10:	24 17       	cp	r18, r20
  12:	35 07       	cpc	r19, r21
  14:	00 f0       	brcs	.+0      	; 0x16 <_ZNK6String8endsWithERKS_+0x16>
  16:	80 81       	ld	r24, Z
  18:	91 81       	ldd	r25, Z+1	; 0x01
  1a:	00 97       	sbiw	r24, 0x00	; 0
  1c:	01 f0       	breq	.+0      	; 0x1e <_ZNK6String8endsWithERKS_+0x1e>
  1e:	6d 91       	ld	r22, X+
  20:	7c 91       	ld	r23, X
  22:	61 15       	cp	r22, r1
  24:	71 05       	cpc	r23, r1
  26:	01 f0       	breq	.+0      	; 0x28 <_ZNK6String8endsWithERKS_+0x28>
  28:	24 1b       	sub	r18, r20
  2a:	35 0b       	sbc	r19, r21
  2c:	82 0f       	add	r24, r18
  2e:	93 1f       	adc	r25, r19
  30:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String8endsWithERKS_>
  34:	9c 01       	movw	r18, r24
  36:	80 e0       	ldi	r24, 0x00	; 0
  38:	23 2b       	or	r18, r19
  3a:	01 f4       	brne	.+0      	; 0x3c <_ZNK6String8endsWithERKS_+0x3c>
  3c:	81 e0       	ldi	r24, 0x01	; 1
  3e:	08 95       	ret
  40:	80 e0       	ldi	r24, 0x00	; 0
  42:	08 95       	ret

Disassembly of section .text._ZNK6String6equalsEPKc:

00000000 <_ZNK6String6equalsEPKc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	dc 01       	movw	r26, r24
{
	free(buffer);
   2:	fb 01       	movw	r30, r22
   4:	14 96       	adiw	r26, 0x04	; 4
   6:	8d 91       	ld	r24, X+
   8:	9c 91       	ld	r25, X
}
   a:	15 97       	sbiw	r26, 0x05	; 5
   c:	89 2b       	or	r24, r25
   e:	01 f4       	brne	.+0      	; 0x10 <_ZNK6String6equalsEPKc+0x10>
  10:	61 15       	cp	r22, r1
  12:	71 05       	cpc	r23, r1
  14:	01 f0       	breq	.+0      	; 0x16 <_ZNK6String6equalsEPKc+0x16>
  16:	90 e0       	ldi	r25, 0x00	; 0
  18:	80 81       	ld	r24, Z
  1a:	00 c0       	rjmp	.+0      	; 0x1c <_ZNK6String6equalsEPKc+0x1c>
  1c:	0d 90       	ld	r0, X+
  1e:	bc 91       	ld	r27, X
  20:	a0 2d       	mov	r26, r0
  22:	61 15       	cp	r22, r1
  24:	71 05       	cpc	r23, r1
  26:	01 f4       	brne	.+0      	; 0x28 <_ZNK6String6equalsEPKc+0x28>
  28:	90 e0       	ldi	r25, 0x00	; 0
  2a:	8c 91       	ld	r24, X
  2c:	88 23       	and	r24, r24
  2e:	01 f4       	brne	.+0      	; 0x30 <_ZNK6String6equalsEPKc+0x30>
  30:	00 c0       	rjmp	.+0      	; 0x32 <_ZNK6String6equalsEPKc+0x32>
  32:	cd 01       	movw	r24, r26
  34:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String6equalsEPKc>
  38:	9c 01       	movw	r18, r24
  3a:	90 e0       	ldi	r25, 0x00	; 0
  3c:	23 2b       	or	r18, r19
  3e:	01 f4       	brne	.+0      	; 0x40 <_ZNK6String6equalsEPKc+0x40>
  40:	91 e0       	ldi	r25, 0x01	; 1
  42:	89 2f       	mov	r24, r25
  44:	08 95       	ret

Disassembly of section .text._ZNK6String9compareToERKS_:

00000000 <_ZNK6String9compareToERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	9c 01       	movw	r18, r24
   6:	fb 01       	movw	r30, r22
   8:	ec 01       	movw	r28, r24
}
   a:	a8 81       	ld	r26, Y
   c:	b9 81       	ldd	r27, Y+1	; 0x01
   e:	10 97       	sbiw	r26, 0x00	; 0
  10:	01 f0       	breq	.+0      	; 0x12 <_ZNK6String9compareToERKS_+0x12>
  12:	60 81       	ld	r22, Z
  14:	71 81       	ldd	r23, Z+1	; 0x01
  16:	61 15       	cp	r22, r1
  18:	71 05       	cpc	r23, r1
  1a:	01 f4       	brne	.+0      	; 0x1c <_ZNK6String9compareToERKS_+0x1c>
  1c:	c0 81       	ld	r28, Z
  1e:	d1 81       	ldd	r29, Z+1	; 0x01
  20:	20 97       	sbiw	r28, 0x00	; 0
  22:	01 f0       	breq	.+0      	; 0x24 <_ZNK6String9compareToERKS_+0x24>
  24:	84 81       	ldd	r24, Z+4	; 0x04
  26:	95 81       	ldd	r25, Z+5	; 0x05
  28:	89 2b       	or	r24, r25
  2a:	01 f0       	breq	.+0      	; 0x2c <_ZNK6String9compareToERKS_+0x2c>
  2c:	88 81       	ld	r24, Y
  2e:	90 e0       	ldi	r25, 0x00	; 0
  30:	22 27       	eor	r18, r18
  32:	33 27       	eor	r19, r19
  34:	28 1b       	sub	r18, r24
  36:	39 0b       	sbc	r19, r25
  38:	00 c0       	rjmp	.+0      	; 0x3a <_ZNK6String9compareToERKS_+0x3a>
  3a:	10 97       	sbiw	r26, 0x00	; 0
  3c:	01 f0       	breq	.+0      	; 0x3e <_ZNK6String9compareToERKS_+0x3e>
  3e:	f9 01       	movw	r30, r18
  40:	84 81       	ldd	r24, Z+4	; 0x04
  42:	95 81       	ldd	r25, Z+5	; 0x05
  44:	89 2b       	or	r24, r25
  46:	01 f0       	breq	.+0      	; 0x48 <_ZNK6String9compareToERKS_+0x48>
  48:	8c 91       	ld	r24, X
  4a:	28 2f       	mov	r18, r24
  4c:	30 e0       	ldi	r19, 0x00	; 0
  4e:	00 c0       	rjmp	.+0      	; 0x50 <_ZNK6String9compareToERKS_+0x50>
  50:	cd 01       	movw	r24, r26
  52:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String9compareToERKS_>
  56:	9c 01       	movw	r18, r24
  58:	00 c0       	rjmp	.+0      	; 0x5a <_ZNK6String9compareToERKS_+0x5a>
  5a:	20 e0       	ldi	r18, 0x00	; 0
  5c:	30 e0       	ldi	r19, 0x00	; 0
  5e:	c9 01       	movw	r24, r18
  60:	df 91       	pop	r29
  62:	cf 91       	pop	r28
  64:	08 95       	ret

Disassembly of section .text._ZNK6StringgeERKS_:

00000000 <_ZNK6StringgeERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0e 94 00 00 	call	0	; 0x0 <_ZNK6StringgeERKS_>
{
	free(buffer);
   4:	89 2f       	mov	r24, r25
   6:	80 95       	com	r24
   8:	88 1f       	adc	r24, r24
}
   a:	88 27       	eor	r24, r24
   c:	88 1f       	adc	r24, r24
   e:	08 95       	ret

Disassembly of section .text._ZNK6StringleERKS_:

00000000 <_ZNK6StringleERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0e 94 00 00 	call	0	; 0x0 <_ZNK6StringleERKS_>
{
	free(buffer);
   4:	20 e0       	ldi	r18, 0x00	; 0
   6:	18 16       	cp	r1, r24
   8:	19 06       	cpc	r1, r25
}
   a:	04 f0       	brlt	.+0      	; 0xc <_ZNK6StringleERKS_+0xc>
   c:	21 e0       	ldi	r18, 0x01	; 1
   e:	82 2f       	mov	r24, r18
  10:	08 95       	ret

Disassembly of section .text._ZNK6StringgtERKS_:

00000000 <_ZNK6StringgtERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0e 94 00 00 	call	0	; 0x0 <_ZNK6StringgtERKS_>
{
	free(buffer);
   4:	20 e0       	ldi	r18, 0x00	; 0
   6:	18 16       	cp	r1, r24
   8:	19 06       	cpc	r1, r25
}
   a:	04 f4       	brge	.+0      	; 0xc <_ZNK6StringgtERKS_+0xc>
   c:	21 e0       	ldi	r18, 0x01	; 1
   e:	82 2f       	mov	r24, r18
  10:	08 95       	ret

Disassembly of section .text._ZNK6StringltERKS_:

00000000 <_ZNK6StringltERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0e 94 00 00 	call	0	; 0x0 <_ZNK6StringltERKS_>
{
	free(buffer);
   4:	89 2f       	mov	r24, r25
   6:	88 1f       	adc	r24, r24
   8:	88 27       	eor	r24, r24
}
   a:	88 1f       	adc	r24, r24
   c:	08 95       	ret

Disassembly of section .text._ZNK6String6equalsERKS_:

00000000 <_ZNK6String6equalsERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	db 01       	movw	r26, r22
   4:	24 81       	ldd	r18, Z+4	; 0x04
   6:	35 81       	ldd	r19, Z+5	; 0x05
   8:	14 96       	adiw	r26, 0x04	; 4
}
   a:	8d 91       	ld	r24, X+
   c:	9c 91       	ld	r25, X
   e:	15 97       	sbiw	r26, 0x05	; 5
  10:	28 17       	cp	r18, r24
  12:	39 07       	cpc	r19, r25
  14:	01 f0       	breq	.+0      	; 0x16 <_ZNK6String6equalsERKS_+0x16>
  16:	20 e0       	ldi	r18, 0x00	; 0
  18:	00 c0       	rjmp	.+0      	; 0x1a <_ZNK6String6equalsERKS_+0x1a>
  1a:	cf 01       	movw	r24, r30
  1c:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String6equalsERKS_>
  20:	20 e0       	ldi	r18, 0x00	; 0
  22:	89 2b       	or	r24, r25
  24:	01 f4       	brne	.+0      	; 0x26 <_ZNK6String6equalsERKS_+0x26>
  26:	21 e0       	ldi	r18, 0x01	; 1
  28:	82 2f       	mov	r24, r18
  2a:	08 95       	ret

Disassembly of section .text._ZNK6String10startsWithERKS_j:

00000000 <_ZNK6String10startsWithERKS_j>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	db 01       	movw	r26, r22
   4:	14 96       	adiw	r26, 0x04	; 4
   6:	2d 91       	ld	r18, X+
   8:	3c 91       	ld	r19, X
}
   a:	15 97       	sbiw	r26, 0x05	; 5
   c:	84 81       	ldd	r24, Z+4	; 0x04
   e:	95 81       	ldd	r25, Z+5	; 0x05
  10:	82 1b       	sub	r24, r18
  12:	93 0b       	sbc	r25, r19
  14:	84 17       	cp	r24, r20
  16:	95 07       	cpc	r25, r21
  18:	00 f0       	brcs	.+0      	; 0x1a <_ZNK6String10startsWithERKS_j+0x1a>
  1a:	80 81       	ld	r24, Z
  1c:	91 81       	ldd	r25, Z+1	; 0x01
  1e:	00 97       	sbiw	r24, 0x00	; 0
  20:	01 f0       	breq	.+0      	; 0x22 <_ZNK6String10startsWithERKS_j+0x22>
  22:	6d 91       	ld	r22, X+
  24:	7c 91       	ld	r23, X
  26:	61 15       	cp	r22, r1
  28:	71 05       	cpc	r23, r1
  2a:	01 f0       	breq	.+0      	; 0x2c <_ZNK6String10startsWithERKS_j+0x2c>
  2c:	84 0f       	add	r24, r20
  2e:	95 1f       	adc	r25, r21
  30:	a9 01       	movw	r20, r18
  32:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String10startsWithERKS_j>
  36:	9c 01       	movw	r18, r24
  38:	80 e0       	ldi	r24, 0x00	; 0
  3a:	23 2b       	or	r18, r19
  3c:	01 f4       	brne	.+0      	; 0x3e <_ZNK6String10startsWithERKS_j+0x3e>
  3e:	81 e0       	ldi	r24, 0x01	; 1
  40:	08 95       	ret
  42:	80 e0       	ldi	r24, 0x00	; 0
  44:	08 95       	ret

Disassembly of section .text._ZNK6String10startsWithERKS_:

00000000 <_ZNK6String10startsWithERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	db 01       	movw	r26, r22
   4:	24 81       	ldd	r18, Z+4	; 0x04
   6:	35 81       	ldd	r19, Z+5	; 0x05
   8:	14 96       	adiw	r26, 0x04	; 4
}
   a:	8d 91       	ld	r24, X+
   c:	9c 91       	ld	r25, X
   e:	15 97       	sbiw	r26, 0x05	; 5
  10:	28 17       	cp	r18, r24
  12:	39 07       	cpc	r19, r25
  14:	00 f4       	brcc	.+0      	; 0x16 <_ZNK6String10startsWithERKS_+0x16>
  16:	80 e0       	ldi	r24, 0x00	; 0
  18:	08 95       	ret
  1a:	cf 01       	movw	r24, r30
  1c:	40 e0       	ldi	r20, 0x00	; 0
  1e:	50 e0       	ldi	r21, 0x00	; 0
  20:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String10startsWithERKS_>
  24:	08 95       	ret

Disassembly of section .text._ZN6String12changeBufferEj:

00000000 <_ZN6String12changeBufferEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	cf 93       	push	r28
   6:	df 93       	push	r29
   8:	ec 01       	movw	r28, r24
}
   a:	8b 01       	movw	r16, r22
   c:	6f 5f       	subi	r22, 0xFF	; 255
   e:	7f 4f       	sbci	r23, 0xFF	; 255
  10:	88 81       	ld	r24, Y
  12:	99 81       	ldd	r25, Y+1	; 0x01
  14:	0e 94 00 00 	call	0	; 0x0 <_ZN6String12changeBufferEj>
  18:	00 97       	sbiw	r24, 0x00	; 0
  1a:	01 f4       	brne	.+0      	; 0x1c <_ZN6String12changeBufferEj+0x1c>
  1c:	80 e0       	ldi	r24, 0x00	; 0
  1e:	00 c0       	rjmp	.+0      	; 0x20 <_ZN6String12changeBufferEj+0x20>
  20:	99 83       	std	Y+1, r25	; 0x01
  22:	88 83       	st	Y, r24
  24:	1b 83       	std	Y+3, r17	; 0x03
  26:	0a 83       	std	Y+2, r16	; 0x02
  28:	81 e0       	ldi	r24, 0x01	; 1
  2a:	df 91       	pop	r29
  2c:	cf 91       	pop	r28
  2e:	1f 91       	pop	r17
  30:	0f 91       	pop	r16
  32:	08 95       	ret

Disassembly of section .text._ZN6String7replaceERKS_S1_:

00000000 <_ZN6String7replaceERKS_S1_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	2f 92       	push	r2
{
	free(buffer);
   2:	3f 92       	push	r3
   4:	4f 92       	push	r4
   6:	5f 92       	push	r5
   8:	6f 92       	push	r6
}
   a:	7f 92       	push	r7
   c:	8f 92       	push	r8
   e:	9f 92       	push	r9
  10:	af 92       	push	r10
  12:	bf 92       	push	r11
  14:	cf 92       	push	r12
  16:	df 92       	push	r13
  18:	ef 92       	push	r14
  1a:	ff 92       	push	r15
  1c:	0f 93       	push	r16
  1e:	1f 93       	push	r17
  20:	cf 93       	push	r28
  22:	df 93       	push	r29
  24:	5c 01       	movw	r10, r24
  26:	2b 01       	movw	r4, r22
  28:	4a 01       	movw	r8, r20
  2a:	dc 01       	movw	r26, r24
  2c:	14 96       	adiw	r26, 0x04	; 4
  2e:	0d 91       	ld	r16, X+
  30:	1c 91       	ld	r17, X
  32:	15 97       	sbiw	r26, 0x05	; 5
  34:	01 15       	cp	r16, r1
  36:	11 05       	cpc	r17, r1
  38:	01 f4       	brne	.+0      	; 0x3a <_ZN6String7replaceERKS_S1_+0x3a>
  3a:	00 c0       	rjmp	.+0      	; 0x3c <_ZN6String7replaceERKS_S1_+0x3c>
  3c:	fb 01       	movw	r30, r22
  3e:	c4 80       	ldd	r12, Z+4	; 0x04
  40:	d5 80       	ldd	r13, Z+5	; 0x05
  42:	c1 14       	cp	r12, r1
  44:	d1 04       	cpc	r13, r1
  46:	01 f4       	brne	.+0      	; 0x48 <_ZN6String7replaceERKS_S1_+0x48>
  48:	00 c0       	rjmp	.+0      	; 0x4a <_ZN6String7replaceERKS_S1_+0x4a>
  4a:	da 01       	movw	r26, r20
  4c:	14 96       	adiw	r26, 0x04	; 4
  4e:	6d 90       	ld	r6, X+
  50:	7c 90       	ld	r7, X
  52:	15 97       	sbiw	r26, 0x05	; 5
  54:	6c 18       	sub	r6, r12
  56:	7d 08       	sbc	r7, r13
  58:	fc 01       	movw	r30, r24
  5a:	e0 80       	ld	r14, Z
  5c:	f1 80       	ldd	r15, Z+1	; 0x01
  5e:	61 14       	cp	r6, r1
  60:	71 04       	cpc	r7, r1
  62:	01 f0       	breq	.+0      	; 0x64 <_ZN6String7replaceERKS_S1_+0x64>
  64:	00 c0       	rjmp	.+0      	; 0x66 <_ZN6String7replaceERKS_S1_+0x66>
  66:	d4 01       	movw	r26, r8
  68:	6c 91       	ld	r22, X
  6a:	11 96       	adiw	r26, 0x01	; 1
  6c:	7c 91       	ld	r23, X
  6e:	11 97       	sbiw	r26, 0x01	; 1
  70:	14 96       	adiw	r26, 0x04	; 4
  72:	4d 91       	ld	r20, X+
  74:	5c 91       	ld	r21, X
  76:	15 97       	sbiw	r26, 0x05	; 5
  78:	8c 2f       	mov	r24, r28
  7a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
  7e:	f4 01       	movw	r30, r8
  80:	e4 80       	ldd	r14, Z+4	; 0x04
  82:	f5 80       	ldd	r15, Z+5	; 0x05
  84:	ec 0e       	add	r14, r28
  86:	fd 1e       	adc	r15, r29
  88:	d2 01       	movw	r26, r4
  8a:	6d 91       	ld	r22, X+
  8c:	7c 91       	ld	r23, X
  8e:	c7 01       	movw	r24, r14
  90:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
  94:	ec 01       	movw	r28, r24
  96:	00 97       	sbiw	r24, 0x00	; 0
  98:	01 f4       	brne	.+0      	; 0x9a <_ZN6String7replaceERKS_S1_+0x9a>
  9a:	00 c0       	rjmp	.+0      	; 0x9c <_ZN6String7replaceERKS_S1_+0x9c>
  9c:	77 fe       	sbrs	r7, 7
  9e:	00 c0       	rjmp	.+0      	; 0xa0 <_ZN6String7replaceERKS_S1_+0xa0>
  a0:	67 01       	movw	r12, r14
  a2:	00 c0       	rjmp	.+0      	; 0xa4 <_ZN6String7replaceERKS_S1_+0xa4>
  a4:	fb 01       	movw	r30, r22
  a6:	20 80       	ld	r2, Z
  a8:	31 80       	ldd	r3, Z+1	; 0x01
  aa:	e8 01       	movw	r28, r16
  ac:	00 c0       	rjmp	.+0      	; 0xae <_ZN6String7replaceERKS_S1_+0xae>
  ae:	8e 01       	movw	r16, r28
  b0:	0e 19       	sub	r16, r14
  b2:	1f 09       	sbc	r17, r15
  b4:	c6 01       	movw	r24, r12
  b6:	b7 01       	movw	r22, r14
  b8:	a8 01       	movw	r20, r16
  ba:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
  be:	0c 0d       	add	r16, r12
  c0:	1d 1d       	adc	r17, r13
  c2:	d4 01       	movw	r26, r8
  c4:	6c 91       	ld	r22, X
  c6:	11 96       	adiw	r26, 0x01	; 1
  c8:	7c 91       	ld	r23, X
  ca:	11 97       	sbiw	r26, 0x01	; 1
  cc:	14 96       	adiw	r26, 0x04	; 4
  ce:	4d 91       	ld	r20, X+
  d0:	5c 91       	ld	r21, X
  d2:	15 97       	sbiw	r26, 0x05	; 5
  d4:	c8 01       	movw	r24, r16
  d6:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
  da:	f4 01       	movw	r30, r8
  dc:	c4 80       	ldd	r12, Z+4	; 0x04
  de:	d5 80       	ldd	r13, Z+5	; 0x05
  e0:	c0 0e       	add	r12, r16
  e2:	d1 1e       	adc	r13, r17
  e4:	d2 01       	movw	r26, r4
  e6:	14 96       	adiw	r26, 0x04	; 4
  e8:	ed 90       	ld	r14, X+
  ea:	fc 90       	ld	r15, X
  ec:	15 97       	sbiw	r26, 0x05	; 5
  ee:	ec 0e       	add	r14, r28
  f0:	fd 1e       	adc	r15, r29
  f2:	f5 01       	movw	r30, r10
  f4:	84 81       	ldd	r24, Z+4	; 0x04
  f6:	95 81       	ldd	r25, Z+5	; 0x05
  f8:	86 0d       	add	r24, r6
  fa:	97 1d       	adc	r25, r7
  fc:	95 83       	std	Z+5, r25	; 0x05
  fe:	84 83       	std	Z+4, r24	; 0x04
 100:	d2 01       	movw	r26, r4
 102:	6d 91       	ld	r22, X+
 104:	7c 91       	ld	r23, X
 106:	c7 01       	movw	r24, r14
 108:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 10c:	ec 01       	movw	r28, r24
 10e:	00 97       	sbiw	r24, 0x00	; 0
 110:	01 f4       	brne	.+0      	; 0x112 <_ZN6String7replaceERKS_S1_+0x112>
 112:	c6 01       	movw	r24, r12
 114:	b7 01       	movw	r22, r14
 116:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 11a:	00 c0       	rjmp	.+0      	; 0x11c <_ZN6String7replaceERKS_S1_+0x11c>
 11c:	7b 01       	movw	r14, r22
 11e:	ec 0c       	add	r14, r12
 120:	fd 1c       	adc	r15, r13
 122:	c6 0d       	add	r28, r6
 124:	d7 1d       	adc	r29, r7
 126:	c7 01       	movw	r24, r14
 128:	b1 01       	movw	r22, r2
 12a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 12e:	bc 01       	movw	r22, r24
 130:	00 97       	sbiw	r24, 0x00	; 0
 132:	01 f4       	brne	.+0      	; 0x134 <_ZN6String7replaceERKS_S1_+0x134>
 134:	c0 17       	cp	r28, r16
 136:	d1 07       	cpc	r29, r17
 138:	01 f4       	brne	.+0      	; 0x13a <_ZN6String7replaceERKS_S1_+0x13a>
 13a:	00 c0       	rjmp	.+0      	; 0x13c <_ZN6String7replaceERKS_S1_+0x13c>
 13c:	f5 01       	movw	r30, r10
 13e:	82 81       	ldd	r24, Z+2	; 0x02
 140:	93 81       	ldd	r25, Z+3	; 0x03
 142:	8c 17       	cp	r24, r28
 144:	9d 07       	cpc	r25, r29
 146:	00 f0       	brcs	.+0      	; 0x148 <_ZN6String7replaceERKS_S1_+0x148>
 148:	00 c0       	rjmp	.+0      	; 0x14a <_ZN6String7replaceERKS_S1_+0x14a>
 14a:	c5 01       	movw	r24, r10
 14c:	be 01       	movw	r22, r28
 14e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 152:	88 23       	and	r24, r24
 154:	01 f4       	brne	.+0      	; 0x156 <_ZN6String7replaceERKS_S1_+0x156>
 156:	00 c0       	rjmp	.+0      	; 0x158 <_ZN6String7replaceERKS_S1_+0x158>
 158:	c5 01       	movw	r24, r10
 15a:	b2 01       	movw	r22, r4
 15c:	a9 01       	movw	r20, r18
 15e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 162:	ec 01       	movw	r28, r24
 164:	97 fd       	sbrc	r25, 7
 166:	00 c0       	rjmp	.+0      	; 0x168 <_ZN6String7replaceERKS_S1_+0x168>
 168:	d5 01       	movw	r26, r10
 16a:	6d 91       	ld	r22, X+
 16c:	7c 91       	ld	r23, X
 16e:	11 97       	sbiw	r26, 0x01	; 1
 170:	f2 01       	movw	r30, r4
 172:	84 81       	ldd	r24, Z+4	; 0x04
 174:	95 81       	ldd	r25, Z+5	; 0x05
 176:	8c 0f       	add	r24, r28
 178:	9d 1f       	adc	r25, r29
 17a:	68 0f       	add	r22, r24
 17c:	79 1f       	adc	r23, r25
 17e:	14 96       	adiw	r26, 0x04	; 4
 180:	4d 91       	ld	r20, X+
 182:	5c 91       	ld	r21, X
 184:	15 97       	sbiw	r26, 0x05	; 5
 186:	48 1b       	sub	r20, r24
 188:	59 0b       	sbc	r21, r25
 18a:	cb 01       	movw	r24, r22
 18c:	86 0d       	add	r24, r6
 18e:	97 1d       	adc	r25, r7
 190:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 194:	d5 01       	movw	r26, r10
 196:	14 96       	adiw	r26, 0x04	; 4
 198:	8d 91       	ld	r24, X+
 19a:	9c 91       	ld	r25, X
 19c:	15 97       	sbiw	r26, 0x05	; 5
 19e:	86 0d       	add	r24, r6
 1a0:	97 1d       	adc	r25, r7
 1a2:	15 96       	adiw	r26, 0x05	; 5
 1a4:	9c 93       	st	X, r25
 1a6:	8e 93       	st	-X, r24
 1a8:	14 97       	sbiw	r26, 0x04	; 4
 1aa:	ed 91       	ld	r30, X+
 1ac:	fc 91       	ld	r31, X
 1ae:	11 97       	sbiw	r26, 0x01	; 1
 1b0:	e8 0f       	add	r30, r24
 1b2:	f9 1f       	adc	r31, r25
 1b4:	10 82       	st	Z, r1
 1b6:	2d 91       	ld	r18, X+
 1b8:	3c 91       	ld	r19, X
 1ba:	2c 0f       	add	r18, r28
 1bc:	3d 1f       	adc	r19, r29
 1be:	f4 01       	movw	r30, r8
 1c0:	60 81       	ld	r22, Z
 1c2:	71 81       	ldd	r23, Z+1	; 0x01
 1c4:	44 81       	ldd	r20, Z+4	; 0x04
 1c6:	55 81       	ldd	r21, Z+5	; 0x05
 1c8:	c9 01       	movw	r24, r18
 1ca:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7replaceERKS_S1_>
 1ce:	9e 01       	movw	r18, r28
 1d0:	00 c0       	rjmp	.+0      	; 0x1d2 <_ZN6String7replaceERKS_S1_+0x1d2>
 1d2:	d5 01       	movw	r26, r10
 1d4:	14 96       	adiw	r26, 0x04	; 4
 1d6:	2d 91       	ld	r18, X+
 1d8:	3c 91       	ld	r19, X
 1da:	15 97       	sbiw	r26, 0x05	; 5
 1dc:	21 50       	subi	r18, 0x01	; 1
 1de:	30 40       	sbci	r19, 0x00	; 0
 1e0:	37 ff       	sbrs	r19, 7
 1e2:	00 c0       	rjmp	.+0      	; 0x1e4 <_ZN6String7replaceERKS_S1_+0x1e4>
 1e4:	df 91       	pop	r29
 1e6:	cf 91       	pop	r28
 1e8:	1f 91       	pop	r17
 1ea:	0f 91       	pop	r16
 1ec:	ff 90       	pop	r15
 1ee:	ef 90       	pop	r14
 1f0:	df 90       	pop	r13
 1f2:	cf 90       	pop	r12
 1f4:	bf 90       	pop	r11
 1f6:	af 90       	pop	r10
 1f8:	9f 90       	pop	r9
 1fa:	8f 90       	pop	r8
 1fc:	7f 90       	pop	r7
 1fe:	6f 90       	pop	r6
 200:	5f 90       	pop	r5
 202:	4f 90       	pop	r4
 204:	3f 90       	pop	r3
 206:	2f 90       	pop	r2
 208:	08 95       	ret

Disassembly of section .text._ZN6String7reserveEj:

00000000 <_ZN6String7reserveEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	88 81       	ld	r24, Y
   8:	99 81       	ldd	r25, Y+1	; 0x01
}
   a:	89 2b       	or	r24, r25
   c:	01 f0       	breq	.+0      	; 0xe <_ZN6String7reserveEj+0xe>
   e:	8a 81       	ldd	r24, Y+2	; 0x02
  10:	9b 81       	ldd	r25, Y+3	; 0x03
  12:	86 17       	cp	r24, r22
  14:	97 07       	cpc	r25, r23
  16:	00 f4       	brcc	.+0      	; 0x18 <_ZN6String7reserveEj+0x18>
  18:	ce 01       	movw	r24, r28
  1a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String7reserveEj>
  1e:	88 23       	and	r24, r24
  20:	01 f0       	breq	.+0      	; 0x22 <_ZN6String7reserveEj+0x22>
  22:	8c 81       	ldd	r24, Y+4	; 0x04
  24:	9d 81       	ldd	r25, Y+5	; 0x05
  26:	89 2b       	or	r24, r25
  28:	01 f4       	brne	.+0      	; 0x2a <_ZN6String7reserveEj+0x2a>
  2a:	e8 81       	ld	r30, Y
  2c:	f9 81       	ldd	r31, Y+1	; 0x01
  2e:	10 82       	st	Z, r1
  30:	81 e0       	ldi	r24, 0x01	; 1
  32:	df 91       	pop	r29
  34:	cf 91       	pop	r28
  36:	08 95       	ret

Disassembly of section .text._ZN6String6concatEPKcj:

00000000 <_ZN6String6concatEPKcj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
}
   a:	df 93       	push	r29
   c:	ec 01       	movw	r28, r24
   e:	7b 01       	movw	r14, r22
  10:	6c 81       	ldd	r22, Y+4	; 0x04
  12:	7d 81       	ldd	r23, Y+5	; 0x05
  14:	e1 14       	cp	r14, r1
  16:	f1 04       	cpc	r15, r1
  18:	01 f0       	breq	.+0      	; 0x1a <_ZN6String6concatEPKcj+0x1a>
  1a:	41 15       	cp	r20, r1
  1c:	51 05       	cpc	r21, r1
  1e:	01 f0       	breq	.+0      	; 0x20 <_ZN6String6concatEPKcj+0x20>
  20:	8a 01       	movw	r16, r20
  22:	06 0f       	add	r16, r22
  24:	17 1f       	adc	r17, r23
  26:	b8 01       	movw	r22, r16
  28:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEPKcj>
  2c:	88 23       	and	r24, r24
  2e:	01 f0       	breq	.+0      	; 0x30 <_ZN6String6concatEPKcj+0x30>
  30:	88 81       	ld	r24, Y
  32:	99 81       	ldd	r25, Y+1	; 0x01
  34:	2c 81       	ldd	r18, Y+4	; 0x04
  36:	3d 81       	ldd	r19, Y+5	; 0x05
  38:	82 0f       	add	r24, r18
  3a:	93 1f       	adc	r25, r19
  3c:	b7 01       	movw	r22, r14
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEPKcj>
  42:	1d 83       	std	Y+5, r17	; 0x05
  44:	0c 83       	std	Y+4, r16	; 0x04
  46:	81 e0       	ldi	r24, 0x01	; 1
  48:	00 c0       	rjmp	.+0      	; 0x4a <_ZN6String6concatEPKcj+0x4a>
  4a:	80 e0       	ldi	r24, 0x00	; 0
  4c:	df 91       	pop	r29
  4e:	cf 91       	pop	r28
  50:	1f 91       	pop	r17
  52:	0f 91       	pop	r16
  54:	ff 90       	pop	r15
  56:	ef 90       	pop	r14
  58:	08 95       	ret

Disassembly of section .text._ZN6String6concatEm:

00000000 <_ZN6String6concatEm>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	2b 97       	sbiw	r28, 0x0b	; 11
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	7c 01       	movw	r14, r24
  1e:	cb 01       	movw	r24, r22
  20:	ba 01       	movw	r22, r20
  22:	8e 01       	movw	r16, r28
  24:	0f 5f       	subi	r16, 0xFF	; 255
  26:	1f 4f       	sbci	r17, 0xFF	; 255
  28:	a8 01       	movw	r20, r16
  2a:	2a e0       	ldi	r18, 0x0A	; 10
  2c:	30 e0       	ldi	r19, 0x00	; 0
  2e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEm>
  32:	f8 01       	movw	r30, r16
  34:	01 90       	ld	r0, Z+
  36:	00 20       	and	r0, r0
  38:	01 f4       	brne	.+0      	; 0x3a <_ZN6String6concatEm+0x3a>
  3a:	31 97       	sbiw	r30, 0x01	; 1
  3c:	e0 1b       	sub	r30, r16
  3e:	f1 0b       	sbc	r31, r17
  40:	c7 01       	movw	r24, r14
  42:	b8 01       	movw	r22, r16
  44:	af 01       	movw	r20, r30
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEm>
  4a:	2b 96       	adiw	r28, 0x0b	; 11
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6String6concatEl:

00000000 <_ZN6String6concatEl>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	2c 97       	sbiw	r28, 0x0c	; 12
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	7c 01       	movw	r14, r24
  1e:	cb 01       	movw	r24, r22
  20:	ba 01       	movw	r22, r20
  22:	8e 01       	movw	r16, r28
  24:	0f 5f       	subi	r16, 0xFF	; 255
  26:	1f 4f       	sbci	r17, 0xFF	; 255
  28:	a8 01       	movw	r20, r16
  2a:	2a e0       	ldi	r18, 0x0A	; 10
  2c:	30 e0       	ldi	r19, 0x00	; 0
  2e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEl>
  32:	f8 01       	movw	r30, r16
  34:	01 90       	ld	r0, Z+
  36:	00 20       	and	r0, r0
  38:	01 f4       	brne	.+0      	; 0x3a <_ZN6String6concatEl+0x3a>
  3a:	31 97       	sbiw	r30, 0x01	; 1
  3c:	e0 1b       	sub	r30, r16
  3e:	f1 0b       	sbc	r31, r17
  40:	c7 01       	movw	r24, r14
  42:	b8 01       	movw	r22, r16
  44:	af 01       	movw	r20, r30
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEl>
  4a:	2c 96       	adiw	r28, 0x0c	; 12
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6String6concatEj:

00000000 <_ZN6String6concatEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	00 d0       	rcall	.+0      	; 0xe <_ZN6String6concatEj+0xe>
   e:	00 d0       	rcall	.+0      	; 0x10 <_ZN6String6concatEj+0x10>
  10:	cd b7       	in	r28, 0x3d	; 61
  12:	de b7       	in	r29, 0x3e	; 62
  14:	7c 01       	movw	r14, r24
  16:	cb 01       	movw	r24, r22
  18:	8e 01       	movw	r16, r28
  1a:	0f 5f       	subi	r16, 0xFF	; 255
  1c:	1f 4f       	sbci	r17, 0xFF	; 255
  1e:	b8 01       	movw	r22, r16
  20:	4a e0       	ldi	r20, 0x0A	; 10
  22:	50 e0       	ldi	r21, 0x00	; 0
  24:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEj>
  28:	f8 01       	movw	r30, r16
  2a:	01 90       	ld	r0, Z+
  2c:	00 20       	and	r0, r0
  2e:	01 f4       	brne	.+0      	; 0x30 <_ZN6String6concatEj+0x30>
  30:	31 97       	sbiw	r30, 0x01	; 1
  32:	e0 1b       	sub	r30, r16
  34:	f1 0b       	sbc	r31, r17
  36:	c7 01       	movw	r24, r14
  38:	b8 01       	movw	r22, r16
  3a:	af 01       	movw	r20, r30
  3c:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEj>
  40:	26 96       	adiw	r28, 0x06	; 6
  42:	0f b6       	in	r0, 0x3f	; 63
  44:	f8 94       	cli
  46:	de bf       	out	0x3e, r29	; 62
  48:	0f be       	out	0x3f, r0	; 63
  4a:	cd bf       	out	0x3d, r28	; 61
  4c:	cf 91       	pop	r28
  4e:	df 91       	pop	r29
  50:	1f 91       	pop	r17
  52:	0f 91       	pop	r16
  54:	ff 90       	pop	r15
  56:	ef 90       	pop	r14
  58:	08 95       	ret

Disassembly of section .text._ZN6String6concatEi:

00000000 <_ZN6String6concatEi>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	27 97       	sbiw	r28, 0x07	; 7
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	7c 01       	movw	r14, r24
  1e:	cb 01       	movw	r24, r22
  20:	8e 01       	movw	r16, r28
  22:	0f 5f       	subi	r16, 0xFF	; 255
  24:	1f 4f       	sbci	r17, 0xFF	; 255
  26:	b8 01       	movw	r22, r16
  28:	4a e0       	ldi	r20, 0x0A	; 10
  2a:	50 e0       	ldi	r21, 0x00	; 0
  2c:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEi>
  30:	f8 01       	movw	r30, r16
  32:	01 90       	ld	r0, Z+
  34:	00 20       	and	r0, r0
  36:	01 f4       	brne	.+0      	; 0x38 <_ZN6String6concatEi+0x38>
  38:	31 97       	sbiw	r30, 0x01	; 1
  3a:	e0 1b       	sub	r30, r16
  3c:	f1 0b       	sbc	r31, r17
  3e:	c7 01       	movw	r24, r14
  40:	b8 01       	movw	r22, r16
  42:	af 01       	movw	r20, r30
  44:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEi>
  48:	27 96       	adiw	r28, 0x07	; 7
  4a:	0f b6       	in	r0, 0x3f	; 63
  4c:	f8 94       	cli
  4e:	de bf       	out	0x3e, r29	; 62
  50:	0f be       	out	0x3f, r0	; 63
  52:	cd bf       	out	0x3d, r28	; 61
  54:	cf 91       	pop	r28
  56:	df 91       	pop	r29
  58:	1f 91       	pop	r17
  5a:	0f 91       	pop	r16
  5c:	ff 90       	pop	r15
  5e:	ef 90       	pop	r14
  60:	08 95       	ret

Disassembly of section .text._ZN6String6concatEh:

00000000 <_ZN6String6concatEh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	00 d0       	rcall	.+0      	; 0xe <_ZN6String6concatEh+0xe>
   e:	0f 92       	push	r0
  10:	cd b7       	in	r28, 0x3d	; 61
  12:	de b7       	in	r29, 0x3e	; 62
  14:	7c 01       	movw	r14, r24
  16:	86 2f       	mov	r24, r22
  18:	90 e0       	ldi	r25, 0x00	; 0
  1a:	8e 01       	movw	r16, r28
  1c:	0f 5f       	subi	r16, 0xFF	; 255
  1e:	1f 4f       	sbci	r17, 0xFF	; 255
  20:	b8 01       	movw	r22, r16
  22:	4a e0       	ldi	r20, 0x0A	; 10
  24:	50 e0       	ldi	r21, 0x00	; 0
  26:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEh>
  2a:	f8 01       	movw	r30, r16
  2c:	01 90       	ld	r0, Z+
  2e:	00 20       	and	r0, r0
  30:	01 f4       	brne	.+0      	; 0x32 <_ZN6String6concatEh+0x32>
  32:	31 97       	sbiw	r30, 0x01	; 1
  34:	e0 1b       	sub	r30, r16
  36:	f1 0b       	sbc	r31, r17
  38:	c7 01       	movw	r24, r14
  3a:	b8 01       	movw	r22, r16
  3c:	af 01       	movw	r20, r30
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEh>
  42:	0f 90       	pop	r0
  44:	0f 90       	pop	r0
  46:	0f 90       	pop	r0
  48:	0f 90       	pop	r0
  4a:	cf 91       	pop	r28
  4c:	df 91       	pop	r29
  4e:	1f 91       	pop	r17
  50:	0f 91       	pop	r16
  52:	ff 90       	pop	r15
  54:	ef 90       	pop	r14
  56:	08 95       	ret

Disassembly of section .text._ZN6String6concatEc:

00000000 <_ZN6String6concatEc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	df 93       	push	r29
{
	free(buffer);
   2:	cf 93       	push	r28
   4:	0f 92       	push	r0
   6:	0f 92       	push	r0
   8:	cd b7       	in	r28, 0x3d	; 61
}
   a:	de b7       	in	r29, 0x3e	; 62
   c:	69 83       	std	Y+1, r22	; 0x01
   e:	1a 82       	std	Y+2, r1	; 0x02
  10:	be 01       	movw	r22, r28
  12:	6f 5f       	subi	r22, 0xFF	; 255
  14:	7f 4f       	sbci	r23, 0xFF	; 255
  16:	41 e0       	ldi	r20, 0x01	; 1
  18:	50 e0       	ldi	r21, 0x00	; 0
  1a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEc>
  1e:	0f 90       	pop	r0
  20:	0f 90       	pop	r0
  22:	cf 91       	pop	r28
  24:	df 91       	pop	r29
  26:	08 95       	ret

Disassembly of section .text._ZN6String6concatEPKc:

00000000 <_ZN6String6concatEPKc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	61 15       	cp	r22, r1
{
	free(buffer);
   2:	71 05       	cpc	r23, r1
   4:	01 f4       	brne	.+0      	; 0x6 <_ZN6String6concatEPKc+0x6>
   6:	80 e0       	ldi	r24, 0x00	; 0
   8:	08 95       	ret
}
   a:	db 01       	movw	r26, r22
   c:	0d 90       	ld	r0, X+
   e:	00 20       	and	r0, r0
  10:	01 f4       	brne	.+0      	; 0x12 <_ZN6String6concatEPKc+0x12>
  12:	11 97       	sbiw	r26, 0x01	; 1
  14:	a6 1b       	sub	r26, r22
  16:	b7 0b       	sbc	r27, r23
  18:	ad 01       	movw	r20, r26
  1a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatEPKc>
  1e:	08 95       	ret

Disassembly of section .text._ZN6String6concatERKS_:

00000000 <_ZN6String6concatERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fb 01       	movw	r30, r22
{
	free(buffer);
   2:	60 81       	ld	r22, Z
   4:	71 81       	ldd	r23, Z+1	; 0x01
   6:	44 81       	ldd	r20, Z+4	; 0x04
   8:	55 81       	ldd	r21, Z+5	; 0x05
}
   a:	0e 94 00 00 	call	0	; 0x0 <_ZN6String6concatERKS_>
   e:	08 95       	ret

Disassembly of section .text._ZN6String10invalidateEv:

00000000 <_ZN6String10invalidateEv>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	88 81       	ld	r24, Y
   8:	99 81       	ldd	r25, Y+1	; 0x01
}
   a:	00 97       	sbiw	r24, 0x00	; 0
   c:	01 f0       	breq	.+0      	; 0xe <_ZN6String10invalidateEv+0xe>
   e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String10invalidateEv>
  12:	19 82       	std	Y+1, r1	; 0x01
  14:	18 82       	st	Y, r1
  16:	1d 82       	std	Y+5, r1	; 0x05
  18:	1c 82       	std	Y+4, r1	; 0x04
  1a:	1b 82       	std	Y+3, r1	; 0x03
  1c:	1a 82       	std	Y+2, r1	; 0x02
  1e:	df 91       	pop	r29
  20:	cf 91       	pop	r28
  22:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperm:

00000000 <_ZplRK15StringSumHelperm>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperm>
}
   c:	88 23       	and	r24, r24
   e:	01 f4       	brne	.+0      	; 0x10 <_ZplRK15StringSumHelperm+0x10>
  10:	81 2f       	mov	r24, r17
  12:	90 2f       	mov	r25, r16
  14:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperm>
  18:	81 2f       	mov	r24, r17
  1a:	90 2f       	mov	r25, r16
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperl:

00000000 <_ZplRK15StringSumHelperl>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperl>
}
   c:	88 23       	and	r24, r24
   e:	01 f4       	brne	.+0      	; 0x10 <_ZplRK15StringSumHelperl+0x10>
  10:	81 2f       	mov	r24, r17
  12:	90 2f       	mov	r25, r16
  14:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperl>
  18:	81 2f       	mov	r24, r17
  1a:	90 2f       	mov	r25, r16
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperj:

00000000 <_ZplRK15StringSumHelperj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperj>
}
   c:	88 23       	and	r24, r24
   e:	01 f4       	brne	.+0      	; 0x10 <_ZplRK15StringSumHelperj+0x10>
  10:	81 2f       	mov	r24, r17
  12:	90 2f       	mov	r25, r16
  14:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperj>
  18:	81 2f       	mov	r24, r17
  1a:	90 2f       	mov	r25, r16
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperi:

00000000 <_ZplRK15StringSumHelperi>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperi>
}
   c:	88 23       	and	r24, r24
   e:	01 f4       	brne	.+0      	; 0x10 <_ZplRK15StringSumHelperi+0x10>
  10:	81 2f       	mov	r24, r17
  12:	90 2f       	mov	r25, r16
  14:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperi>
  18:	81 2f       	mov	r24, r17
  1a:	90 2f       	mov	r25, r16
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperh:

00000000 <_ZplRK15StringSumHelperh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperh>
}
   c:	88 23       	and	r24, r24
   e:	01 f4       	brne	.+0      	; 0x10 <_ZplRK15StringSumHelperh+0x10>
  10:	81 2f       	mov	r24, r17
  12:	90 2f       	mov	r25, r16
  14:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperh>
  18:	81 2f       	mov	r24, r17
  1a:	90 2f       	mov	r25, r16
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperc:

00000000 <_ZplRK15StringSumHelperc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperc>
}
   c:	88 23       	and	r24, r24
   e:	01 f4       	brne	.+0      	; 0x10 <_ZplRK15StringSumHelperc+0x10>
  10:	81 2f       	mov	r24, r17
  12:	90 2f       	mov	r25, r16
  14:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperc>
  18:	81 2f       	mov	r24, r17
  1a:	90 2f       	mov	r25, r16
  1c:	1f 91       	pop	r17
  1e:	0f 91       	pop	r16
  20:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperPKc:

00000000 <_ZplRK15StringSumHelperPKc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	61 15       	cp	r22, r1
}
   a:	71 05       	cpc	r23, r1
   c:	01 f0       	breq	.+0      	; 0xe <_ZplRK15StringSumHelperPKc+0xe>
   e:	db 01       	movw	r26, r22
  10:	0d 90       	ld	r0, X+
  12:	00 20       	and	r0, r0
  14:	01 f4       	brne	.+0      	; 0x16 <_ZplRK15StringSumHelperPKc+0x16>
  16:	11 97       	sbiw	r26, 0x01	; 1
  18:	a6 1b       	sub	r26, r22
  1a:	b7 0b       	sbc	r27, r23
  1c:	ad 01       	movw	r20, r26
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperPKc>
  22:	88 23       	and	r24, r24
  24:	01 f4       	brne	.+0      	; 0x26 <_ZplRK15StringSumHelperPKc+0x26>
  26:	81 2f       	mov	r24, r17
  28:	90 2f       	mov	r25, r16
  2a:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperPKc>
  2e:	81 2f       	mov	r24, r17
  30:	90 2f       	mov	r25, r16
  32:	1f 91       	pop	r17
  34:	0f 91       	pop	r16
  36:	08 95       	ret

Disassembly of section .text._ZplRK15StringSumHelperRK6String:

00000000 <_ZplRK15StringSumHelperRK6String>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	fb 01       	movw	r30, r22
}
   a:	60 81       	ld	r22, Z
   c:	71 81       	ldd	r23, Z+1	; 0x01
   e:	44 81       	ldd	r20, Z+4	; 0x04
  10:	55 81       	ldd	r21, Z+5	; 0x05
  12:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperRK6String>
  16:	88 23       	and	r24, r24
  18:	01 f4       	brne	.+0      	; 0x1a <_ZplRK15StringSumHelperRK6String+0x1a>
  1a:	81 2f       	mov	r24, r17
  1c:	90 2f       	mov	r25, r16
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZplRK15StringSumHelperRK6String>
  22:	81 2f       	mov	r24, r17
  24:	90 2f       	mov	r25, r16
  26:	1f 91       	pop	r17
  28:	0f 91       	pop	r16
  2a:	08 95       	ret

Disassembly of section .text._ZN6String4copyEPKcj:

00000000 <_ZN6String4copyEPKcj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	cf 93       	push	r28
}
   a:	df 93       	push	r29
   c:	ec 01       	movw	r28, r24
   e:	7b 01       	movw	r14, r22
  10:	8a 01       	movw	r16, r20
  12:	ba 01       	movw	r22, r20
  14:	0e 94 00 00 	call	0	; 0x0 <_ZN6String4copyEPKcj>
  18:	88 23       	and	r24, r24
  1a:	01 f4       	brne	.+0      	; 0x1c <_ZN6String4copyEPKcj+0x1c>
  1c:	ce 01       	movw	r24, r28
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String4copyEPKcj>
  22:	00 c0       	rjmp	.+0      	; 0x24 <_ZN6String4copyEPKcj+0x24>
  24:	1d 83       	std	Y+5, r17	; 0x05
  26:	0c 83       	std	Y+4, r16	; 0x04
  28:	88 81       	ld	r24, Y
  2a:	99 81       	ldd	r25, Y+1	; 0x01
  2c:	b7 01       	movw	r22, r14
  2e:	0e 94 00 00 	call	0	; 0x0 <_ZN6String4copyEPKcj>
  32:	ce 01       	movw	r24, r28
  34:	df 91       	pop	r29
  36:	cf 91       	pop	r28
  38:	1f 91       	pop	r17
  3a:	0f 91       	pop	r16
  3c:	ff 90       	pop	r15
  3e:	ef 90       	pop	r14
  40:	08 95       	ret

Disassembly of section .text._ZN6StringC1EPKc:

00000000 <_ZN6StringC1EPKc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	19 82       	std	Y+1, r1	; 0x01
   8:	18 82       	st	Y, r1
}
   a:	1b 82       	std	Y+3, r1	; 0x03
   c:	1a 82       	std	Y+2, r1	; 0x02
   e:	1d 82       	std	Y+5, r1	; 0x05
  10:	1c 82       	std	Y+4, r1	; 0x04
  12:	1e 82       	std	Y+6, r1	; 0x06
  14:	61 15       	cp	r22, r1
  16:	71 05       	cpc	r23, r1
  18:	01 f0       	breq	.+0      	; 0x1a <_ZN6StringC1EPKc+0x1a>
  1a:	db 01       	movw	r26, r22
  1c:	0d 90       	ld	r0, X+
  1e:	00 20       	and	r0, r0
  20:	01 f4       	brne	.+0      	; 0x22 <_ZN6StringC1EPKc+0x22>
  22:	11 97       	sbiw	r26, 0x01	; 1
  24:	a6 1b       	sub	r26, r22
  26:	b7 0b       	sbc	r27, r23
  28:	ad 01       	movw	r20, r26
  2a:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1EPKc>
  2e:	df 91       	pop	r29
  30:	cf 91       	pop	r28
  32:	08 95       	ret

Disassembly of section .text._ZN6StringC2EPKc:

00000000 <_ZN6StringC2EPKc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	19 82       	std	Y+1, r1	; 0x01
   8:	18 82       	st	Y, r1
}
   a:	1b 82       	std	Y+3, r1	; 0x03
   c:	1a 82       	std	Y+2, r1	; 0x02
   e:	1d 82       	std	Y+5, r1	; 0x05
  10:	1c 82       	std	Y+4, r1	; 0x04
  12:	1e 82       	std	Y+6, r1	; 0x06
  14:	61 15       	cp	r22, r1
  16:	71 05       	cpc	r23, r1
  18:	01 f0       	breq	.+0      	; 0x1a <_ZN6StringC2EPKc+0x1a>
  1a:	db 01       	movw	r26, r22
  1c:	0d 90       	ld	r0, X+
  1e:	00 20       	and	r0, r0
  20:	01 f4       	brne	.+0      	; 0x22 <_ZN6StringC2EPKc+0x22>
  22:	11 97       	sbiw	r26, 0x01	; 1
  24:	a6 1b       	sub	r26, r22
  26:	b7 0b       	sbc	r27, r23
  28:	ad 01       	movw	r20, r26
  2a:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2EPKc>
  2e:	df 91       	pop	r29
  30:	cf 91       	pop	r28
  32:	08 95       	ret

Disassembly of section .text._ZN6StringaSEPKc:

00000000 <_ZN6StringaSEPKc>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	18 2f       	mov	r17, r24
   6:	09 2f       	mov	r16, r25
   8:	61 15       	cp	r22, r1
}
   a:	71 05       	cpc	r23, r1
   c:	01 f0       	breq	.+0      	; 0xe <_ZN6StringaSEPKc+0xe>
   e:	db 01       	movw	r26, r22
  10:	0d 90       	ld	r0, X+
  12:	00 20       	and	r0, r0
  14:	01 f4       	brne	.+0      	; 0x16 <_ZN6StringaSEPKc+0x16>
  16:	11 97       	sbiw	r26, 0x01	; 1
  18:	a6 1b       	sub	r26, r22
  1a:	b7 0b       	sbc	r27, r23
  1c:	ad 01       	movw	r20, r26
  1e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringaSEPKc>
  22:	00 c0       	rjmp	.+0      	; 0x24 <_ZN6StringaSEPKc+0x24>
  24:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringaSEPKc>
  28:	81 2f       	mov	r24, r17
  2a:	90 2f       	mov	r25, r16
  2c:	1f 91       	pop	r17
  2e:	0f 91       	pop	r16
  30:	08 95       	ret

Disassembly of section .text._ZN6StringC1Emh:

00000000 <_ZN6StringC1Emh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	a1 97       	sbiw	r28, 0x21	; 33
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	fc 01       	movw	r30, r24
  20:	11 82       	std	Z+1, r1	; 0x01
  22:	10 82       	st	Z, r1
  24:	13 82       	std	Z+3, r1	; 0x03
  26:	12 82       	std	Z+2, r1	; 0x02
  28:	15 82       	std	Z+5, r1	; 0x05
  2a:	14 82       	std	Z+4, r1	; 0x04
  2c:	16 82       	std	Z+6, r1	; 0x06
  2e:	cb 01       	movw	r24, r22
  30:	ba 01       	movw	r22, r20
  32:	7e 01       	movw	r14, r28
  34:	08 94       	sec
  36:	e1 1c       	adc	r14, r1
  38:	f1 1c       	adc	r15, r1
  3a:	a7 01       	movw	r20, r14
  3c:	30 e0       	ldi	r19, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Emh>
  42:	c8 01       	movw	r24, r16
  44:	b7 01       	movw	r22, r14
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Emh>
  4a:	a1 96       	adiw	r28, 0x21	; 33
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6StringC2Emh:

00000000 <_ZN6StringC2Emh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	a1 97       	sbiw	r28, 0x21	; 33
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	fc 01       	movw	r30, r24
  20:	11 82       	std	Z+1, r1	; 0x01
  22:	10 82       	st	Z, r1
  24:	13 82       	std	Z+3, r1	; 0x03
  26:	12 82       	std	Z+2, r1	; 0x02
  28:	15 82       	std	Z+5, r1	; 0x05
  2a:	14 82       	std	Z+4, r1	; 0x04
  2c:	16 82       	std	Z+6, r1	; 0x06
  2e:	cb 01       	movw	r24, r22
  30:	ba 01       	movw	r22, r20
  32:	7e 01       	movw	r14, r28
  34:	08 94       	sec
  36:	e1 1c       	adc	r14, r1
  38:	f1 1c       	adc	r15, r1
  3a:	a7 01       	movw	r20, r14
  3c:	30 e0       	ldi	r19, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Emh>
  42:	c8 01       	movw	r24, r16
  44:	b7 01       	movw	r22, r14
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Emh>
  4a:	a1 96       	adiw	r28, 0x21	; 33
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6StringC1Elh:

00000000 <_ZN6StringC1Elh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	a2 97       	sbiw	r28, 0x22	; 34
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	fc 01       	movw	r30, r24
  20:	11 82       	std	Z+1, r1	; 0x01
  22:	10 82       	st	Z, r1
  24:	13 82       	std	Z+3, r1	; 0x03
  26:	12 82       	std	Z+2, r1	; 0x02
  28:	15 82       	std	Z+5, r1	; 0x05
  2a:	14 82       	std	Z+4, r1	; 0x04
  2c:	16 82       	std	Z+6, r1	; 0x06
  2e:	cb 01       	movw	r24, r22
  30:	ba 01       	movw	r22, r20
  32:	7e 01       	movw	r14, r28
  34:	08 94       	sec
  36:	e1 1c       	adc	r14, r1
  38:	f1 1c       	adc	r15, r1
  3a:	a7 01       	movw	r20, r14
  3c:	30 e0       	ldi	r19, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Elh>
  42:	c8 01       	movw	r24, r16
  44:	b7 01       	movw	r22, r14
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Elh>
  4a:	a2 96       	adiw	r28, 0x22	; 34
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6StringC2Elh:

00000000 <_ZN6StringC2Elh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	a2 97       	sbiw	r28, 0x22	; 34
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	fc 01       	movw	r30, r24
  20:	11 82       	std	Z+1, r1	; 0x01
  22:	10 82       	st	Z, r1
  24:	13 82       	std	Z+3, r1	; 0x03
  26:	12 82       	std	Z+2, r1	; 0x02
  28:	15 82       	std	Z+5, r1	; 0x05
  2a:	14 82       	std	Z+4, r1	; 0x04
  2c:	16 82       	std	Z+6, r1	; 0x06
  2e:	cb 01       	movw	r24, r22
  30:	ba 01       	movw	r22, r20
  32:	7e 01       	movw	r14, r28
  34:	08 94       	sec
  36:	e1 1c       	adc	r14, r1
  38:	f1 1c       	adc	r15, r1
  3a:	a7 01       	movw	r20, r14
  3c:	30 e0       	ldi	r19, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Elh>
  42:	c8 01       	movw	r24, r16
  44:	b7 01       	movw	r22, r14
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Elh>
  4a:	a2 96       	adiw	r28, 0x22	; 34
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6StringC1Ejh:

00000000 <_ZN6StringC1Ejh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	61 97       	sbiw	r28, 0x11	; 17
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	cb 01       	movw	r24, r22
  20:	f8 01       	movw	r30, r16
  22:	11 82       	std	Z+1, r1	; 0x01
  24:	10 82       	st	Z, r1
  26:	13 82       	std	Z+3, r1	; 0x03
  28:	12 82       	std	Z+2, r1	; 0x02
  2a:	15 82       	std	Z+5, r1	; 0x05
  2c:	14 82       	std	Z+4, r1	; 0x04
  2e:	16 82       	std	Z+6, r1	; 0x06
  30:	7e 01       	movw	r14, r28
  32:	08 94       	sec
  34:	e1 1c       	adc	r14, r1
  36:	f1 1c       	adc	r15, r1
  38:	b7 01       	movw	r22, r14
  3a:	50 e0       	ldi	r21, 0x00	; 0
  3c:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Ejh>
  40:	c8 01       	movw	r24, r16
  42:	b7 01       	movw	r22, r14
  44:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Ejh>
  48:	61 96       	adiw	r28, 0x11	; 17
  4a:	0f b6       	in	r0, 0x3f	; 63
  4c:	f8 94       	cli
  4e:	de bf       	out	0x3e, r29	; 62
  50:	0f be       	out	0x3f, r0	; 63
  52:	cd bf       	out	0x3d, r28	; 61
  54:	cf 91       	pop	r28
  56:	df 91       	pop	r29
  58:	1f 91       	pop	r17
  5a:	0f 91       	pop	r16
  5c:	ff 90       	pop	r15
  5e:	ef 90       	pop	r14
  60:	08 95       	ret

Disassembly of section .text._ZN6StringC2Ejh:

00000000 <_ZN6StringC2Ejh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	61 97       	sbiw	r28, 0x11	; 17
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	cb 01       	movw	r24, r22
  20:	f8 01       	movw	r30, r16
  22:	11 82       	std	Z+1, r1	; 0x01
  24:	10 82       	st	Z, r1
  26:	13 82       	std	Z+3, r1	; 0x03
  28:	12 82       	std	Z+2, r1	; 0x02
  2a:	15 82       	std	Z+5, r1	; 0x05
  2c:	14 82       	std	Z+4, r1	; 0x04
  2e:	16 82       	std	Z+6, r1	; 0x06
  30:	7e 01       	movw	r14, r28
  32:	08 94       	sec
  34:	e1 1c       	adc	r14, r1
  36:	f1 1c       	adc	r15, r1
  38:	b7 01       	movw	r22, r14
  3a:	50 e0       	ldi	r21, 0x00	; 0
  3c:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Ejh>
  40:	c8 01       	movw	r24, r16
  42:	b7 01       	movw	r22, r14
  44:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Ejh>
  48:	61 96       	adiw	r28, 0x11	; 17
  4a:	0f b6       	in	r0, 0x3f	; 63
  4c:	f8 94       	cli
  4e:	de bf       	out	0x3e, r29	; 62
  50:	0f be       	out	0x3f, r0	; 63
  52:	cd bf       	out	0x3d, r28	; 61
  54:	cf 91       	pop	r28
  56:	df 91       	pop	r29
  58:	1f 91       	pop	r17
  5a:	0f 91       	pop	r16
  5c:	ff 90       	pop	r15
  5e:	ef 90       	pop	r14
  60:	08 95       	ret

Disassembly of section .text._ZN6StringC1Eih:

00000000 <_ZN6StringC1Eih>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	62 97       	sbiw	r28, 0x12	; 18
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	cb 01       	movw	r24, r22
  20:	f8 01       	movw	r30, r16
  22:	11 82       	std	Z+1, r1	; 0x01
  24:	10 82       	st	Z, r1
  26:	13 82       	std	Z+3, r1	; 0x03
  28:	12 82       	std	Z+2, r1	; 0x02
  2a:	15 82       	std	Z+5, r1	; 0x05
  2c:	14 82       	std	Z+4, r1	; 0x04
  2e:	16 82       	std	Z+6, r1	; 0x06
  30:	7e 01       	movw	r14, r28
  32:	08 94       	sec
  34:	e1 1c       	adc	r14, r1
  36:	f1 1c       	adc	r15, r1
  38:	b7 01       	movw	r22, r14
  3a:	50 e0       	ldi	r21, 0x00	; 0
  3c:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Eih>
  40:	c8 01       	movw	r24, r16
  42:	b7 01       	movw	r22, r14
  44:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Eih>
  48:	62 96       	adiw	r28, 0x12	; 18
  4a:	0f b6       	in	r0, 0x3f	; 63
  4c:	f8 94       	cli
  4e:	de bf       	out	0x3e, r29	; 62
  50:	0f be       	out	0x3f, r0	; 63
  52:	cd bf       	out	0x3d, r28	; 61
  54:	cf 91       	pop	r28
  56:	df 91       	pop	r29
  58:	1f 91       	pop	r17
  5a:	0f 91       	pop	r16
  5c:	ff 90       	pop	r15
  5e:	ef 90       	pop	r14
  60:	08 95       	ret

Disassembly of section .text._ZN6StringC2Eih:

00000000 <_ZN6StringC2Eih>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	62 97       	sbiw	r28, 0x12	; 18
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	cb 01       	movw	r24, r22
  20:	f8 01       	movw	r30, r16
  22:	11 82       	std	Z+1, r1	; 0x01
  24:	10 82       	st	Z, r1
  26:	13 82       	std	Z+3, r1	; 0x03
  28:	12 82       	std	Z+2, r1	; 0x02
  2a:	15 82       	std	Z+5, r1	; 0x05
  2c:	14 82       	std	Z+4, r1	; 0x04
  2e:	16 82       	std	Z+6, r1	; 0x06
  30:	7e 01       	movw	r14, r28
  32:	08 94       	sec
  34:	e1 1c       	adc	r14, r1
  36:	f1 1c       	adc	r15, r1
  38:	b7 01       	movw	r22, r14
  3a:	50 e0       	ldi	r21, 0x00	; 0
  3c:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Eih>
  40:	c8 01       	movw	r24, r16
  42:	b7 01       	movw	r22, r14
  44:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Eih>
  48:	62 96       	adiw	r28, 0x12	; 18
  4a:	0f b6       	in	r0, 0x3f	; 63
  4c:	f8 94       	cli
  4e:	de bf       	out	0x3e, r29	; 62
  50:	0f be       	out	0x3f, r0	; 63
  52:	cd bf       	out	0x3d, r28	; 61
  54:	cf 91       	pop	r28
  56:	df 91       	pop	r29
  58:	1f 91       	pop	r17
  5a:	0f 91       	pop	r16
  5c:	ff 90       	pop	r15
  5e:	ef 90       	pop	r14
  60:	08 95       	ret

Disassembly of section .text._ZN6StringC1Ehh:

00000000 <_ZN6StringC1Ehh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	29 97       	sbiw	r28, 0x09	; 9
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	86 2f       	mov	r24, r22
  20:	f8 01       	movw	r30, r16
  22:	11 82       	std	Z+1, r1	; 0x01
  24:	10 82       	st	Z, r1
  26:	13 82       	std	Z+3, r1	; 0x03
  28:	12 82       	std	Z+2, r1	; 0x02
  2a:	15 82       	std	Z+5, r1	; 0x05
  2c:	14 82       	std	Z+4, r1	; 0x04
  2e:	16 82       	std	Z+6, r1	; 0x06
  30:	90 e0       	ldi	r25, 0x00	; 0
  32:	7e 01       	movw	r14, r28
  34:	08 94       	sec
  36:	e1 1c       	adc	r14, r1
  38:	f1 1c       	adc	r15, r1
  3a:	b7 01       	movw	r22, r14
  3c:	50 e0       	ldi	r21, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Ehh>
  42:	c8 01       	movw	r24, r16
  44:	b7 01       	movw	r22, r14
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Ehh>
  4a:	29 96       	adiw	r28, 0x09	; 9
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6StringC2Ehh:

00000000 <_ZN6StringC2Ehh>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	ef 92       	push	r14
{
	free(buffer);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
   8:	df 93       	push	r29
}
   a:	cf 93       	push	r28
   c:	cd b7       	in	r28, 0x3d	; 61
   e:	de b7       	in	r29, 0x3e	; 62
  10:	29 97       	sbiw	r28, 0x09	; 9
  12:	0f b6       	in	r0, 0x3f	; 63
  14:	f8 94       	cli
  16:	de bf       	out	0x3e, r29	; 62
  18:	0f be       	out	0x3f, r0	; 63
  1a:	cd bf       	out	0x3d, r28	; 61
  1c:	8c 01       	movw	r16, r24
  1e:	86 2f       	mov	r24, r22
  20:	f8 01       	movw	r30, r16
  22:	11 82       	std	Z+1, r1	; 0x01
  24:	10 82       	st	Z, r1
  26:	13 82       	std	Z+3, r1	; 0x03
  28:	12 82       	std	Z+2, r1	; 0x02
  2a:	15 82       	std	Z+5, r1	; 0x05
  2c:	14 82       	std	Z+4, r1	; 0x04
  2e:	16 82       	std	Z+6, r1	; 0x06
  30:	90 e0       	ldi	r25, 0x00	; 0
  32:	7e 01       	movw	r14, r28
  34:	08 94       	sec
  36:	e1 1c       	adc	r14, r1
  38:	f1 1c       	adc	r15, r1
  3a:	b7 01       	movw	r22, r14
  3c:	50 e0       	ldi	r21, 0x00	; 0
  3e:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Ehh>
  42:	c8 01       	movw	r24, r16
  44:	b7 01       	movw	r22, r14
  46:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Ehh>
  4a:	29 96       	adiw	r28, 0x09	; 9
  4c:	0f b6       	in	r0, 0x3f	; 63
  4e:	f8 94       	cli
  50:	de bf       	out	0x3e, r29	; 62
  52:	0f be       	out	0x3f, r0	; 63
  54:	cd bf       	out	0x3d, r28	; 61
  56:	cf 91       	pop	r28
  58:	df 91       	pop	r29
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	ff 90       	pop	r15
  60:	ef 90       	pop	r14
  62:	08 95       	ret

Disassembly of section .text._ZN6StringC1Ec:

00000000 <_ZN6StringC1Ec>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	df 93       	push	r29
{
	free(buffer);
   2:	cf 93       	push	r28
   4:	0f 92       	push	r0
   6:	0f 92       	push	r0
   8:	cd b7       	in	r28, 0x3d	; 61
}
   a:	de b7       	in	r29, 0x3e	; 62
   c:	fc 01       	movw	r30, r24
   e:	11 82       	std	Z+1, r1	; 0x01
  10:	10 82       	st	Z, r1
  12:	13 82       	std	Z+3, r1	; 0x03
  14:	12 82       	std	Z+2, r1	; 0x02
  16:	15 82       	std	Z+5, r1	; 0x05
  18:	14 82       	std	Z+4, r1	; 0x04
  1a:	16 82       	std	Z+6, r1	; 0x06
  1c:	69 83       	std	Y+1, r22	; 0x01
  1e:	1a 82       	std	Y+2, r1	; 0x02
  20:	be 01       	movw	r22, r28
  22:	6f 5f       	subi	r22, 0xFF	; 255
  24:	7f 4f       	sbci	r23, 0xFF	; 255
  26:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1Ec>
  2a:	0f 90       	pop	r0
  2c:	0f 90       	pop	r0
  2e:	cf 91       	pop	r28
  30:	df 91       	pop	r29
  32:	08 95       	ret

Disassembly of section .text._ZN6StringC2Ec:

00000000 <_ZN6StringC2Ec>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	df 93       	push	r29
{
	free(buffer);
   2:	cf 93       	push	r28
   4:	0f 92       	push	r0
   6:	0f 92       	push	r0
   8:	cd b7       	in	r28, 0x3d	; 61
}
   a:	de b7       	in	r29, 0x3e	; 62
   c:	fc 01       	movw	r30, r24
   e:	11 82       	std	Z+1, r1	; 0x01
  10:	10 82       	st	Z, r1
  12:	13 82       	std	Z+3, r1	; 0x03
  14:	12 82       	std	Z+2, r1	; 0x02
  16:	15 82       	std	Z+5, r1	; 0x05
  18:	14 82       	std	Z+4, r1	; 0x04
  1a:	16 82       	std	Z+6, r1	; 0x06
  1c:	69 83       	std	Y+1, r22	; 0x01
  1e:	1a 82       	std	Y+2, r1	; 0x02
  20:	be 01       	movw	r22, r28
  22:	6f 5f       	subi	r22, 0xFF	; 255
  24:	7f 4f       	sbci	r23, 0xFF	; 255
  26:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2Ec>
  2a:	0f 90       	pop	r0
  2c:	0f 90       	pop	r0
  2e:	cf 91       	pop	r28
  30:	df 91       	pop	r29
  32:	08 95       	ret

Disassembly of section .text._ZNK6String9substringEjj:

00000000 <_ZNK6String9substringEjj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	bf 92       	push	r11
{
	free(buffer);
   2:	cf 92       	push	r12
   4:	df 92       	push	r13
   6:	ef 92       	push	r14
   8:	ff 92       	push	r15
}
   a:	0f 93       	push	r16
   c:	1f 93       	push	r17
   e:	cf 93       	push	r28
  10:	df 93       	push	r29
  12:	08 2f       	mov	r16, r24
  14:	b9 2e       	mov	r11, r25
  16:	6b 01       	movw	r12, r22
  18:	7a 01       	movw	r14, r20
  1a:	e9 01       	movw	r28, r18
  1c:	24 17       	cp	r18, r20
  1e:	35 07       	cpc	r19, r21
  20:	00 f4       	brcc	.+0      	; 0x22 <_ZNK6String9substringEjj+0x22>
  22:	ea 01       	movw	r28, r20
  24:	79 01       	movw	r14, r18
  26:	80 2f       	mov	r24, r16
  28:	9b 2d       	mov	r25, r11
  2a:	60 e0       	ldi	r22, 0x00	; 0
  2c:	70 e0       	ldi	r23, 0x00	; 0
  2e:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String9substringEjj>
  32:	d6 01       	movw	r26, r12
  34:	14 96       	adiw	r26, 0x04	; 4
  36:	8d 91       	ld	r24, X+
  38:	9c 91       	ld	r25, X
  3a:	15 97       	sbiw	r26, 0x05	; 5
  3c:	8e 15       	cp	r24, r14
  3e:	9f 05       	cpc	r25, r15
  40:	00 f0       	brcs	.+0      	; 0x42 <_ZNK6String9substringEjj+0x42>
  42:	8c 17       	cp	r24, r28
  44:	9d 07       	cpc	r25, r29
  46:	00 f4       	brcc	.+0      	; 0x48 <_ZNK6String9substringEjj+0x48>
  48:	ec 01       	movw	r28, r24
  4a:	d6 01       	movw	r26, r12
  4c:	ed 91       	ld	r30, X+
  4e:	fc 91       	ld	r31, X
  50:	11 97       	sbiw	r26, 0x01	; 1
  52:	ec 0f       	add	r30, r28
  54:	fd 1f       	adc	r31, r29
  56:	10 81       	ld	r17, Z
  58:	10 82       	st	Z, r1
  5a:	6d 91       	ld	r22, X+
  5c:	7c 91       	ld	r23, X
  5e:	6e 0d       	add	r22, r14
  60:	7f 1d       	adc	r23, r15
  62:	80 2f       	mov	r24, r16
  64:	9b 2d       	mov	r25, r11
  66:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String9substringEjj>
  6a:	d6 01       	movw	r26, r12
  6c:	ed 91       	ld	r30, X+
  6e:	fc 91       	ld	r31, X
  70:	ec 0f       	add	r30, r28
  72:	fd 1f       	adc	r31, r29
  74:	10 83       	st	Z, r17
  76:	80 2f       	mov	r24, r16
  78:	9b 2d       	mov	r25, r11
  7a:	df 91       	pop	r29
  7c:	cf 91       	pop	r28
  7e:	1f 91       	pop	r17
  80:	0f 91       	pop	r16
  82:	ff 90       	pop	r15
  84:	ef 90       	pop	r14
  86:	df 90       	pop	r13
  88:	cf 90       	pop	r12
  8a:	bf 90       	pop	r11
  8c:	08 95       	ret

Disassembly of section .text._ZNK6String9substringEj:

00000000 <_ZNK6String9substringEj>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	0f 93       	push	r16
{
	free(buffer);
   2:	1f 93       	push	r17
   4:	8c 01       	movw	r16, r24
   6:	fb 01       	movw	r30, r22
   8:	24 81       	ldd	r18, Z+4	; 0x04
}
   a:	35 81       	ldd	r19, Z+5	; 0x05
   c:	0e 94 00 00 	call	0	; 0x0 <_ZNK6String9substringEj>
  10:	c8 01       	movw	r24, r16
  12:	1f 91       	pop	r17
  14:	0f 91       	pop	r16
  16:	08 95       	ret

Disassembly of section .text._ZN6StringaSERKS_:

00000000 <_ZN6StringaSERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	cf 93       	push	r28
{
	free(buffer);
   2:	df 93       	push	r29
   4:	ec 01       	movw	r28, r24
   6:	fb 01       	movw	r30, r22
   8:	86 17       	cp	r24, r22
}
   a:	97 07       	cpc	r25, r23
   c:	01 f0       	breq	.+0      	; 0xe <_ZN6StringaSERKS_+0xe>
   e:	60 81       	ld	r22, Z
  10:	71 81       	ldd	r23, Z+1	; 0x01
  12:	61 15       	cp	r22, r1
  14:	71 05       	cpc	r23, r1
  16:	01 f0       	breq	.+0      	; 0x18 <_ZN6StringaSERKS_+0x18>
  18:	44 81       	ldd	r20, Z+4	; 0x04
  1a:	55 81       	ldd	r21, Z+5	; 0x05
  1c:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringaSERKS_>
  20:	00 c0       	rjmp	.+0      	; 0x22 <_ZN6StringaSERKS_+0x22>
  22:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringaSERKS_>
  26:	ce 01       	movw	r24, r28
  28:	df 91       	pop	r29
  2a:	cf 91       	pop	r28
  2c:	08 95       	ret

Disassembly of section .text._ZN6StringC1ERKS_:

00000000 <_ZN6StringC1ERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	11 82       	std	Z+1, r1	; 0x01
   4:	10 82       	st	Z, r1
   6:	13 82       	std	Z+3, r1	; 0x03
   8:	12 82       	std	Z+2, r1	; 0x02
}
   a:	15 82       	std	Z+5, r1	; 0x05
   c:	14 82       	std	Z+4, r1	; 0x04
   e:	16 82       	std	Z+6, r1	; 0x06
  10:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC1ERKS_>
  14:	08 95       	ret

Disassembly of section .text._ZN6StringC2ERKS_:

00000000 <_ZN6StringC2ERKS_>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	11 82       	std	Z+1, r1	; 0x01
   4:	10 82       	st	Z, r1
   6:	13 82       	std	Z+3, r1	; 0x03
   8:	12 82       	std	Z+2, r1	; 0x02
}
   a:	15 82       	std	Z+5, r1	; 0x05
   c:	14 82       	std	Z+4, r1	; 0x04
   e:	16 82       	std	Z+6, r1	; 0x06
  10:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringC2ERKS_>
  14:	08 95       	ret

Disassembly of section .text._ZN6StringD1Ev:

00000000 <_ZN6StringD1Ev>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	80 81       	ld	r24, Z
   4:	91 81       	ldd	r25, Z+1	; 0x01
   6:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringD1Ev>
}
   a:	08 95       	ret

Disassembly of section .text._ZN6StringD2Ev:

00000000 <_ZN6StringD2Ev>:
	char buf[33];
	ultoa(value, buf, base);
	*this = buf;
}

String::~String()
   0:	fc 01       	movw	r30, r24
{
	free(buffer);
   2:	80 81       	ld	r24, Z
   4:	91 81       	ldd	r25, Z+1	; 0x01
   6:	0e 94 00 00 	call	0	; 0x0 <_ZN6StringD2Ev>
}
   a:	08 95       	ret

main.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000005f4  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000ca9  00000000  00000000  00000628  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.main    0000001e  00000000  00000000  000012d1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.main:

00000000 <main>:
#include <Arduino.h>

int main(void)
   0:	cf 93       	push	r28
   2:	df 93       	push	r29
{
	init();
   4:	0e 94 00 00 	call	0	; 0x0 <main>

#if defined(USBCON)
	USB.attach();
#endif
	
	setup();
   8:	0e 94 00 00 	call	0	; 0x0 <main>
    
	for (;;) {
		loop();
		if (serialEventRun) serialEventRun();
   c:	c0 e0       	ldi	r28, 0x00	; 0
   e:	d0 e0       	ldi	r29, 0x00	; 0
#endif
	
	setup();
    
	for (;;) {
		loop();
  10:	0e 94 00 00 	call	0	; 0x0 <main>
		if (serialEventRun) serialEventRun();
  14:	20 97       	sbiw	r28, 0x00	; 0
  16:	01 f0       	breq	.+0      	; 0x18 <main+0x18>
  18:	0e 94 00 00 	call	0	; 0x0 <main>
  1c:	00 c0       	rjmp	.+0      	; 0x1e <__zero_reg__+0x1d>

new.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000300  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      0000055a  00000000  00000000  00000334  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.__cxa_guard_acquire 00000014  00000000  00000000  0000088e  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.__cxa_guard_release 00000008  00000000  00000000  000008a2  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  7 .text.__cxa_guard_abort 00000002  00000000  00000000  000008aa  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  8 .text.__cxa_pure_virtual 00000002  00000000  00000000  000008ac  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  9 .text._ZdlPv  00000006  00000000  00000000  000008ae  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text._Znwj   00000006  00000000  00000000  000008b4  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.__cxa_guard_acquire:

00000000 <__cxa_guard_acquire>:
#include <new.h>

void * operator new(size_t size)
{
  return malloc(size);
   0:	fc 01       	movw	r30, r24
   2:	20 e0       	ldi	r18, 0x00	; 0
}
   4:	30 e0       	ldi	r19, 0x00	; 0
   6:	80 81       	ld	r24, Z
   8:	88 23       	and	r24, r24
   a:	01 f4       	brne	.+0      	; 0xc <__cxa_guard_acquire+0xc>
   c:	21 e0       	ldi	r18, 0x01	; 1
   e:	30 e0       	ldi	r19, 0x00	; 0
  10:	c9 01       	movw	r24, r18
  12:	08 95       	ret

Disassembly of section .text.__cxa_guard_release:

00000000 <__cxa_guard_release>:
#include <new.h>

void * operator new(size_t size)
{
  return malloc(size);
   0:	fc 01       	movw	r30, r24
   2:	81 e0       	ldi	r24, 0x01	; 1
}
   4:	80 83       	st	Z, r24
   6:	08 95       	ret

Disassembly of section .text.__cxa_guard_abort:

00000000 <__cxa_guard_abort>:
#include <new.h>

void * operator new(size_t size)
{
  return malloc(size);
   0:	08 95       	ret

Disassembly of section .text.__cxa_pure_virtual:

00000000 <__cxa_pure_virtual>:
   0:	08 95       	ret

Disassembly of section .text._ZdlPv:

00000000 <_ZdlPv>:
   0:	0e 94 00 00 	call	0	; 0x0 <_ZdlPv>
}
   4:	08 95       	ret

Disassembly of section .text._Znwj:

00000000 <_Znwj>:
#include <new.h>

void * operator new(size_t size)
{
  return malloc(size);
   0:	0e 94 00 00 	call	0	; 0x0 <_Znwj>
}
   4:	08 95       	ret

wiring.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000a20  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000eed  00000000  00000000  00000a54  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.__vector_23 00000090  00000000  00000000  00001941  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.millis  0000001c  00000000  00000000  000019d1  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.micros  0000004c  00000000  00000000  000019ed  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.delay   0000004c  00000000  00000000  00001a39  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .text.delayMicroseconds 00000014  00000000  00000000  00001a85  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
 10 .text.init    000000c4  00000000  00000000  00001a99  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 11 .bss.timer0_overflow_count 00000004  00000000  00000000  00001b5d  2**0
                  ALLOC
 12 .bss.timer0_millis 00000004  00000000  00000000  00001b5d  2**0
                  ALLOC
 13 .bss.timer0_fract 00000001  00000000  00000000  00001b5d  2**0
                  ALLOC

Disassembly of section .text.__vector_23:

00000000 <__vector_23>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	1f 92       	push	r1
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
   2:	0f 92       	push	r0
   4:	0f b6       	in	r0, 0x3f	; 63
   6:	0f 92       	push	r0
	sbi(TCCR0A, WGM00);
   8:	11 24       	eor	r1, r1
   a:	2f 93       	push	r18
   c:	3f 93       	push	r19
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
   e:	8f 93       	push	r24
  10:	9f 93       	push	r25
  12:	af 93       	push	r26
	sbi(TCCR0B, CS00);
  14:	bf 93       	push	r27
  16:	80 91 00 00 	lds	r24, 0x0000

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
  1a:	90 91 00 00 	lds	r25, 0x0000
  1e:	a0 91 00 00 	lds	r26, 0x0000
  22:	b0 91 00 00 	lds	r27, 0x0000
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
  26:	30 91 00 00 	lds	r19, 0x0000

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
  2a:	01 96       	adiw	r24, 0x01	; 1
  2c:	a1 1d       	adc	r26, r1
  2e:	b1 1d       	adc	r27, r1
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
  30:	23 2f       	mov	r18, r19
  32:	2d 5f       	subi	r18, 0xFD	; 253
  34:	2d 37       	cpi	r18, 0x7D	; 125
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
  36:	00 f0       	brcs	.+0      	; 0x38 <__vector_23+0x38>
  38:	2d 57       	subi	r18, 0x7D	; 125
  3a:	01 96       	adiw	r24, 0x01	; 1
  3c:	a1 1d       	adc	r26, r1
  3e:	b1 1d       	adc	r27, r1

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
  40:	20 93 00 00 	sts	0x0000, r18
  44:	80 93 00 00 	sts	0x0000, r24
  48:	90 93 00 00 	sts	0x0000, r25

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
  4c:	a0 93 00 00 	sts	0x0000, r26
  50:	b0 93 00 00 	sts	0x0000, r27
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
  54:	80 91 00 00 	lds	r24, 0x0000
  58:	90 91 00 00 	lds	r25, 0x0000
  5c:	a0 91 00 00 	lds	r26, 0x0000
	sbi(TCCR3B, CS30);
  60:	b0 91 00 00 	lds	r27, 0x0000
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
  64:	01 96       	adiw	r24, 0x01	; 1
  66:	a1 1d       	adc	r26, r1
  68:	b1 1d       	adc	r27, r1
  6a:	80 93 00 00 	sts	0x0000, r24
#endif
	
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
  6e:	90 93 00 00 	sts	0x0000, r25
  72:	a0 93 00 00 	sts	0x0000, r26
  76:	b0 93 00 00 	sts	0x0000, r27
	sbi(TCCR4B, CS40);
  7a:	bf 91       	pop	r27
  7c:	af 91       	pop	r26
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
  7e:	9f 91       	pop	r25
  80:	8f 91       	pop	r24
  82:	3f 91       	pop	r19
  84:	2f 91       	pop	r18
  86:	0f 90       	pop	r0
#endif

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
  88:	0f be       	out	0x3f, r0	; 63
  8a:	0f 90       	pop	r0
  8c:	1f 90       	pop	r1
  8e:	18 95       	reti

Disassembly of section .text.millis:

00000000 <millis>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	8f b7       	in	r24, 0x3f	; 63
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
   2:	f8 94       	cli
   4:	20 91 00 00 	lds	r18, 0x0000
	sbi(TCCR0A, WGM00);
   8:	30 91 00 00 	lds	r19, 0x0000
   c:	40 91 00 00 	lds	r20, 0x0000
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
  10:	50 91 00 00 	lds	r21, 0x0000
	sbi(TCCR0B, CS00);
  14:	8f bf       	out	0x3f, r24	; 63
  16:	b9 01       	movw	r22, r18
  18:	ca 01       	movw	r24, r20

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
  1a:	08 95       	ret

Disassembly of section .text.micros:

00000000 <micros>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	9f b7       	in	r25, 0x3f	; 63
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
   2:	f8 94       	cli
   4:	20 91 00 00 	lds	r18, 0x0000
	sbi(TCCR0A, WGM00);
   8:	30 91 00 00 	lds	r19, 0x0000
   c:	40 91 00 00 	lds	r20, 0x0000
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
  10:	50 91 00 00 	lds	r21, 0x0000
	sbi(TCCR0B, CS00);
  14:	86 b5       	in	r24, 0x26	; 38
  16:	a8 9b       	sbis	0x15, 0	; 21
  18:	00 c0       	rjmp	.+0      	; 0x1a <micros+0x1a>

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
  1a:	8f 3f       	cpi	r24, 0xFF	; 255
  1c:	01 f0       	breq	.+0      	; 0x1e <micros+0x1e>
  1e:	2f 5f       	subi	r18, 0xFF	; 255
  20:	3f 4f       	sbci	r19, 0xFF	; 255
  22:	4f 4f       	sbci	r20, 0xFF	; 255
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
  24:	5f 4f       	sbci	r21, 0xFF	; 255
  26:	9f bf       	out	0x3f, r25	; 63
  28:	54 2f       	mov	r21, r20

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
  2a:	43 2f       	mov	r20, r19
  2c:	32 2f       	mov	r19, r18
  2e:	22 27       	eor	r18, r18
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
  30:	28 0f       	add	r18, r24
  32:	31 1d       	adc	r19, r1
  34:	41 1d       	adc	r20, r1
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
  36:	51 1d       	adc	r21, r1
  38:	82 e0       	ldi	r24, 0x02	; 2
  3a:	22 0f       	add	r18, r18
  3c:	33 1f       	adc	r19, r19
  3e:	44 1f       	adc	r20, r20

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
  40:	55 1f       	adc	r21, r21
  42:	8a 95       	dec	r24
  44:	01 f4       	brne	.+0      	; 0x46 <micros+0x46>
  46:	b9 01       	movw	r22, r18
  48:	ca 01       	movw	r24, r20

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
  4a:	08 95       	ret

Disassembly of section .text.delay:

00000000 <delay>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	ef 92       	push	r14
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
   2:	ff 92       	push	r15
   4:	0f 93       	push	r16
   6:	1f 93       	push	r17
	sbi(TCCR0A, WGM00);
   8:	cf 93       	push	r28
   a:	df 93       	push	r29
   c:	7b 01       	movw	r14, r22
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
   e:	8c 01       	movw	r16, r24
  10:	0e 94 00 00 	call	0	; 0x0 <delay>
	sbi(TCCR0B, CS00);
  14:	eb 01       	movw	r28, r22
  16:	00 c0       	rjmp	.+0      	; 0x18 <delay+0x18>
  18:	0e 94 00 00 	call	0	; 0x0 <delay>

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
  1c:	6c 1b       	sub	r22, r28
  1e:	7d 0b       	sbc	r23, r29
  20:	68 5e       	subi	r22, 0xE8	; 232
  22:	73 40       	sbci	r23, 0x03	; 3
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
  24:	00 f0       	brcs	.+0      	; 0x26 <delay+0x26>
  26:	08 94       	sec
  28:	e1 08       	sbc	r14, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
  2a:	f1 08       	sbc	r15, r1
  2c:	01 09       	sbc	r16, r1
  2e:	11 09       	sbc	r17, r1
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
  30:	c8 51       	subi	r28, 0x18	; 24
  32:	dc 4f       	sbci	r29, 0xFC	; 252
  34:	e1 14       	cp	r14, r1
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
  36:	f1 04       	cpc	r15, r1
  38:	01 05       	cpc	r16, r1
  3a:	11 05       	cpc	r17, r1
  3c:	01 f4       	brne	.+0      	; 0x3e <delay+0x3e>
  3e:	df 91       	pop	r29

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
  40:	cf 91       	pop	r28
  42:	1f 91       	pop	r17
  44:	0f 91       	pop	r16
  46:	ff 90       	pop	r15
  48:	ef 90       	pop	r14

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
  4a:	08 95       	ret

Disassembly of section .text.delayMicroseconds:

00000000 <delayMicroseconds>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	01 97       	sbiw	r24, 0x01	; 1
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
   2:	01 f0       	breq	.+0      	; 0x4 <delayMicroseconds+0x4>
   4:	88 0f       	add	r24, r24
   6:	99 1f       	adc	r25, r25
	sbi(TCCR0A, WGM00);
   8:	88 0f       	add	r24, r24
   a:	99 1f       	adc	r25, r25
   c:	02 97       	sbiw	r24, 0x02	; 2
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
   e:	01 97       	sbiw	r24, 0x01	; 1
  10:	01 f4       	brne	.+0      	; 0x12 <delayMicroseconds+0x12>
  12:	08 95       	ret

Disassembly of section .text.init:

00000000 <init>:

void init()
{
	// this needs to be called before setup() or some functions won't
	// work there
	sei();
   0:	78 94       	sei
	
	// on the ATmega168, timer 0 is also used for fast hardware pwm
	// (using phase-correct PWM would mean that timer 0 overflowed half as often
	// resulting in different millis() behavior on the ATmega8 and ATmega168)
#if defined(TCCR0A) && defined(WGM01)
	sbi(TCCR0A, WGM01);
   2:	84 b5       	in	r24, 0x24	; 36
   4:	82 60       	ori	r24, 0x02	; 2
   6:	84 bd       	out	0x24, r24	; 36
	sbi(TCCR0A, WGM00);
   8:	84 b5       	in	r24, 0x24	; 36
   a:	81 60       	ori	r24, 0x01	; 1
   c:	84 bd       	out	0x24, r24	; 36
	// this combination is for the standard atmega8
	sbi(TCCR0, CS01);
	sbi(TCCR0, CS00);
#elif defined(TCCR0B) && defined(CS01) && defined(CS00)
	// this combination is for the standard 168/328/1280/2560
	sbi(TCCR0B, CS01);
   e:	85 b5       	in	r24, 0x25	; 37
  10:	82 60       	ori	r24, 0x02	; 2
  12:	85 bd       	out	0x25, r24	; 37
	sbi(TCCR0B, CS00);
  14:	85 b5       	in	r24, 0x25	; 37
  16:	81 60       	ori	r24, 0x01	; 1
  18:	85 bd       	out	0x25, r24	; 37

	// enable timer 0 overflow interrupt
#if defined(TIMSK) && defined(TOIE0)
	sbi(TIMSK, TOIE0);
#elif defined(TIMSK0) && defined(TOIE0)
	sbi(TIMSK0, TOIE0);
  1a:	ee e6       	ldi	r30, 0x6E	; 110
  1c:	f0 e0       	ldi	r31, 0x00	; 0
  1e:	80 81       	ld	r24, Z
  20:	81 60       	ori	r24, 0x01	; 1
  22:	80 83       	st	Z, r24
	// this is better for motors as it ensures an even waveform
	// note, however, that fast pwm mode can achieve a frequency of up
	// 8 MHz (with a 16 MHz clock) at 50% duty cycle

#if defined(TCCR1B) && defined(CS11) && defined(CS10)
	TCCR1B = 0;
  24:	e1 e8       	ldi	r30, 0x81	; 129
  26:	f0 e0       	ldi	r31, 0x00	; 0
  28:	10 82       	st	Z, r1

	// set timer 1 prescale factor to 64
	sbi(TCCR1B, CS11);
  2a:	80 81       	ld	r24, Z
  2c:	82 60       	ori	r24, 0x02	; 2
  2e:	80 83       	st	Z, r24
#if F_CPU >= 8000000L
	sbi(TCCR1B, CS10);
  30:	80 81       	ld	r24, Z
  32:	81 60       	ori	r24, 0x01	; 1
  34:	80 83       	st	Z, r24
	sbi(TCCR1, CS10);
#endif
#endif
	// put timer 1 in 8-bit phase correct pwm mode
#if defined(TCCR1A) && defined(WGM10)
	sbi(TCCR1A, WGM10);
  36:	e0 e8       	ldi	r30, 0x80	; 128
  38:	f0 e0       	ldi	r31, 0x00	; 0
  3a:	80 81       	ld	r24, Z
  3c:	81 60       	ori	r24, 0x01	; 1
  3e:	80 83       	st	Z, r24

	// set timer 2 prescale factor to 64
#if defined(TCCR2) && defined(CS22)
	sbi(TCCR2, CS22);
#elif defined(TCCR2B) && defined(CS22)
	sbi(TCCR2B, CS22);
  40:	e1 eb       	ldi	r30, 0xB1	; 177
  42:	f0 e0       	ldi	r31, 0x00	; 0
  44:	80 81       	ld	r24, Z
  46:	84 60       	ori	r24, 0x04	; 4
  48:	80 83       	st	Z, r24

	// configure timer 2 for phase correct pwm (8-bit)
#if defined(TCCR2) && defined(WGM20)
	sbi(TCCR2, WGM20);
#elif defined(TCCR2A) && defined(WGM20)
	sbi(TCCR2A, WGM20);
  4a:	e0 eb       	ldi	r30, 0xB0	; 176
  4c:	f0 e0       	ldi	r31, 0x00	; 0
  4e:	80 81       	ld	r24, Z
  50:	81 60       	ori	r24, 0x01	; 1
  52:	80 83       	st	Z, r24
#else
	#warning Timer 2 not finished (may not be present on this CPU)
#endif

#if defined(TCCR3B) && defined(CS31) && defined(WGM30)
	sbi(TCCR3B, CS31);		// set timer 3 prescale factor to 64
  54:	e1 e9       	ldi	r30, 0x91	; 145
  56:	f0 e0       	ldi	r31, 0x00	; 0
  58:	80 81       	ld	r24, Z
  5a:	82 60       	ori	r24, 0x02	; 2
  5c:	80 83       	st	Z, r24
	sbi(TCCR3B, CS30);
  5e:	80 81       	ld	r24, Z
  60:	81 60       	ori	r24, 0x01	; 1
  62:	80 83       	st	Z, r24
	sbi(TCCR3A, WGM30);		// put timer 3 in 8-bit phase correct pwm mode
  64:	e0 e9       	ldi	r30, 0x90	; 144
  66:	f0 e0       	ldi	r31, 0x00	; 0
  68:	80 81       	ld	r24, Z
  6a:	81 60       	ori	r24, 0x01	; 1
  6c:	80 83       	st	Z, r24
#endif
	
#if defined(TCCR4B) && defined(CS41) && defined(WGM40)
	sbi(TCCR4B, CS41);		// set timer 4 prescale factor to 64
  6e:	e1 ea       	ldi	r30, 0xA1	; 161
  70:	f0 e0       	ldi	r31, 0x00	; 0
  72:	80 81       	ld	r24, Z
  74:	82 60       	ori	r24, 0x02	; 2
  76:	80 83       	st	Z, r24
	sbi(TCCR4B, CS40);
  78:	80 81       	ld	r24, Z
  7a:	81 60       	ori	r24, 0x01	; 1
  7c:	80 83       	st	Z, r24
	sbi(TCCR4A, WGM40);		// put timer 4 in 8-bit phase correct pwm mode
  7e:	e0 ea       	ldi	r30, 0xA0	; 160
  80:	f0 e0       	ldi	r31, 0x00	; 0
  82:	80 81       	ld	r24, Z
  84:	81 60       	ori	r24, 0x01	; 1
  86:	80 83       	st	Z, r24
#endif

#if defined(TCCR5B) && defined(CS51) && defined(WGM50)
	sbi(TCCR5B, CS51);		// set timer 5 prescale factor to 64
  88:	e1 e2       	ldi	r30, 0x21	; 33
  8a:	f1 e0       	ldi	r31, 0x01	; 1
  8c:	80 81       	ld	r24, Z
  8e:	82 60       	ori	r24, 0x02	; 2
  90:	80 83       	st	Z, r24
	sbi(TCCR5B, CS50);
  92:	80 81       	ld	r24, Z
  94:	81 60       	ori	r24, 0x01	; 1
  96:	80 83       	st	Z, r24
	sbi(TCCR5A, WGM50);		// put timer 5 in 8-bit phase correct pwm mode
  98:	e0 e2       	ldi	r30, 0x20	; 32
  9a:	f1 e0       	ldi	r31, 0x01	; 1
  9c:	80 81       	ld	r24, Z
  9e:	81 60       	ori	r24, 0x01	; 1
  a0:	80 83       	st	Z, r24
#if defined(ADCSRA)
	// set a2d prescale factor to 128
	// 16 MHz / 128 = 125 KHz, inside the desired 50-200 KHz range.
	// XXX: this will not work properly for other clock speeds, and
	// this code should use F_CPU to determine the prescale factor.
	sbi(ADCSRA, ADPS2);
  a2:	ea e7       	ldi	r30, 0x7A	; 122
  a4:	f0 e0       	ldi	r31, 0x00	; 0
  a6:	80 81       	ld	r24, Z
  a8:	84 60       	ori	r24, 0x04	; 4
  aa:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS1);
  ac:	80 81       	ld	r24, Z
  ae:	82 60       	ori	r24, 0x02	; 2
  b0:	80 83       	st	Z, r24
	sbi(ADCSRA, ADPS0);
  b2:	80 81       	ld	r24, Z
  b4:	81 60       	ori	r24, 0x01	; 1
  b6:	80 83       	st	Z, r24

	// enable a2d conversions
	sbi(ADCSRA, ADEN);
  b8:	80 81       	ld	r24, Z
  ba:	80 68       	ori	r24, 0x80	; 128
  bc:	80 83       	st	Z, r24
	// here so they can be used as normal digital i/o; they will be
	// reconnected in Serial.begin()
#if defined(UCSRB)
	UCSRB = 0;
#elif defined(UCSR0B)
	UCSR0B = 0;
  be:	10 92 c1 00 	sts	0x00C1, r1
#endif
}
  c2:	08 95       	ret

wiring_analog.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         000008d0  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000e8c  00000000  00000000  00000904  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.analogReference 00000006  00000000  00000000  00001790  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.analogRead 00000068  00000000  00000000  00001796  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.analogWrite 000001b6  00000000  00000000  000017fe  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .data.analog_reference 00000001  00000000  00000000  000019b4  2**0
                  CONTENTS, ALLOC, LOAD, DATA

Disassembly of section .text.analogReference:

00000000 <analogReference>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
   0:	80 93 00 00 	sts	0x0000, r24
   4:	08 95       	ret

Disassembly of section .text.analogRead:

00000000 <analogRead>:
   0:	38 2f       	mov	r19, r24
   2:	86 33       	cpi	r24, 0x36	; 54
   4:	00 f0       	brcs	.+0      	; 0x6 <analogRead+0x6>
   6:	36 53       	subi	r19, 0x36	; 54
   8:	20 91 7b 00 	lds	r18, 0x007B
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
   c:	83 2f       	mov	r24, r19
   e:	86 95       	lsr	r24
	if (val == 0)
  10:	86 95       	lsr	r24
  12:	86 95       	lsr	r24
  14:	90 e0       	ldi	r25, 0x00	; 0
	{
		digitalWrite(pin, LOW);
	}
	else if (val == 255)
  16:	81 70       	andi	r24, 0x01	; 1
  18:	90 70       	andi	r25, 0x00	; 0
  1a:	43 e0       	ldi	r20, 0x03	; 3
  1c:	88 0f       	add	r24, r24
	{
		digitalWrite(pin, HIGH);
	}
	else
	{
		switch(digitalPinToTimer(pin))
  1e:	99 1f       	adc	r25, r25
  20:	4a 95       	dec	r20
  22:	01 f4       	brne	.+0      	; 0x24 <analogRead+0x24>
  24:	27 7f       	andi	r18, 0xF7	; 247
  26:	28 2b       	or	r18, r24
  28:	20 93 7b 00 	sts	0x007B, r18
  2c:	37 70       	andi	r19, 0x07	; 7
  2e:	80 91 00 00 	lds	r24, 0x0000
  32:	82 95       	swap	r24
  34:	88 0f       	add	r24, r24
  36:	88 0f       	add	r24, r24
  38:	80 7c       	andi	r24, 0xC0	; 192
  3a:	83 2b       	or	r24, r19
  3c:	80 93 7c 00 	sts	0x007C, r24
  40:	80 91 7a 00 	lds	r24, 0x007A
  44:	80 64       	ori	r24, 0x40	; 64
  46:	80 93 7a 00 	sts	0x007A, r24
  4a:	80 91 7a 00 	lds	r24, 0x007A
  4e:	86 fd       	sbrc	r24, 6
  50:	00 c0       	rjmp	.+0      	; 0x52 <analogRead+0x52>
  52:	20 91 78 00 	lds	r18, 0x0078
  56:	40 91 79 00 	lds	r20, 0x0079
  5a:	94 2f       	mov	r25, r20
  5c:	80 e0       	ldi	r24, 0x00	; 0
  5e:	30 e0       	ldi	r19, 0x00	; 0
  60:	28 2b       	or	r18, r24
  62:	39 2b       	or	r19, r25
  64:	c9 01       	movw	r24, r18
  66:	08 95       	ret

Disassembly of section .text.analogWrite:

00000000 <analogWrite>:
// Right now, PWM output only works on the pins with
// hardware support.  These are defined in the appropriate
// pins_*.c file.  For the rest of the pins, we default
// to digital output.
void analogWrite(uint8_t pin, int val)
{
   0:	1f 93       	push	r17
   2:	cf 93       	push	r28
   4:	df 93       	push	r29
   6:	18 2f       	mov	r17, r24
   8:	eb 01       	movw	r28, r22
	// We need to make sure the PWM output is enabled for those pins
	// that support it, as we turn it off when digitally reading or
	// writing with them.  Also, make sure the pin is in output mode
	// for consistenty with Wiring, which doesn't require a pinMode
	// call for the analog output pins.
	pinMode(pin, OUTPUT);
   a:	61 e0       	ldi	r22, 0x01	; 1
   c:	0e 94 00 00 	call	0	; 0x0 <analogWrite>
	if (val == 0)
  10:	20 97       	sbiw	r28, 0x00	; 0
  12:	01 f4       	brne	.+0      	; 0x14 <analogWrite+0x14>
  14:	00 c0       	rjmp	.+0      	; 0x16 <analogWrite+0x16>
	{
		digitalWrite(pin, LOW);
	}
	else if (val == 255)
  16:	cf 3f       	cpi	r28, 0xFF	; 255
  18:	d1 05       	cpc	r29, r1
  1a:	01 f4       	brne	.+0      	; 0x1c <analogWrite+0x1c>
  1c:	00 c0       	rjmp	.+0      	; 0x1e <analogWrite+0x1e>
	{
		digitalWrite(pin, HIGH);
	}
	else
	{
		switch(digitalPinToTimer(pin))
  1e:	e1 2f       	mov	r30, r17
  20:	f0 e0       	ldi	r31, 0x00	; 0
  22:	e0 50       	subi	r30, 0x00	; 0
  24:	f0 40       	sbci	r31, 0x00	; 0
  26:	84 91       	lpm	r24, Z+
  28:	89 30       	cpi	r24, 0x09	; 9
  2a:	01 f4       	brne	.+0      	; 0x2c <analogWrite+0x2c>
  2c:	00 c0       	rjmp	.+0      	; 0x2e <analogWrite+0x2e>
  2e:	8a 30       	cpi	r24, 0x0A	; 10
  30:	00 f4       	brcc	.+0      	; 0x32 <analogWrite+0x32>
  32:	84 30       	cpi	r24, 0x04	; 4
  34:	01 f0       	breq	.+0      	; 0x36 <analogWrite+0x36>
  36:	85 30       	cpi	r24, 0x05	; 5
  38:	00 f4       	brcc	.+0      	; 0x3a <analogWrite+0x3a>
  3a:	82 30       	cpi	r24, 0x02	; 2
  3c:	01 f0       	breq	.+0      	; 0x3e <analogWrite+0x3e>
  3e:	83 30       	cpi	r24, 0x03	; 3
  40:	00 f4       	brcc	.+0      	; 0x42 <analogWrite+0x42>
  42:	81 30       	cpi	r24, 0x01	; 1
  44:	01 f0       	breq	.+0      	; 0x46 <analogWrite+0x46>
  46:	00 c0       	rjmp	.+0      	; 0x48 <analogWrite+0x48>
  48:	00 c0       	rjmp	.+0      	; 0x4a <analogWrite+0x4a>
  4a:	87 30       	cpi	r24, 0x07	; 7
  4c:	01 f4       	brne	.+0      	; 0x4e <analogWrite+0x4e>
  4e:	00 c0       	rjmp	.+0      	; 0x50 <analogWrite+0x50>
  50:	88 30       	cpi	r24, 0x08	; 8
  52:	00 f0       	brcs	.+0      	; 0x54 <analogWrite+0x54>
  54:	00 c0       	rjmp	.+0      	; 0x56 <analogWrite+0x56>
  56:	86 30       	cpi	r24, 0x06	; 6
  58:	01 f0       	breq	.+0      	; 0x5a <analogWrite+0x5a>
  5a:	00 c0       	rjmp	.+0      	; 0x5c <analogWrite+0x5c>
  5c:	00 c0       	rjmp	.+0      	; 0x5e <analogWrite+0x5e>
  5e:	8d 30       	cpi	r24, 0x0D	; 13
  60:	01 f4       	brne	.+0      	; 0x62 <analogWrite+0x62>
  62:	00 c0       	rjmp	.+0      	; 0x64 <analogWrite+0x64>
  64:	8e 30       	cpi	r24, 0x0E	; 14
  66:	00 f4       	brcc	.+0      	; 0x68 <analogWrite+0x68>
  68:	8b 30       	cpi	r24, 0x0B	; 11
  6a:	01 f4       	brne	.+0      	; 0x6c <analogWrite+0x6c>
  6c:	00 c0       	rjmp	.+0      	; 0x6e <analogWrite+0x6e>
  6e:	8c 30       	cpi	r24, 0x0C	; 12
  70:	00 f0       	brcs	.+0      	; 0x72 <analogWrite+0x72>
  72:	00 c0       	rjmp	.+0      	; 0x74 <analogWrite+0x74>
  74:	00 c0       	rjmp	.+0      	; 0x76 <analogWrite+0x76>
  76:	80 31       	cpi	r24, 0x10	; 16
  78:	01 f4       	brne	.+0      	; 0x7a <analogWrite+0x7a>
  7a:	00 c0       	rjmp	.+0      	; 0x7c <analogWrite+0x7c>
  7c:	81 31       	cpi	r24, 0x11	; 17
  7e:	01 f4       	brne	.+0      	; 0x80 <analogWrite+0x80>
  80:	00 c0       	rjmp	.+0      	; 0x82 <analogWrite+0x82>
  82:	8f 30       	cpi	r24, 0x0F	; 15
  84:	01 f0       	breq	.+0      	; 0x86 <analogWrite+0x86>
  86:	00 c0       	rjmp	.+0      	; 0x88 <analogWrite+0x88>
  88:	00 c0       	rjmp	.+0      	; 0x8a <analogWrite+0x8a>
			#endif

			#if defined(TCCR0A) && defined(COM0A1)
			case TIMER0A:
				// connect pwm to pin on timer 0, channel A
				sbi(TCCR0A, COM0A1);
  8a:	84 b5       	in	r24, 0x24	; 36
  8c:	80 68       	ori	r24, 0x80	; 128
  8e:	84 bd       	out	0x24, r24	; 36
				OCR0A = val; // set pwm duty
  90:	c7 bd       	out	0x27, r28	; 39
  92:	00 c0       	rjmp	.+0      	; 0x94 <analogWrite+0x94>
			#endif

			#if defined(TCCR0A) && defined(COM0B1)
			case TIMER0B:
				// connect pwm to pin on timer 0, channel B
				sbi(TCCR0A, COM0B1);
  94:	84 b5       	in	r24, 0x24	; 36
  96:	80 62       	ori	r24, 0x20	; 32
  98:	84 bd       	out	0x24, r24	; 36
				OCR0B = val; // set pwm duty
  9a:	c8 bd       	out	0x28, r28	; 40
  9c:	00 c0       	rjmp	.+0      	; 0x9e <analogWrite+0x9e>
			#endif

			#if defined(TCCR1A) && defined(COM1A1)
			case TIMER1A:
				// connect pwm to pin on timer 1, channel A
				sbi(TCCR1A, COM1A1);
  9e:	80 91 80 00 	lds	r24, 0x0080
  a2:	80 68       	ori	r24, 0x80	; 128
  a4:	80 93 80 00 	sts	0x0080, r24
				OCR1A = val; // set pwm duty
  a8:	d0 93 89 00 	sts	0x0089, r29
  ac:	c0 93 88 00 	sts	0x0088, r28
  b0:	00 c0       	rjmp	.+0      	; 0xb2 <analogWrite+0xb2>
			#endif

			#if defined(TCCR1A) && defined(COM1B1)
			case TIMER1B:
				// connect pwm to pin on timer 1, channel B
				sbi(TCCR1A, COM1B1);
  b2:	80 91 80 00 	lds	r24, 0x0080
  b6:	80 62       	ori	r24, 0x20	; 32
  b8:	80 93 80 00 	sts	0x0080, r24
				OCR1B = val; // set pwm duty
  bc:	d0 93 8b 00 	sts	0x008B, r29
  c0:	c0 93 8a 00 	sts	0x008A, r28
  c4:	00 c0       	rjmp	.+0      	; 0xc6 <analogWrite+0xc6>
			#endif

			#if defined(TCCR2A) && defined(COM2A1)
			case TIMER2A:
				// connect pwm to pin on timer 2, channel A
				sbi(TCCR2A, COM2A1);
  c6:	80 91 b0 00 	lds	r24, 0x00B0
  ca:	80 68       	ori	r24, 0x80	; 128
  cc:	80 93 b0 00 	sts	0x00B0, r24
				OCR2A = val; // set pwm duty
  d0:	c0 93 b3 00 	sts	0x00B3, r28
  d4:	00 c0       	rjmp	.+0      	; 0xd6 <analogWrite+0xd6>
			#endif

			#if defined(TCCR2A) && defined(COM2B1)
			case TIMER2B:
				// connect pwm to pin on timer 2, channel B
				sbi(TCCR2A, COM2B1);
  d6:	80 91 b0 00 	lds	r24, 0x00B0
  da:	80 62       	ori	r24, 0x20	; 32
  dc:	80 93 b0 00 	sts	0x00B0, r24
				OCR2B = val; // set pwm duty
  e0:	c0 93 b4 00 	sts	0x00B4, r28
  e4:	00 c0       	rjmp	.+0      	; 0xe6 <analogWrite+0xe6>
			#endif

			#if defined(TCCR3A) && defined(COM3A1)
			case TIMER3A:
				// connect pwm to pin on timer 3, channel A
				sbi(TCCR3A, COM3A1);
  e6:	80 91 90 00 	lds	r24, 0x0090
  ea:	80 68       	ori	r24, 0x80	; 128
  ec:	80 93 90 00 	sts	0x0090, r24
				OCR3A = val; // set pwm duty
  f0:	d0 93 99 00 	sts	0x0099, r29
  f4:	c0 93 98 00 	sts	0x0098, r28
  f8:	00 c0       	rjmp	.+0      	; 0xfa <analogWrite+0xfa>
			#endif

			#if defined(TCCR3A) && defined(COM3B1)
			case TIMER3B:
				// connect pwm to pin on timer 3, channel B
				sbi(TCCR3A, COM3B1);
  fa:	80 91 90 00 	lds	r24, 0x0090
  fe:	80 62       	ori	r24, 0x20	; 32
 100:	80 93 90 00 	sts	0x0090, r24
				OCR3B = val; // set pwm duty
 104:	d0 93 9b 00 	sts	0x009B, r29
 108:	c0 93 9a 00 	sts	0x009A, r28
 10c:	00 c0       	rjmp	.+0      	; 0x10e <analogWrite+0x10e>
			#endif

			#if defined(TCCR3A) && defined(COM3C1)
			case TIMER3C:
				// connect pwm to pin on timer 3, channel C
				sbi(TCCR3A, COM3C1);
 10e:	80 91 90 00 	lds	r24, 0x0090
 112:	88 60       	ori	r24, 0x08	; 8
 114:	80 93 90 00 	sts	0x0090, r24
				OCR3C = val; // set pwm duty
 118:	d0 93 9d 00 	sts	0x009D, r29
 11c:	c0 93 9c 00 	sts	0x009C, r28
 120:	00 c0       	rjmp	.+0      	; 0x122 <analogWrite+0x122>
			#endif

			#if defined(TCCR4A) && defined(COM4A1)
			case TIMER4A:
				// connect pwm to pin on timer 4, channel A
				sbi(TCCR4A, COM4A1);
 122:	80 91 a0 00 	lds	r24, 0x00A0
 126:	80 68       	ori	r24, 0x80	; 128
 128:	80 93 a0 00 	sts	0x00A0, r24
				OCR4A = val; // set pwm duty
 12c:	d0 93 a9 00 	sts	0x00A9, r29
 130:	c0 93 a8 00 	sts	0x00A8, r28
 134:	00 c0       	rjmp	.+0      	; 0x136 <analogWrite+0x136>
			#endif

			#if defined(TCCR4A) && defined(COM4B1)
			case TIMER4B:
				// connect pwm to pin on timer 4, channel B
				sbi(TCCR4A, COM4B1);
 136:	80 91 a0 00 	lds	r24, 0x00A0
 13a:	80 62       	ori	r24, 0x20	; 32
 13c:	80 93 a0 00 	sts	0x00A0, r24
				OCR4B = val; // set pwm duty
 140:	d0 93 ab 00 	sts	0x00AB, r29
 144:	c0 93 aa 00 	sts	0x00AA, r28
 148:	00 c0       	rjmp	.+0      	; 0x14a <analogWrite+0x14a>
			#endif

			#if defined(TCCR4A) && defined(COM4C1)
			case TIMER4C:
				// connect pwm to pin on timer 4, channel C
				sbi(TCCR4A, COM4C1);
 14a:	80 91 a0 00 	lds	r24, 0x00A0
 14e:	88 60       	ori	r24, 0x08	; 8
 150:	80 93 a0 00 	sts	0x00A0, r24
				OCR4C = val; // set pwm duty
 154:	d0 93 ad 00 	sts	0x00AD, r29
 158:	c0 93 ac 00 	sts	0x00AC, r28
 15c:	00 c0       	rjmp	.+0      	; 0x15e <analogWrite+0x15e>
			#endif

			#if defined(TCCR5A) && defined(COM5A1)
			case TIMER5A:
				// connect pwm to pin on timer 5, channel A
				sbi(TCCR5A, COM5A1);
 15e:	80 91 20 01 	lds	r24, 0x0120
 162:	80 68       	ori	r24, 0x80	; 128
 164:	80 93 20 01 	sts	0x0120, r24
				OCR5A = val; // set pwm duty
 168:	d0 93 29 01 	sts	0x0129, r29
 16c:	c0 93 28 01 	sts	0x0128, r28
 170:	00 c0       	rjmp	.+0      	; 0x172 <analogWrite+0x172>
			#endif

			#if defined(TCCR5A) && defined(COM5B1)
			case TIMER5B:
				// connect pwm to pin on timer 5, channel B
				sbi(TCCR5A, COM5B1);
 172:	80 91 20 01 	lds	r24, 0x0120
 176:	80 62       	ori	r24, 0x20	; 32
 178:	80 93 20 01 	sts	0x0120, r24
				OCR5B = val; // set pwm duty
 17c:	d0 93 2b 01 	sts	0x012B, r29
 180:	c0 93 2a 01 	sts	0x012A, r28
 184:	00 c0       	rjmp	.+0      	; 0x186 <analogWrite+0x186>
			#endif

			#if defined(TCCR5A) && defined(COM5C1)
			case TIMER5C:
				// connect pwm to pin on timer 5, channel C
				sbi(TCCR5A, COM5C1);
 186:	80 91 20 01 	lds	r24, 0x0120
 18a:	88 60       	ori	r24, 0x08	; 8
 18c:	80 93 20 01 	sts	0x0120, r24
				OCR5C = val; // set pwm duty
 190:	d0 93 2d 01 	sts	0x012D, r29
 194:	c0 93 2c 01 	sts	0x012C, r28
 198:	00 c0       	rjmp	.+0      	; 0x19a <analogWrite+0x19a>
				break;
			#endif

			case NOT_ON_TIMER:
			default:
				if (val < 128) {
 19a:	c0 38       	cpi	r28, 0x80	; 128
 19c:	d1 05       	cpc	r29, r1
 19e:	04 f4       	brge	.+0      	; 0x1a0 <analogWrite+0x1a0>
					digitalWrite(pin, LOW);
 1a0:	81 2f       	mov	r24, r17
 1a2:	60 e0       	ldi	r22, 0x00	; 0
 1a4:	00 c0       	rjmp	.+0      	; 0x1a6 <analogWrite+0x1a6>
				} else {
					digitalWrite(pin, HIGH);
 1a6:	81 2f       	mov	r24, r17
 1a8:	61 e0       	ldi	r22, 0x01	; 1
 1aa:	0e 94 00 00 	call	0	; 0x0 <analogWrite>
				}
		}
	}
}
 1ae:	df 91       	pop	r29
 1b0:	cf 91       	pop	r28
 1b2:	1f 91       	pop	r17
 1b4:	08 95       	ret

wiring_digital.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000b10  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      0000106a  00000000  00000000  00000b44  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.pinMode 0000004c  00000000  00000000  00001bae  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.turnOffPWM 000000e8  00000000  00000000  00001bfa  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  7 .text.digitalWrite 00000066  00000000  00000000  00001ce2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  8 .text.digitalRead 00000060  00000000  00000000  00001d48  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  9 .progmem.data 00000120  00000000  00000000  00001da8  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA

Disassembly of section .text.pinMode:

00000000 <pinMode>:

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
   0:	48 2f       	mov	r20, r24
   2:	50 e0       	ldi	r21, 0x00	; 0
	uint8_t timer = digitalPinToTimer(pin);
   4:	ca 01       	movw	r24, r20
   6:	80 50       	subi	r24, 0x00	; 0
   8:	90 40       	sbci	r25, 0x00	; 0
   a:	fc 01       	movw	r30, r24
   c:	24 91       	lpm	r18, Z+
   e:	40 50       	subi	r20, 0x00	; 0
  10:	50 40       	sbci	r21, 0x00	; 0
	uint8_t bit = digitalPinToBitMask(pin);
  12:	fa 01       	movw	r30, r20
  14:	84 91       	lpm	r24, Z+
  16:	88 23       	and	r24, r24
  18:	01 f0       	breq	.+0      	; 0x1a <pinMode+0x1a>
  1a:	e8 2f       	mov	r30, r24
	uint8_t port = digitalPinToPort(pin);
  1c:	f0 e0       	ldi	r31, 0x00	; 0
  1e:	ee 0f       	add	r30, r30
  20:	ff 1f       	adc	r31, r31
  22:	e0 50       	subi	r30, 0x00	; 0

	if (port == NOT_A_PIN) return LOW;
  24:	f0 40       	sbci	r31, 0x00	; 0
  26:	a5 91       	lpm	r26, Z+
  28:	b4 91       	lpm	r27, Z+
  2a:	66 23       	and	r22, r22
  2c:	01 f4       	brne	.+0      	; 0x2e <pinMode+0x2e>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
  2e:	9f b7       	in	r25, 0x3f	; 63
  30:	f8 94       	cli
  32:	8c 91       	ld	r24, X
  34:	20 95       	com	r18
  36:	82 23       	and	r24, r18

	if (*portInputRegister(port) & bit) return HIGH;
  38:	8c 93       	st	X, r24
  3a:	9f bf       	out	0x3f, r25	; 63
  3c:	08 95       	ret
  3e:	9f b7       	in	r25, 0x3f	; 63
  40:	f8 94       	cli
  42:	8c 91       	ld	r24, X
  44:	82 2b       	or	r24, r18
  46:	8c 93       	st	X, r24
  48:	9f bf       	out	0x3f, r25	; 63
  4a:	08 95       	ret

Disassembly of section .text.turnOffPWM:

00000000 <turnOffPWM>:

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
   0:	89 30       	cpi	r24, 0x09	; 9
   2:	01 f4       	brne	.+0      	; 0x4 <turnOffPWM+0x4>
	uint8_t timer = digitalPinToTimer(pin);
   4:	00 c0       	rjmp	.+0      	; 0x6 <turnOffPWM+0x6>
   6:	8a 30       	cpi	r24, 0x0A	; 10
   8:	00 f4       	brcc	.+0      	; 0xa <turnOffPWM+0xa>
   a:	84 30       	cpi	r24, 0x04	; 4
   c:	01 f0       	breq	.+0      	; 0xe <turnOffPWM+0xe>
   e:	85 30       	cpi	r24, 0x05	; 5
  10:	00 f4       	brcc	.+0      	; 0x12 <turnOffPWM+0x12>
	uint8_t bit = digitalPinToBitMask(pin);
  12:	82 30       	cpi	r24, 0x02	; 2
  14:	01 f0       	breq	.+0      	; 0x16 <turnOffPWM+0x16>
  16:	83 30       	cpi	r24, 0x03	; 3
  18:	00 f4       	brcc	.+0      	; 0x1a <turnOffPWM+0x1a>
  1a:	81 30       	cpi	r24, 0x01	; 1
	uint8_t port = digitalPinToPort(pin);
  1c:	01 f0       	breq	.+0      	; 0x1e <turnOffPWM+0x1e>
  1e:	00 c0       	rjmp	.+0      	; 0x20 <turnOffPWM+0x20>
  20:	00 c0       	rjmp	.+0      	; 0x22 <turnOffPWM+0x22>
  22:	87 30       	cpi	r24, 0x07	; 7

	if (port == NOT_A_PIN) return LOW;
  24:	01 f0       	breq	.+0      	; 0x26 <turnOffPWM+0x26>
  26:	88 30       	cpi	r24, 0x08	; 8
  28:	00 f4       	brcc	.+0      	; 0x2a <turnOffPWM+0x2a>
  2a:	86 30       	cpi	r24, 0x06	; 6
  2c:	01 f0       	breq	.+0      	; 0x2e <turnOffPWM+0x2e>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
  2e:	00 c0       	rjmp	.+0      	; 0x30 <turnOffPWM+0x30>
  30:	00 c0       	rjmp	.+0      	; 0x32 <turnOffPWM+0x32>
  32:	8d 30       	cpi	r24, 0x0D	; 13
  34:	01 f4       	brne	.+0      	; 0x36 <turnOffPWM+0x36>
  36:	00 c0       	rjmp	.+0      	; 0x38 <turnOffPWM+0x38>

	if (*portInputRegister(port) & bit) return HIGH;
  38:	8e 30       	cpi	r24, 0x0E	; 14
  3a:	00 f4       	brcc	.+0      	; 0x3c <turnOffPWM+0x3c>
  3c:	8b 30       	cpi	r24, 0x0B	; 11
  3e:	01 f0       	breq	.+0      	; 0x40 <turnOffPWM+0x40>
  40:	8c 30       	cpi	r24, 0x0C	; 12
  42:	00 f4       	brcc	.+0      	; 0x44 <turnOffPWM+0x44>
  44:	00 c0       	rjmp	.+0      	; 0x46 <turnOffPWM+0x46>
  46:	80 31       	cpi	r24, 0x10	; 16
  48:	01 f4       	brne	.+0      	; 0x4a <turnOffPWM+0x4a>
  4a:	00 c0       	rjmp	.+0      	; 0x4c <turnOffPWM+0x4c>
  4c:	81 31       	cpi	r24, 0x11	; 17
  4e:	01 f4       	brne	.+0      	; 0x50 <turnOffPWM+0x50>
  50:	00 c0       	rjmp	.+0      	; 0x52 <turnOffPWM+0x52>
  52:	8f 30       	cpi	r24, 0x0F	; 15
  54:	01 f0       	breq	.+0      	; 0x56 <turnOffPWM+0x56>
  56:	00 c0       	rjmp	.+0      	; 0x58 <turnOffPWM+0x58>
	return LOW;
}
  58:	00 c0       	rjmp	.+0      	; 0x5a <turnOffPWM+0x5a>
  5a:	80 91 80 00 	lds	r24, 0x0080
  5e:	8f 77       	andi	r24, 0x7F	; 127
  60:	00 c0       	rjmp	.+0      	; 0x62 <turnOffPWM+0x62>
  62:	80 91 80 00 	lds	r24, 0x0080
  66:	8f 7d       	andi	r24, 0xDF	; 223
  68:	80 93 80 00 	sts	0x0080, r24
  6c:	08 95       	ret
  6e:	84 b5       	in	r24, 0x24	; 36
  70:	8f 77       	andi	r24, 0x7F	; 127
  72:	00 c0       	rjmp	.+0      	; 0x74 <turnOffPWM+0x74>
  74:	84 b5       	in	r24, 0x24	; 36
  76:	8f 7d       	andi	r24, 0xDF	; 223
  78:	84 bd       	out	0x24, r24	; 36
  7a:	08 95       	ret
  7c:	80 91 b0 00 	lds	r24, 0x00B0
  80:	8f 77       	andi	r24, 0x7F	; 127
  82:	00 c0       	rjmp	.+0      	; 0x84 <turnOffPWM+0x84>
  84:	80 91 b0 00 	lds	r24, 0x00B0
  88:	8f 7d       	andi	r24, 0xDF	; 223
  8a:	80 93 b0 00 	sts	0x00B0, r24
  8e:	08 95       	ret
  90:	80 91 90 00 	lds	r24, 0x0090
  94:	8f 77       	andi	r24, 0x7F	; 127
  96:	00 c0       	rjmp	.+0      	; 0x98 <turnOffPWM+0x98>
  98:	80 91 90 00 	lds	r24, 0x0090
  9c:	8f 7d       	andi	r24, 0xDF	; 223
  9e:	00 c0       	rjmp	.+0      	; 0xa0 <turnOffPWM+0xa0>
  a0:	80 91 90 00 	lds	r24, 0x0090
  a4:	87 7f       	andi	r24, 0xF7	; 247
  a6:	80 93 90 00 	sts	0x0090, r24
  aa:	08 95       	ret
  ac:	80 91 a0 00 	lds	r24, 0x00A0
  b0:	8f 77       	andi	r24, 0x7F	; 127
  b2:	00 c0       	rjmp	.+0      	; 0xb4 <turnOffPWM+0xb4>
  b4:	80 91 a0 00 	lds	r24, 0x00A0
  b8:	8f 7d       	andi	r24, 0xDF	; 223
  ba:	00 c0       	rjmp	.+0      	; 0xbc <turnOffPWM+0xbc>
  bc:	80 91 a0 00 	lds	r24, 0x00A0
  c0:	87 7f       	andi	r24, 0xF7	; 247
  c2:	80 93 a0 00 	sts	0x00A0, r24
  c6:	08 95       	ret
  c8:	80 91 20 01 	lds	r24, 0x0120
  cc:	8f 77       	andi	r24, 0x7F	; 127
  ce:	00 c0       	rjmp	.+0      	; 0xd0 <turnOffPWM+0xd0>
  d0:	80 91 20 01 	lds	r24, 0x0120
  d4:	8f 7d       	andi	r24, 0xDF	; 223
  d6:	80 93 20 01 	sts	0x0120, r24
  da:	08 95       	ret
  dc:	80 91 20 01 	lds	r24, 0x0120
  e0:	87 7f       	andi	r24, 0xF7	; 247
  e2:	80 93 20 01 	sts	0x0120, r24
  e6:	08 95       	ret

Disassembly of section .text.digitalWrite:

00000000 <digitalWrite>:

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
   0:	ff 92       	push	r15
   2:	0f 93       	push	r16
	uint8_t timer = digitalPinToTimer(pin);
   4:	1f 93       	push	r17
   6:	f6 2e       	mov	r15, r22
   8:	48 2f       	mov	r20, r24
   a:	50 e0       	ldi	r21, 0x00	; 0
   c:	ca 01       	movw	r24, r20
   e:	80 50       	subi	r24, 0x00	; 0
  10:	90 40       	sbci	r25, 0x00	; 0
	uint8_t bit = digitalPinToBitMask(pin);
  12:	fc 01       	movw	r30, r24
  14:	24 91       	lpm	r18, Z+
  16:	ca 01       	movw	r24, r20
  18:	80 50       	subi	r24, 0x00	; 0
  1a:	90 40       	sbci	r25, 0x00	; 0
	uint8_t port = digitalPinToPort(pin);
  1c:	fc 01       	movw	r30, r24
  1e:	14 91       	lpm	r17, Z+
  20:	40 50       	subi	r20, 0x00	; 0
  22:	50 40       	sbci	r21, 0x00	; 0

	if (port == NOT_A_PIN) return LOW;
  24:	fa 01       	movw	r30, r20
  26:	04 91       	lpm	r16, Z+
  28:	00 23       	and	r16, r16
  2a:	01 f0       	breq	.+0      	; 0x2c <digitalWrite+0x2c>
  2c:	22 23       	and	r18, r18

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
  2e:	01 f0       	breq	.+0      	; 0x30 <digitalWrite+0x30>
  30:	82 2f       	mov	r24, r18
  32:	0e 94 00 00 	call	0	; 0x0 <digitalWrite>
  36:	e0 2f       	mov	r30, r16

	if (*portInputRegister(port) & bit) return HIGH;
  38:	f0 e0       	ldi	r31, 0x00	; 0
  3a:	ee 0f       	add	r30, r30
  3c:	ff 1f       	adc	r31, r31
  3e:	e0 50       	subi	r30, 0x00	; 0
  40:	f0 40       	sbci	r31, 0x00	; 0
  42:	a5 91       	lpm	r26, Z+
  44:	b4 91       	lpm	r27, Z+
  46:	9f b7       	in	r25, 0x3f	; 63
  48:	f8 94       	cli
  4a:	ff 20       	and	r15, r15
  4c:	01 f4       	brne	.+0      	; 0x4e <digitalWrite+0x4e>
  4e:	8c 91       	ld	r24, X
  50:	10 95       	com	r17
  52:	81 23       	and	r24, r17
  54:	00 c0       	rjmp	.+0      	; 0x56 <digitalWrite+0x56>
  56:	8c 91       	ld	r24, X
	return LOW;
}
  58:	81 2b       	or	r24, r17
  5a:	8c 93       	st	X, r24
  5c:	9f bf       	out	0x3f, r25	; 63
  5e:	1f 91       	pop	r17
  60:	0f 91       	pop	r16
  62:	ff 90       	pop	r15
  64:	08 95       	ret

Disassembly of section .text.digitalRead:

00000000 <digitalRead>:

	SREG = oldSREG;
}

int digitalRead(uint8_t pin)
{
   0:	0f 93       	push	r16
   2:	1f 93       	push	r17
	uint8_t timer = digitalPinToTimer(pin);
   4:	48 2f       	mov	r20, r24
   6:	50 e0       	ldi	r21, 0x00	; 0
   8:	ca 01       	movw	r24, r20
   a:	80 50       	subi	r24, 0x00	; 0
   c:	90 40       	sbci	r25, 0x00	; 0
   e:	fc 01       	movw	r30, r24
  10:	24 91       	lpm	r18, Z+
	uint8_t bit = digitalPinToBitMask(pin);
  12:	ca 01       	movw	r24, r20
  14:	80 50       	subi	r24, 0x00	; 0
  16:	90 40       	sbci	r25, 0x00	; 0
  18:	fc 01       	movw	r30, r24
  1a:	04 91       	lpm	r16, Z+
	uint8_t port = digitalPinToPort(pin);
  1c:	40 50       	subi	r20, 0x00	; 0
  1e:	50 40       	sbci	r21, 0x00	; 0
  20:	fa 01       	movw	r30, r20
  22:	14 91       	lpm	r17, Z+

	if (port == NOT_A_PIN) return LOW;
  24:	11 23       	and	r17, r17
  26:	01 f4       	brne	.+0      	; 0x28 <digitalRead+0x28>
  28:	20 e0       	ldi	r18, 0x00	; 0
  2a:	30 e0       	ldi	r19, 0x00	; 0
  2c:	00 c0       	rjmp	.+0      	; 0x2e <digitalRead+0x2e>

	// If the pin that support PWM output, we need to turn it off
	// before getting a digital reading.
	if (timer != NOT_ON_TIMER) turnOffPWM(timer);
  2e:	22 23       	and	r18, r18
  30:	01 f0       	breq	.+0      	; 0x32 <digitalRead+0x32>
  32:	82 2f       	mov	r24, r18
  34:	0e 94 00 00 	call	0	; 0x0 <digitalRead>

	if (*portInputRegister(port) & bit) return HIGH;
  38:	81 2f       	mov	r24, r17
  3a:	90 e0       	ldi	r25, 0x00	; 0
  3c:	88 0f       	add	r24, r24
  3e:	99 1f       	adc	r25, r25
  40:	80 50       	subi	r24, 0x00	; 0
  42:	90 40       	sbci	r25, 0x00	; 0
  44:	fc 01       	movw	r30, r24
  46:	a5 91       	lpm	r26, Z+
  48:	b4 91       	lpm	r27, Z+
  4a:	8c 91       	ld	r24, X
  4c:	20 e0       	ldi	r18, 0x00	; 0
  4e:	30 e0       	ldi	r19, 0x00	; 0
  50:	80 23       	and	r24, r16
  52:	01 f0       	breq	.+0      	; 0x54 <digitalRead+0x54>
  54:	21 e0       	ldi	r18, 0x01	; 1
  56:	30 e0       	ldi	r19, 0x00	; 0
	return LOW;
}
  58:	c9 01       	movw	r24, r18
  5a:	1f 91       	pop	r17
  5c:	0f 91       	pop	r16
  5e:	08 95       	ret

wiring_pulse.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000798  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000e94  00000000  00000000  000007cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.pulseIn 0000013a  00000000  00000000  00001660  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.pulseIn:

00000000 <pulseIn>:
/* Measures the length (in microseconds) of a pulse on the pin; state is HIGH
 * or LOW, the type of pulse to measure.  Works on pulses from 2-3 microseconds
 * to 3 minutes in length, but must be called at least a few dozen microseconds
 * before the start of the pulse. */
unsigned long pulseIn(uint8_t pin, uint8_t state, unsigned long timeout)
{
   0:	8f 92       	push	r8
   2:	9f 92       	push	r9
   4:	af 92       	push	r10
   6:	bf 92       	push	r11
   8:	cf 92       	push	r12
   a:	df 92       	push	r13
   c:	ef 92       	push	r14
   e:	ff 92       	push	r15
  10:	0f 93       	push	r16
  12:	1f 93       	push	r17
  14:	cf 93       	push	r28
  16:	df 93       	push	r29
	// cache the port and bit of the pin in order to speed up the
	// pulse width measuring loop and achieve finer resolution.  calling
	// digitalRead() instead yields much coarser resolution.
	uint8_t bit = digitalPinToBitMask(pin);
  18:	a8 2f       	mov	r26, r24
  1a:	b0 e0       	ldi	r27, 0x00	; 0
  1c:	cd 01       	movw	r24, r26
  1e:	80 50       	subi	r24, 0x00	; 0
  20:	90 40       	sbci	r25, 0x00	; 0
  22:	fc 01       	movw	r30, r24
  24:	84 90       	lpm	r8, Z+
	uint8_t port = digitalPinToPort(pin);
  26:	a0 50       	subi	r26, 0x00	; 0
  28:	b0 40       	sbci	r27, 0x00	; 0
  2a:	fd 01       	movw	r30, r26
  2c:	d4 90       	lpm	r13, Z+
	uint8_t stateMask = (state ? bit : 0);
  2e:	66 23       	and	r22, r22
  30:	01 f4       	brne	.+0      	; 0x32 <pulseIn+0x32>
  32:	99 24       	eor	r9, r9
  34:	00 c0       	rjmp	.+0      	; 0x36 <pulseIn+0x36>
  36:	98 2c       	mov	r9, r8
	unsigned long width = 0; // keep initialization out of time critical area
	
	// convert the timeout from microseconds to a number of times through
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
  38:	ca 01       	movw	r24, r20
  3a:	b9 01       	movw	r22, r18
  3c:	20 e8       	ldi	r18, 0x80	; 128
  3e:	3e e3       	ldi	r19, 0x3E	; 62
  40:	40 e0       	ldi	r20, 0x00	; 0
  42:	50 e0       	ldi	r21, 0x00	; 0
  44:	0e 94 00 00 	call	0	; 0x0 <pulseIn>
  48:	0e 94 00 00 	call	0	; 0x0 <pulseIn>
  4c:	79 01       	movw	r14, r18
  4e:	8a 01       	movw	r16, r20
	
	// wait for any previous pulse to end
	while ((*portInputRegister(port) & bit) == stateMask)
  50:	6d 2d       	mov	r22, r13
  52:	70 e0       	ldi	r23, 0x00	; 0
  54:	66 0f       	add	r22, r22
  56:	77 1f       	adc	r23, r23
  58:	60 50       	subi	r22, 0x00	; 0
  5a:	70 40       	sbci	r23, 0x00	; 0
  5c:	aa 24       	eor	r10, r10
  5e:	bb 24       	eor	r11, r11
  60:	65 01       	movw	r12, r10
  62:	fb 01       	movw	r30, r22
  64:	a5 91       	lpm	r26, Z+
  66:	b4 91       	lpm	r27, Z+
  68:	00 c0       	rjmp	.+0      	; 0x6a <pulseIn+0x6a>
		if (numloops++ == maxloops)
  6a:	ae 14       	cp	r10, r14
  6c:	bf 04       	cpc	r11, r15
  6e:	c0 06       	cpc	r12, r16
  70:	d1 06       	cpc	r13, r17
  72:	01 f4       	brne	.+0      	; 0x74 <pulseIn+0x74>
  74:	00 c0       	rjmp	.+0      	; 0x76 <pulseIn+0x76>
  76:	08 94       	sec
  78:	a1 1c       	adc	r10, r1
  7a:	b1 1c       	adc	r11, r1
  7c:	c1 1c       	adc	r12, r1
  7e:	d1 1c       	adc	r13, r1
	// the initial loop; it takes 16 clock cycles per iteration.
	unsigned long numloops = 0;
	unsigned long maxloops = microsecondsToClockCycles(timeout) / 16;
	
	// wait for any previous pulse to end
	while ((*portInputRegister(port) & bit) == stateMask)
  80:	8c 91       	ld	r24, X
  82:	88 21       	and	r24, r8
  84:	89 15       	cp	r24, r9
  86:	01 f0       	breq	.+0      	; 0x88 <pulseIn+0x88>
  88:	00 c0       	rjmp	.+0      	; 0x8a <pulseIn+0x8a>
		if (numloops++ == maxloops)
			return 0;
	
	// wait for the pulse to start
	while ((*portInputRegister(port) & bit) != stateMask)
		if (numloops++ == maxloops)
  8a:	ae 14       	cp	r10, r14
  8c:	bf 04       	cpc	r11, r15
  8e:	c0 06       	cpc	r12, r16
  90:	d1 06       	cpc	r13, r17
  92:	01 f4       	brne	.+0      	; 0x94 <pulseIn+0x94>
  94:	00 c0       	rjmp	.+0      	; 0x96 <pulseIn+0x96>
  96:	08 94       	sec
  98:	a1 1c       	adc	r10, r1
  9a:	b1 1c       	adc	r11, r1
  9c:	c1 1c       	adc	r12, r1
  9e:	d1 1c       	adc	r13, r1
  a0:	00 c0       	rjmp	.+0      	; 0xa2 <pulseIn+0xa2>
	while ((*portInputRegister(port) & bit) == stateMask)
		if (numloops++ == maxloops)
			return 0;
	
	// wait for the pulse to start
	while ((*portInputRegister(port) & bit) != stateMask)
  a2:	fb 01       	movw	r30, r22
  a4:	a5 91       	lpm	r26, Z+
  a6:	b4 91       	lpm	r27, Z+
  a8:	8c 91       	ld	r24, X
  aa:	88 21       	and	r24, r8
  ac:	89 15       	cp	r24, r9
  ae:	01 f4       	brne	.+0      	; 0xb0 <pulseIn+0xb0>
  b0:	20 e0       	ldi	r18, 0x00	; 0
  b2:	30 e0       	ldi	r19, 0x00	; 0
  b4:	40 e0       	ldi	r20, 0x00	; 0
  b6:	50 e0       	ldi	r21, 0x00	; 0
		if (numloops++ == maxloops)
			return 0;
	
	// wait for the pulse to stop
	while ((*portInputRegister(port) & bit) == stateMask) {
  b8:	fb 01       	movw	r30, r22
  ba:	c5 91       	lpm	r28, Z+
  bc:	d4 91       	lpm	r29, Z+
  be:	00 c0       	rjmp	.+0      	; 0xc0 <pulseIn+0xc0>
		if (numloops++ == maxloops)
  c0:	da 01       	movw	r26, r20
  c2:	c9 01       	movw	r24, r18
  c4:	8a 0d       	add	r24, r10
  c6:	9b 1d       	adc	r25, r11
  c8:	ac 1d       	adc	r26, r12
  ca:	bd 1d       	adc	r27, r13
  cc:	8e 15       	cp	r24, r14
  ce:	9f 05       	cpc	r25, r15
  d0:	a0 07       	cpc	r26, r16
  d2:	b1 07       	cpc	r27, r17
  d4:	01 f0       	breq	.+0      	; 0xd6 <pulseIn+0xd6>
			return 0;
		width++;
  d6:	2f 5f       	subi	r18, 0xFF	; 255
  d8:	3f 4f       	sbci	r19, 0xFF	; 255
  da:	4f 4f       	sbci	r20, 0xFF	; 255
  dc:	5f 4f       	sbci	r21, 0xFF	; 255
	while ((*portInputRegister(port) & bit) != stateMask)
		if (numloops++ == maxloops)
			return 0;
	
	// wait for the pulse to stop
	while ((*portInputRegister(port) & bit) == stateMask) {
  de:	88 81       	ld	r24, Y
  e0:	88 21       	and	r24, r8
  e2:	89 15       	cp	r24, r9
  e4:	01 f0       	breq	.+0      	; 0xe6 <pulseIn+0xe6>

	// convert the reading to microseconds. The loop has been determined
	// to be 20 clock cycles long and have about 16 clocks between the edge
	// and the start of the loop. There will be some error introduced by
	// the interrupt handlers.
	return clockCyclesToMicroseconds(width * 21 + 16); 
  e6:	ca 01       	movw	r24, r20
  e8:	b9 01       	movw	r22, r18
  ea:	28 e0       	ldi	r18, 0x08	; 8
  ec:	32 e5       	ldi	r19, 0x52	; 82
  ee:	40 e0       	ldi	r20, 0x00	; 0
  f0:	50 e0       	ldi	r21, 0x00	; 0
  f2:	0e 94 00 00 	call	0	; 0x0 <pulseIn>
  f6:	60 58       	subi	r22, 0x80	; 128
  f8:	71 4c       	sbci	r23, 0xC1	; 193
  fa:	8f 4f       	sbci	r24, 0xFF	; 255
  fc:	9f 4f       	sbci	r25, 0xFF	; 255
  fe:	20 e8       	ldi	r18, 0x80	; 128
 100:	3e e3       	ldi	r19, 0x3E	; 62
 102:	40 e0       	ldi	r20, 0x00	; 0
 104:	50 e0       	ldi	r21, 0x00	; 0
 106:	0e 94 00 00 	call	0	; 0x0 <pulseIn>
 10a:	c9 01       	movw	r24, r18
 10c:	da 01       	movw	r26, r20
 10e:	9c 01       	movw	r18, r24
 110:	ad 01       	movw	r20, r26
 112:	00 c0       	rjmp	.+0      	; 0x114 <pulseIn+0x114>
 114:	20 e0       	ldi	r18, 0x00	; 0
 116:	30 e0       	ldi	r19, 0x00	; 0
 118:	40 e0       	ldi	r20, 0x00	; 0
 11a:	50 e0       	ldi	r21, 0x00	; 0
}
 11c:	b9 01       	movw	r22, r18
 11e:	ca 01       	movw	r24, r20
 120:	df 91       	pop	r29
 122:	cf 91       	pop	r28
 124:	1f 91       	pop	r17
 126:	0f 91       	pop	r16
 128:	ff 90       	pop	r15
 12a:	ef 90       	pop	r14
 12c:	df 90       	pop	r13
 12e:	cf 90       	pop	r12
 130:	bf 90       	pop	r11
 132:	af 90       	pop	r10
 134:	9f 90       	pop	r9
 136:	8f 90       	pop	r8
 138:	08 95       	ret

wiring_shift.o:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00000000  00000000  00000034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000000  00000000  00000000  00000034  2**0
                  ALLOC
  3 .stab         00000738  00000000  00000000  00000034  2**2
                  CONTENTS, RELOC, READONLY, DEBUGGING
  4 .stabstr      00000e76  00000000  00000000  0000076c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .text.shiftOut 00000084  00000000  00000000  000015e2  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE
  6 .text.shiftIn 00000080  00000000  00000000  00001666  2**0
                  CONTENTS, ALLOC, LOAD, RELOC, READONLY, CODE

Disassembly of section .text.shiftOut:

00000000 <shiftOut>:
  $Id: wiring.c 248 2007-02-03 15:36:30Z mellis $
*/

#include "wiring_private.h"

uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {
   0:	bf 92       	push	r11
   2:	cf 92       	push	r12
   4:	df 92       	push	r13
   6:	ef 92       	push	r14
   8:	ff 92       	push	r15
   a:	0f 93       	push	r16
   c:	1f 93       	push	r17
   e:	cf 93       	push	r28
  10:	df 93       	push	r29
  12:	e8 2e       	mov	r14, r24
  14:	f6 2e       	mov	r15, r22
  16:	b4 2e       	mov	r11, r20
  18:	c7 e0       	ldi	r28, 0x07	; 7
  1a:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;

	for (i = 0; i < 8; ++i) {
		digitalWrite(clockPin, HIGH);
		if (bitOrder == LSBFIRST)
			value |= digitalRead(dataPin) << i;
  1c:	02 2f       	mov	r16, r18
  1e:	10 e0       	ldi	r17, 0x00	; 0
  20:	87 e0       	ldi	r24, 0x07	; 7
uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {
	uint8_t value = 0;
	uint8_t i;

	for (i = 0; i < 8; ++i) {
		digitalWrite(clockPin, HIGH);
  22:	c8 2e       	mov	r12, r24
  24:	d1 2c       	mov	r13, r1
  26:	bb 20       	and	r11, r11
  28:	01 f4       	brne	.+0      	; 0x2a <shiftOut+0x2a>
		if (bitOrder == LSBFIRST)
  2a:	b6 01       	movw	r22, r12
  2c:	6c 1b       	sub	r22, r28
			value |= digitalRead(dataPin) << i;
  2e:	7d 0b       	sbc	r23, r29
  30:	c8 01       	movw	r24, r16
  32:	00 c0       	rjmp	.+0      	; 0x34 <shiftOut+0x34>
  34:	95 95       	asr	r25
  36:	87 95       	ror	r24
  38:	6a 95       	dec	r22
  3a:	02 f4       	brpl	.+0      	; 0x3c <shiftOut+0x3c>
  3c:	bc 01       	movw	r22, r24
  3e:	00 c0       	rjmp	.+0      	; 0x40 <shiftOut+0x40>
  40:	b8 01       	movw	r22, r16
  42:	0c 2e       	mov	r0, r28
  44:	00 c0       	rjmp	.+0      	; 0x46 <shiftOut+0x46>
		else
			value |= digitalRead(dataPin) << (7 - i);
  46:	75 95       	asr	r23
  48:	67 95       	ror	r22
  4a:	0a 94       	dec	r0
  4c:	02 f4       	brpl	.+0      	; 0x4e <shiftOut+0x4e>
  4e:	61 70       	andi	r22, 0x01	; 1
  50:	8e 2d       	mov	r24, r14
  52:	0e 94 00 00 	call	0	; 0x0 <shiftOut>
  56:	8f 2d       	mov	r24, r15
  58:	61 e0       	ldi	r22, 0x01	; 1
		digitalWrite(clockPin, LOW);
  5a:	0e 94 00 00 	call	0	; 0x0 <shiftOut>
  5e:	8f 2d       	mov	r24, r15
  60:	60 e0       	ldi	r22, 0x00	; 0
  62:	0e 94 00 00 	call	0	; 0x0 <shiftOut>

uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {
	uint8_t value = 0;
	uint8_t i;

	for (i = 0; i < 8; ++i) {
  66:	21 97       	sbiw	r28, 0x01	; 1
  68:	9f ef       	ldi	r25, 0xFF	; 255
  6a:	cf 3f       	cpi	r28, 0xFF	; 255
		else
			value |= digitalRead(dataPin) << (7 - i);
		digitalWrite(clockPin, LOW);
	}
	return value;
}
  6c:	d9 07       	cpc	r29, r25
  6e:	01 f4       	brne	.+0      	; 0x70 <shiftOut+0x70>
  70:	df 91       	pop	r29
  72:	cf 91       	pop	r28
  74:	1f 91       	pop	r17
  76:	0f 91       	pop	r16
  78:	ff 90       	pop	r15
  7a:	ef 90       	pop	r14
  7c:	df 90       	pop	r13
  7e:	cf 90       	pop	r12
  80:	bf 90       	pop	r11
  82:	08 95       	ret

Disassembly of section .text.shiftIn:

00000000 <shiftIn>:
  $Id: wiring.c 248 2007-02-03 15:36:30Z mellis $
*/

#include "wiring_private.h"

uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {
   0:	cf 92       	push	r12
   2:	df 92       	push	r13
   4:	ef 92       	push	r14
   6:	ff 92       	push	r15
   8:	0f 93       	push	r16
   a:	1f 93       	push	r17
   c:	cf 93       	push	r28
   e:	df 93       	push	r29
  10:	f8 2e       	mov	r15, r24
  12:	06 2f       	mov	r16, r22
  14:	e4 2e       	mov	r14, r20
  16:	10 e0       	ldi	r17, 0x00	; 0
  18:	c7 e0       	ldi	r28, 0x07	; 7
  1a:	d0 e0       	ldi	r29, 0x00	; 0
	uint8_t i;

	for (i = 0; i < 8; ++i) {
		digitalWrite(clockPin, HIGH);
		if (bitOrder == LSBFIRST)
			value |= digitalRead(dataPin) << i;
  1c:	97 e0       	ldi	r25, 0x07	; 7
  1e:	c9 2e       	mov	r12, r25
  20:	d1 2c       	mov	r13, r1
uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {
	uint8_t value = 0;
	uint8_t i;

	for (i = 0; i < 8; ++i) {
		digitalWrite(clockPin, HIGH);
  22:	80 2f       	mov	r24, r16
  24:	61 e0       	ldi	r22, 0x01	; 1
  26:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
		if (bitOrder == LSBFIRST)
  2a:	ee 20       	and	r14, r14
  2c:	01 f4       	brne	.+0      	; 0x2e <shiftIn+0x2e>
			value |= digitalRead(dataPin) << i;
  2e:	8f 2d       	mov	r24, r15
  30:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
  34:	96 01       	movw	r18, r12
  36:	2c 1b       	sub	r18, r28
  38:	3d 0b       	sbc	r19, r29
  3a:	00 c0       	rjmp	.+0      	; 0x3c <shiftIn+0x3c>
  3c:	88 0f       	add	r24, r24
  3e:	99 1f       	adc	r25, r25
  40:	2a 95       	dec	r18
  42:	02 f4       	brpl	.+0      	; 0x44 <shiftIn+0x44>
  44:	00 c0       	rjmp	.+0      	; 0x46 <shiftIn+0x46>
		else
			value |= digitalRead(dataPin) << (7 - i);
  46:	8f 2d       	mov	r24, r15
  48:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
  4c:	0c 2e       	mov	r0, r28
  4e:	00 c0       	rjmp	.+0      	; 0x50 <shiftIn+0x50>
  50:	88 0f       	add	r24, r24
  52:	99 1f       	adc	r25, r25
  54:	0a 94       	dec	r0
  56:	02 f4       	brpl	.+0      	; 0x58 <shiftIn+0x58>
  58:	18 2b       	or	r17, r24
		digitalWrite(clockPin, LOW);
  5a:	80 2f       	mov	r24, r16
  5c:	60 e0       	ldi	r22, 0x00	; 0
  5e:	0e 94 00 00 	call	0	; 0x0 <shiftIn>
  62:	21 97       	sbiw	r28, 0x01	; 1

uint8_t shiftIn(uint8_t dataPin, uint8_t clockPin, uint8_t bitOrder) {
	uint8_t value = 0;
	uint8_t i;

	for (i = 0; i < 8; ++i) {
  64:	8f ef       	ldi	r24, 0xFF	; 255
  66:	cf 3f       	cpi	r28, 0xFF	; 255
  68:	d8 07       	cpc	r29, r24
  6a:	01 f4       	brne	.+0      	; 0x6c <shiftIn+0x6c>
		else
			value |= digitalRead(dataPin) << (7 - i);
		digitalWrite(clockPin, LOW);
	}
	return value;
}
  6c:	81 2f       	mov	r24, r17
  6e:	df 91       	pop	r29
  70:	cf 91       	pop	r28
  72:	1f 91       	pop	r17
  74:	0f 91       	pop	r16
  76:	ff 90       	pop	r15
  78:	ef 90       	pop	r14
  7a:	df 90       	pop	r13
  7c:	cf 90       	pop	r12
  7e:	08 95       	ret
