Release 14.7 - platgen Xilinx EDK 14.7 Build EDK_P.20131013
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vladimir/cf_lib/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /home/vladimir/cf_ad9467_zed/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/vladimir/cf_ad9467_zed/system.mhs line 38 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Superseded core for
   architecture 'zynq' - /home/vladimir/cf_ad9467_zed/system.mhs line 157 
WARNING:EDK:4088 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Superseded core for architecture 'zynq' -
   /home/vladimir/cf_ad9467_zed/system.mhs line 38 
WARNING:EDK:4088 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Superseded core for
   architecture 'zynq' - /home/vladimir/cf_ad9467_zed/system.mhs line 157 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
WARNING:EDK:1954 - No Top-level Input clock for the design. 
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Frequency of the interconnect's clock port could not be determined. All IPs
   in the design will be considered to be asynchronous with respect to the
   interconnect. This will lead to more resource usage. You can avoid this by
   specifying the clock frequency on the port that the interconnect's clock is
   connected to.
WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Frequency of the interconnect's clock port could not be determined. All IPs
   in the design will be considered to be asynchronous with respect to the
   interconnect. This will lead to more resource usage. You can avoid this by
   specifying the clock frequency on the port that the interconnect's clock is
   connected to.
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_1' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_M_AXI_GP0_IS_ACLK_ASYNC on core
   processing_system7_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_1' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC on core init_dma_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_1' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core axi_adc_1c_0 to '1'.
    
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_1' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_S_AXI_LITE_IS_ACLK_ASYNC on core axi_dma_0 to
   '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_1' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core axi_spi_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_1' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC on core init_dma_0 to '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_2' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_M_AXI_S2MM_IS_ACLK_ASYNC on core axi_dma_0 to
   '1'. 
INFO:EDK:3707 - Frequency of the clock port of the interconnect
   'axi_interconnect_2' could not be determined. Tools are updating the value of
   the parameter C_INTERCONNECT_S_AXI_HP0_IS_ACLK_ASYNC on core
   processing_system7_0 to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x42000000-0x4200ffff) axi_spi_0	axi_interconnect_1
  (0x75000000-0x7500ffff) init_dma_0	axi_interconnect_1
  (0x79000000-0x7900ffff) axi_adc_1c_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: S_AXI_HP0_RACOUNT, CONNECTOR:
   processing_system7_0_S_AXI_HP0_RACOUNT - floating connection -
   /home/vladimir/cf_ad9467_zed/system.mhs line 127 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 212 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 218 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 240 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_dma_v5_00_a/da
   ta/axi_dma_v2_1_0.mpd line 246 
WARNING:EDK:4181 - PORT: MISO_T, CONNECTOR: axi_spi_0_MISO_T - floating
   connection - /home/vladimir/cf_ad9467_zed/system.mhs line 197 
WARNING:EDK:4181 - PORT: MOSI_T, CONNECTOR: axi_spi_0_MOSI_T - floating
   connection - /home/vladimir/cf_ad9467_zed/system.mhs line 198 
WARNING:EDK:4181 - PORT: READY_NEXT_ADDR_DDR, CONNECTOR:
   init_dma_0_READY_NEXT_ADDR_DDR - floating connection -
   /home/vladimir/cf_ad9467_zed/system.mhs line 224 

Performing Clock DRCs...
INFO:EDK:4060 - INSTANCE: axi_dma_0, PARAMETER: C_S_AXI_LITE_ACLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: axi_dma_0, PARAMETER: C_M_AXI_SG_ACLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.
INFO:EDK:4060 - INSTANCE: axi_dma_0, PARAMETER: C_M_AXI_S2MM_ACLK_FREQ_HZ - Did
   not implement clock DRCs for the parameter. Top-level frequency could not be
   propagated to this IP. Please make sure that you have specified the frequency
   of the top-level clock port, and that the clocks are properly connected.

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /opt/Xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v
   1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_1: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_2: Port 
WARNING:EDK -  INTERCONNECT_ACLK is not connected to the same clock source as 
WARNING:EDK -  any SI or MI slot. Your configuration may have unnecessary clock 
WARNING:EDK -  conversion(s). Typically, best throughput is achieved by 
WARNING:EDK -  connecting INTERCONNECT_ACLK to the same clock source as the 
WARNING:EDK -  fastest performance-critical MI slot (connected slave).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_1.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Cannot determine frequency of INTERCONNECT_ACLK for 
WARNING:EDK -  axi_interconnect axi_interconnect_1; generating TIG constraint 
WARNING:EDK -  for asynchronous clock-converter data pathways.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_2.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Cannot determine frequency of INTERCONNECT_ACLK for 
WARNING:EDK -  axi_interconnect axi_interconnect_2; generating TIG constraint 
WARNING:EDK -  for asynchronous clock-converter data pathways.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 - /home/vladimir/cf_ad9467_zed/system.mhs line 38
- Running XST synthesis
INSTANCE:axi_adc_1c_0 - /home/vladimir/cf_ad9467_zed/system.mhs line 131 -
Running XST synthesis
INSTANCE:axi_interconnect_1 - /home/vladimir/cf_ad9467_zed/system.mhs line 149 -
Running XST synthesis
INSTANCE:axi_dma_0 - /home/vladimir/cf_ad9467_zed/system.mhs line 157 - Running
XST synthesis
INSTANCE:axi_interconnect_2 - /home/vladimir/cf_ad9467_zed/system.mhs line 176 -
Running XST synthesis
INSTANCE:axi_spi_0 - /home/vladimir/cf_ad9467_zed/system.mhs line 184 - Running
XST synthesis
INSTANCE:util_spi_3w_0 - /home/vladimir/cf_ad9467_zed/system.mhs line 201 -
Running XST synthesis
INSTANCE:init_dma_0 - /home/vladimir/cf_ad9467_zed/system.mhs line 215 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/home/vladimir/cf_ad9467_zed/system.mhs line 149 - Running NGCBUILD
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
/home/vladimir/cf_ad9467_zed/system.mhs line 157 - Running NGCBUILD
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
/home/vladimir/cf_ad9467_zed/system.mhs line 176 - Running NGCBUILD
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 900.00 seconds
