

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Thu May  2 14:46:05 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        vibrato
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   27|   19|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    9|    9|         3|          -|          -|      3|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|      4|    no    |
        |- Loop 3  |    2|    9|         2|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|    1238|    1818|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|     556|     130|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     122|
|Register         |        -|      -|     632|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    2426|    2070|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+-----+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E|  FF | LUT|
    +------------------------+---------------------+---------+-------+-----+----+
    |vibrato_mux_42_32_1_U1  |vibrato_mux_42_32_1  |        0|      0|  278|  65|
    |vibrato_mux_42_32_1_U2  |vibrato_mux_42_32_1  |        0|      0|  278|  65|
    +------------------------+---------------------+---------+-------+-----+----+
    |Total                   |                     |        0|      0|  556| 130|
    +------------------------+---------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+-----+-----+------------+------------+
    |       Variable Name      | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+-----+-----+------------+------------+
    |i_1_fu_274_p2             |     +    |      0|   11|    8|           2|           1|
    |i_2_fu_499_p2             |     +    |      0|   14|    9|           3|           1|
    |i_3_fu_628_p2             |     +    |      0|   14|    9|           3|           1|
    |shift_2_fu_666_p2         |     +    |      0|  101|   37|          32|          32|
    |Hi_assign_fu_288_p2       |     -    |      0|   23|   11|           3|           6|
    |Lo_assign_fu_294_p2       |     -    |      0|   23|   11|           6|           6|
    |newexp_fu_717_p2          |     -    |      0|  101|   37|          32|          32|
    |tmp_30_fu_660_p2          |     -    |      0|  101|   37|           1|          32|
    |tmp_35_fu_704_p2          |     -    |      0|   41|   17|          10|          12|
    |tmp_67_fu_344_p2          |     -    |      0|   23|   11|           6|           6|
    |tmp_68_fu_306_p2          |     -    |      0|   23|   11|           3|           6|
    |tmp_69_fu_348_p2          |     -    |      0|   23|   11|           6|           6|
    |tmp_73_fu_370_p2          |     -    |      0|   23|   11|           3|           6|
    |p_Result_s_fu_396_p2      |    and   |      0|    0|   63|          63|          63|
    |tmp_33_fu_686_p2          |   ashr   |      0|  161|  180|          63|          63|
    |c_3_8_fu_532_p3           |   cttz   |      0|   73|   71|          32|           0|
    |exitcond1_fu_268_p2       |   icmp   |      0|    0|    1|           2|           2|
    |exitcond_fu_493_p2        |   icmp   |      0|    0|    2|           3|           4|
    |sel_tmp3_fu_540_p2        |   icmp   |      0|    0|    1|           2|           3|
    |sel_tmp4_fu_546_p2        |   icmp   |      0|    0|    1|           2|           1|
    |sel_tmp5_fu_552_p2        |   icmp   |      0|    0|    1|           2|           1|
    |sel_tmp9_fu_420_p2        |   icmp   |      0|    0|    1|           2|           1|
    |sel_tmp_fu_406_p2         |   icmp   |      0|    0|    1|           2|           1|
    |tmp_34_fu_699_p2          |   icmp   |      0|    0|   16|          32|           5|
    |tmp_37_fu_709_p2          |   icmp   |      0|    0|   32|          63|           1|
    |tmp_65_fu_300_p2          |   icmp   |      0|    0|    3|           6|           6|
    |tmp_76_fu_384_p2          |   lshr   |      0|  161|  180|          63|          63|
    |tmp_77_fu_390_p2          |   lshr   |      0|  161|  180|           2|          63|
    |or_cond_43_fu_731_p2      |    or    |      0|    0|    2|           1|           1|
    |or_cond_fu_558_p2         |    or    |      0|    0|    2|           1|           1|
    |c_3_2_fu_580_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_3_fu_588_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_5_fu_596_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_6_fu_612_p3           |  select  |      0|    0|   32|           1|          32|
    |c_3_fu_572_p3             |  select  |      0|    0|   32|           1|          32|
    |in_shift_V_fu_692_p3      |  select  |      0|    0|   63|           1|          63|
    |newSel2_fu_604_p3         |  select  |      0|    0|   32|           1|          32|
    |newSel_fu_564_p3          |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_1_fu_461_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_4_fu_453_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_5_fu_469_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_6_fu_477_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_8_fu_485_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_9_fu_426_p3  |  select  |      0|    0|   32|           1|          32|
    |out_bits_2_V_fu_412_p3    |  select  |      0|    0|   32|           1|          32|
    |out_exp_V_fu_758_p3       |  select  |      0|    0|   11|           1|           1|
    |p_Val2_68_fu_750_p3       |  select  |      0|    0|   52|           1|           1|
    |sh_assign_1_fu_671_p3     |  select  |      0|    0|   32|           1|          32|
    |tmp_70_fu_352_p3          |  select  |      0|    0|    6|           1|           6|
    |tmp_71_fu_359_p3          |  select  |      0|    0|   63|           1|          63|
    |tmp_72_fu_365_p3          |  select  |      0|    0|    6|           1|           6|
    |tmp_32_fu_680_p2          |    shl   |      0|  161|  180|          63|          63|
    +--------------------------+----------+-------+-----+-----+------------+------------+
    |Total                     |          |      0| 1238| 1818|         535|        1109|
    +--------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  50|          9|    1|          9|
    |ap_return         |   9|          2|   63|        126|
    |i1_reg_204        |   9|          2|    3|          6|
    |i2_reg_237        |   9|          2|    3|          6|
    |i_reg_144         |   9|          2|    2|          4|
    |in_shift_reg_215  |   9|          2|   63|        126|
    |p_Val2_s_reg_248  |   9|          2|   63|        126|
    |shift_1_reg_258   |   9|          2|   32|         64|
    |shift_reg_225     |   9|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 122|         25|  262|        531|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Hi_assign_reg_802       |   2|   0|    6|          4|
    |Lo_assign_reg_808       |   2|   0|    6|          4|
    |ap_CS_fsm               |   8|   0|    8|          0|
    |ap_return_preg          |  63|   0|   64|          1|
    |c_2_s_reg_156           |  32|   0|   32|          0|
    |c_3_1_reg_168           |  32|   0|   32|          0|
    |c_3_4_reg_180           |  32|   0|   32|          0|
    |c_3_s_reg_192           |  32|   0|   32|          0|
    |i1_reg_204              |   3|   0|    3|          0|
    |i2_reg_237              |   3|   0|    3|          0|
    |i_1_reg_797             |   2|   0|    2|          0|
    |i_3_reg_884             |   3|   0|    3|          0|
    |i_reg_144               |   2|   0|    2|          0|
    |in_shift_reg_215        |  63|   0|   63|          0|
    |isNeg_reg_896           |   1|   0|    1|          0|
    |out_bits_1_V_s_reg_120  |  32|   0|   32|          0|
    |out_bits_2_V_7_reg_132  |  32|   0|   32|          0|
    |out_bits_2_V_s_reg_108  |  32|   0|   32|          0|
    |p_Result_46_reg_827     |  32|   0|   32|          0|
    |p_Val2_s_reg_248        |  63|   0|   63|          0|
    |sh_assign_reg_889       |  32|   0|   32|          0|
    |shift_1_reg_258         |  32|   0|   32|          0|
    |shift_reg_225           |  32|   0|   32|          0|
    |tmp_30_reg_902          |  32|   0|   32|          0|
    |tmp_35_reg_922          |  12|   0|   12|          0|
    |tmp_37_reg_927          |   1|   0|    1|          0|
    |tmp_65_reg_815          |   1|   0|    1|          0|
    |tmp_68_reg_822          |   2|   0|    6|          4|
    |tmp_79_reg_832          |  16|   0|   16|          0|
    |tmp_81_reg_880          |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 632|   0|  645|         13|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+-------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------+-----+-----+------------+-------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_start   |  in |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_done    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_idle    | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_ready   | out |    1| ap_ctrl_hs | scaled_fixed2ieee | return value |
|ap_return  | out |   64| ap_ctrl_hs | scaled_fixed2ieee | return value |
|in_V       |  in |   63|   ap_none  |        in_V       |    scalar    |
|prescale   |  in |   12|   ap_none  |      prescale     |    scalar    |
+-----------+-----+-----+------------+-------------------+--------------+

