

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               51d6b012f59a5c8c012194371b3b2242  /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/ethash_calculate_dag_item/undo_c_clwb/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j : hostFun 0x0x4123e6, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x1c0 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x200 to 0x4000200 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000200 to 0x4400200 (global memory space)
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot0" from 0x0 to 0x40
GPGPU-Sim PTX: instruction assembly for function '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=192
GPGPU-Sim PTX: Kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' : regs=80, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41c4c0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 192 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (192 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6c09c0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x46c09c0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Allocating light with size: 16907456
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
Generating DAG for GPU #0 with dagBytes: 1082130304 gridSize: 4
fullRuns=16512
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x090 (main.1.sm_70.ptx:52) @%p4098 bra BB0_2588;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bdb8 (main.1.sm_70.ptx:26842) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (main.1.sm_70.ptx:57) @%p4099 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e8 (main.1.sm_70.ptx:69) shl.b64 %rd6300, %rd7709, 6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c0 (main.1.sm_70.ptx:60) bra.uni BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0e8 (main.1.sm_70.ptx:69) shl.b64 %rd6300, %rd7709, 6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa78 (main.1.sm_70.ptx:580) @%p4100 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa80 (main.1.sm_70.ptx:582) mov.u32 %r24757, %tid.x;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb30 (main.1.sm_70.ptx:606) @%p4102 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb98 (main.1.sm_70.ptx:622) shfl.sync.idx.b32 %r15|%p5, %r6065, %r6032, %r6062, %r6063;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xbb8 (main.1.sm_70.ptx:626) @%p4102 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc20 (main.1.sm_70.ptx:642) shfl.sync.idx.b32 %r19|%p9, %r6065, %r6042, %r6062, %r6063;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc40 (main.1.sm_70.ptx:646) @%p4102 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca8 (main.1.sm_70.ptx:662) shfl.sync.idx.b32 %r23|%p13, %r6065, %r6033, %r6062, %r6063;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xcc8 (main.1.sm_70.ptx:666) @%p4102 bra BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd30 (main.1.sm_70.ptx:682) add.s32 %r24784, %r24784, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xd40 (main.1.sm_70.ptx:684) @%p4106 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd48 (main.1.sm_70.ptx:686) xor.b32 %r6128, %r6024, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xdd0 (main.1.sm_70.ptx:705) @%p4108 bra BB0_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe38 (main.1.sm_70.ptx:721) shfl.sync.idx.b32 %r38|%p21, %r6137, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe58 (main.1.sm_70.ptx:725) @%p4108 bra BB0_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec0 (main.1.sm_70.ptx:741) shfl.sync.idx.b32 %r42|%p25, %r6137, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xee0 (main.1.sm_70.ptx:745) @%p4108 bra BB0_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf48 (main.1.sm_70.ptx:761) shfl.sync.idx.b32 %r46|%p29, %r6137, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf68 (main.1.sm_70.ptx:765) @%p4108 bra BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd0 (main.1.sm_70.ptx:781) add.s32 %r24785, %r24785, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfe0 (main.1.sm_70.ptx:783) @%p4112 bra BB0_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (main.1.sm_70.ptx:785) xor.b32 %r6200, %r6024, 2;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1070 (main.1.sm_70.ptx:804) @%p4114 bra BB0_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d8 (main.1.sm_70.ptx:820) shfl.sync.idx.b32 %r61|%p37, %r6209, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f8 (main.1.sm_70.ptx:824) @%p4114 bra BB0_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (main.1.sm_70.ptx:840) shfl.sync.idx.b32 %r65|%p41, %r6209, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1180 (main.1.sm_70.ptx:844) @%p4114 bra BB0_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (main.1.sm_70.ptx:860) shfl.sync.idx.b32 %r69|%p45, %r6209, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1208 (main.1.sm_70.ptx:864) @%p4114 bra BB0_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1270 (main.1.sm_70.ptx:880) add.s32 %r24786, %r24786, 1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1280 (main.1.sm_70.ptx:882) @%p4118 bra BB0_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1288 (main.1.sm_70.ptx:884) xor.b32 %r6272, %r6024, 3;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1310 (main.1.sm_70.ptx:903) @%p4120 bra BB0_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1378 (main.1.sm_70.ptx:919) shfl.sync.idx.b32 %r84|%p53, %r6281, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1398 (main.1.sm_70.ptx:923) @%p4120 bra BB0_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1400 (main.1.sm_70.ptx:939) shfl.sync.idx.b32 %r88|%p57, %r6281, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1420 (main.1.sm_70.ptx:943) @%p4120 bra BB0_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1488 (main.1.sm_70.ptx:959) shfl.sync.idx.b32 %r92|%p61, %r6281, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14a8 (main.1.sm_70.ptx:963) @%p4120 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1510 (main.1.sm_70.ptx:979) add.s32 %r24787, %r24787, 1;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1520 (main.1.sm_70.ptx:981) @%p4124 bra BB0_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (main.1.sm_70.ptx:983) xor.b32 %r6344, %r6024, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x15b0 (main.1.sm_70.ptx:1002) @%p4126 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1618 (main.1.sm_70.ptx:1018) shfl.sync.idx.b32 %r107|%p69, %r6353, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1638 (main.1.sm_70.ptx:1022) @%p4126 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a0 (main.1.sm_70.ptx:1038) shfl.sync.idx.b32 %r111|%p73, %r6353, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x16c0 (main.1.sm_70.ptx:1042) @%p4126 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1728 (main.1.sm_70.ptx:1058) shfl.sync.idx.b32 %r115|%p77, %r6353, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1748 (main.1.sm_70.ptx:1062) @%p4126 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (main.1.sm_70.ptx:1078) add.s32 %r24788, %r24788, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x17c0 (main.1.sm_70.ptx:1080) @%p4130 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c8 (main.1.sm_70.ptx:1082) xor.b32 %r6416, %r6024, 5;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1850 (main.1.sm_70.ptx:1101) @%p4132 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b8 (main.1.sm_70.ptx:1117) shfl.sync.idx.b32 %r130|%p85, %r6425, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x18d8 (main.1.sm_70.ptx:1121) @%p4132 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1940 (main.1.sm_70.ptx:1137) shfl.sync.idx.b32 %r134|%p89, %r6425, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1960 (main.1.sm_70.ptx:1141) @%p4132 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c8 (main.1.sm_70.ptx:1157) shfl.sync.idx.b32 %r138|%p93, %r6425, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19e8 (main.1.sm_70.ptx:1161) @%p4132 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a50 (main.1.sm_70.ptx:1177) add.s32 %r24789, %r24789, 1;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1a60 (main.1.sm_70.ptx:1179) @%p4136 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a68 (main.1.sm_70.ptx:1181) xor.b32 %r6488, %r6024, 6;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1af0 (main.1.sm_70.ptx:1200) @%p4138 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (main.1.sm_70.ptx:1216) shfl.sync.idx.b32 %r153|%p101, %r6497, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1b78 (main.1.sm_70.ptx:1220) @%p4138 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be0 (main.1.sm_70.ptx:1236) shfl.sync.idx.b32 %r157|%p105, %r6497, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1c00 (main.1.sm_70.ptx:1240) @%p4138 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c68 (main.1.sm_70.ptx:1256) shfl.sync.idx.b32 %r161|%p109, %r6497, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1c88 (main.1.sm_70.ptx:1260) @%p4138 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf0 (main.1.sm_70.ptx:1276) add.s32 %r24790, %r24790, 1;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1d00 (main.1.sm_70.ptx:1278) @%p4142 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d08 (main.1.sm_70.ptx:1280) xor.b32 %r6560, %r6024, 7;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1d90 (main.1.sm_70.ptx:1299) @%p4144 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df8 (main.1.sm_70.ptx:1315) shfl.sync.idx.b32 %r176|%p117, %r6569, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1e18 (main.1.sm_70.ptx:1319) @%p4144 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e80 (main.1.sm_70.ptx:1335) shfl.sync.idx.b32 %r180|%p121, %r6569, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1ea0 (main.1.sm_70.ptx:1339) @%p4144 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f08 (main.1.sm_70.ptx:1355) shfl.sync.idx.b32 %r184|%p125, %r6569, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1f28 (main.1.sm_70.ptx:1359) @%p4144 bra BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f90 (main.1.sm_70.ptx:1375) add.s32 %r24791, %r24791, 1;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1fa0 (main.1.sm_70.ptx:1377) @%p4148 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (main.1.sm_70.ptx:1379) xor.b32 %r6632, %r6024, 8;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2030 (main.1.sm_70.ptx:1398) @%p4150 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2098 (main.1.sm_70.ptx:1414) shfl.sync.idx.b32 %r199|%p133, %r6641, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x20b8 (main.1.sm_70.ptx:1418) @%p4150 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2120 (main.1.sm_70.ptx:1434) shfl.sync.idx.b32 %r203|%p137, %r6641, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2140 (main.1.sm_70.ptx:1438) @%p4150 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a8 (main.1.sm_70.ptx:1454) shfl.sync.idx.b32 %r207|%p141, %r6641, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21c8 (main.1.sm_70.ptx:1458) @%p4150 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2230 (main.1.sm_70.ptx:1474) add.s32 %r24792, %r24792, 1;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2240 (main.1.sm_70.ptx:1476) @%p4154 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2248 (main.1.sm_70.ptx:1478) xor.b32 %r6704, %r6024, 9;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x22d0 (main.1.sm_70.ptx:1497) @%p4156 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2338 (main.1.sm_70.ptx:1513) shfl.sync.idx.b32 %r222|%p149, %r6713, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2358 (main.1.sm_70.ptx:1517) @%p4156 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c0 (main.1.sm_70.ptx:1533) shfl.sync.idx.b32 %r226|%p153, %r6713, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x23e0 (main.1.sm_70.ptx:1537) @%p4156 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2448 (main.1.sm_70.ptx:1553) shfl.sync.idx.b32 %r230|%p157, %r6713, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2468 (main.1.sm_70.ptx:1557) @%p4156 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d0 (main.1.sm_70.ptx:1573) add.s32 %r24793, %r24793, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x24e0 (main.1.sm_70.ptx:1575) @%p4160 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (main.1.sm_70.ptx:1577) xor.b32 %r6776, %r6024, 10;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2570 (main.1.sm_70.ptx:1596) @%p4162 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d8 (main.1.sm_70.ptx:1612) shfl.sync.idx.b32 %r245|%p165, %r6785, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x25f8 (main.1.sm_70.ptx:1616) @%p4162 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2660 (main.1.sm_70.ptx:1632) shfl.sync.idx.b32 %r249|%p169, %r6785, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2680 (main.1.sm_70.ptx:1636) @%p4162 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e8 (main.1.sm_70.ptx:1652) shfl.sync.idx.b32 %r253|%p173, %r6785, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2708 (main.1.sm_70.ptx:1656) @%p4162 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2770 (main.1.sm_70.ptx:1672) add.s32 %r24794, %r24794, 1;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2780 (main.1.sm_70.ptx:1674) @%p4166 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (main.1.sm_70.ptx:1676) xor.b32 %r6848, %r6024, 11;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2810 (main.1.sm_70.ptx:1695) @%p4168 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (main.1.sm_70.ptx:1711) shfl.sync.idx.b32 %r268|%p181, %r6857, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x2898 (main.1.sm_70.ptx:1715) @%p4168 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2900 (main.1.sm_70.ptx:1731) shfl.sync.idx.b32 %r272|%p185, %r6857, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x2920 (main.1.sm_70.ptx:1735) @%p4168 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2988 (main.1.sm_70.ptx:1751) shfl.sync.idx.b32 %r276|%p189, %r6857, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x29a8 (main.1.sm_70.ptx:1755) @%p4168 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a10 (main.1.sm_70.ptx:1771) add.s32 %r24795, %r24795, 1;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2a20 (main.1.sm_70.ptx:1773) @%p4172 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a28 (main.1.sm_70.ptx:1775) xor.b32 %r6920, %r6024, 12;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2ab0 (main.1.sm_70.ptx:1794) @%p4174 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b18 (main.1.sm_70.ptx:1810) shfl.sync.idx.b32 %r291|%p197, %r6929, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x2b38 (main.1.sm_70.ptx:1814) @%p4174 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba0 (main.1.sm_70.ptx:1830) shfl.sync.idx.b32 %r295|%p201, %r6929, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x2bc0 (main.1.sm_70.ptx:1834) @%p4174 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c28 (main.1.sm_70.ptx:1850) shfl.sync.idx.b32 %r299|%p205, %r6929, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2c48 (main.1.sm_70.ptx:1854) @%p4174 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cb0 (main.1.sm_70.ptx:1870) add.s32 %r24796, %r24796, 1;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x2cc0 (main.1.sm_70.ptx:1872) @%p4178 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc8 (main.1.sm_70.ptx:1874) xor.b32 %r6992, %r6024, 13;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2d50 (main.1.sm_70.ptx:1893) @%p4180 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db8 (main.1.sm_70.ptx:1909) shfl.sync.idx.b32 %r314|%p213, %r7001, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2dd8 (main.1.sm_70.ptx:1913) @%p4180 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e40 (main.1.sm_70.ptx:1929) shfl.sync.idx.b32 %r318|%p217, %r7001, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x2e60 (main.1.sm_70.ptx:1933) @%p4180 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec8 (main.1.sm_70.ptx:1949) shfl.sync.idx.b32 %r322|%p221, %r7001, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x2ee8 (main.1.sm_70.ptx:1953) @%p4180 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f50 (main.1.sm_70.ptx:1969) add.s32 %r24797, %r24797, 1;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2f60 (main.1.sm_70.ptx:1971) @%p4184 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f68 (main.1.sm_70.ptx:1973) xor.b32 %r7064, %r6024, 14;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2ff0 (main.1.sm_70.ptx:1992) @%p4186 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3058 (main.1.sm_70.ptx:2008) shfl.sync.idx.b32 %r337|%p229, %r7073, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3078 (main.1.sm_70.ptx:2012) @%p4186 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (main.1.sm_70.ptx:2028) shfl.sync.idx.b32 %r341|%p233, %r7073, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3100 (main.1.sm_70.ptx:2032) @%p4186 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3168 (main.1.sm_70.ptx:2048) shfl.sync.idx.b32 %r345|%p237, %r7073, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x3188 (main.1.sm_70.ptx:2052) @%p4186 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31f0 (main.1.sm_70.ptx:2068) add.s32 %r24798, %r24798, 1;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x3200 (main.1.sm_70.ptx:2070) @%p4190 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (main.1.sm_70.ptx:2072) xor.b32 %r7136, %r6024, 15;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3290 (main.1.sm_70.ptx:2091) @%p4192 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f8 (main.1.sm_70.ptx:2107) shfl.sync.idx.b32 %r360|%p245, %r7145, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3318 (main.1.sm_70.ptx:2111) @%p4192 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3380 (main.1.sm_70.ptx:2127) shfl.sync.idx.b32 %r364|%p249, %r7145, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x33a0 (main.1.sm_70.ptx:2131) @%p4192 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (main.1.sm_70.ptx:2147) shfl.sync.idx.b32 %r368|%p253, %r7145, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3428 (main.1.sm_70.ptx:2151) @%p4192 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3490 (main.1.sm_70.ptx:2167) add.s32 %r24799, %r24799, 1;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x34a0 (main.1.sm_70.ptx:2169) @%p4196 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a8 (main.1.sm_70.ptx:2171) xor.b32 %r7208, %r6024, 16;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3530 (main.1.sm_70.ptx:2190) @%p4198 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3598 (main.1.sm_70.ptx:2206) shfl.sync.idx.b32 %r383|%p261, %r7217, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x35b8 (main.1.sm_70.ptx:2210) @%p4198 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3620 (main.1.sm_70.ptx:2226) shfl.sync.idx.b32 %r387|%p265, %r7217, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3640 (main.1.sm_70.ptx:2230) @%p4198 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36a8 (main.1.sm_70.ptx:2246) shfl.sync.idx.b32 %r391|%p269, %r7217, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x36c8 (main.1.sm_70.ptx:2250) @%p4198 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3730 (main.1.sm_70.ptx:2266) add.s32 %r24800, %r24800, 1;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3740 (main.1.sm_70.ptx:2268) @%p4202 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3748 (main.1.sm_70.ptx:2270) xor.b32 %r7280, %r6024, 17;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x37d0 (main.1.sm_70.ptx:2289) @%p4204 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3838 (main.1.sm_70.ptx:2305) shfl.sync.idx.b32 %r406|%p277, %r7289, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3858 (main.1.sm_70.ptx:2309) @%p4204 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38c0 (main.1.sm_70.ptx:2325) shfl.sync.idx.b32 %r410|%p281, %r7289, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x38e0 (main.1.sm_70.ptx:2329) @%p4204 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3948 (main.1.sm_70.ptx:2345) shfl.sync.idx.b32 %r414|%p285, %r7289, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x3968 (main.1.sm_70.ptx:2349) @%p4204 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39d0 (main.1.sm_70.ptx:2365) add.s32 %r24801, %r24801, 1;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x39e0 (main.1.sm_70.ptx:2367) @%p4208 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39e8 (main.1.sm_70.ptx:2369) xor.b32 %r7352, %r6024, 18;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3a70 (main.1.sm_70.ptx:2388) @%p4210 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ad8 (main.1.sm_70.ptx:2404) shfl.sync.idx.b32 %r429|%p293, %r7361, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x3af8 (main.1.sm_70.ptx:2408) @%p4210 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b60 (main.1.sm_70.ptx:2424) shfl.sync.idx.b32 %r433|%p297, %r7361, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3b80 (main.1.sm_70.ptx:2428) @%p4210 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3be8 (main.1.sm_70.ptx:2444) shfl.sync.idx.b32 %r437|%p301, %r7361, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3c08 (main.1.sm_70.ptx:2448) @%p4210 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (main.1.sm_70.ptx:2464) add.s32 %r24802, %r24802, 1;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3c80 (main.1.sm_70.ptx:2466) @%p4214 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c88 (main.1.sm_70.ptx:2468) xor.b32 %r7424, %r6024, 19;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3d10 (main.1.sm_70.ptx:2487) @%p4216 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d78 (main.1.sm_70.ptx:2503) shfl.sync.idx.b32 %r452|%p309, %r7433, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3d98 (main.1.sm_70.ptx:2507) @%p4216 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e00 (main.1.sm_70.ptx:2523) shfl.sync.idx.b32 %r456|%p313, %r7433, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3e20 (main.1.sm_70.ptx:2527) @%p4216 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3e88 (main.1.sm_70.ptx:2543) shfl.sync.idx.b32 %r460|%p317, %r7433, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3ea8 (main.1.sm_70.ptx:2547) @%p4216 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f10 (main.1.sm_70.ptx:2563) add.s32 %r24803, %r24803, 1;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3f20 (main.1.sm_70.ptx:2565) @%p4220 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (main.1.sm_70.ptx:2567) xor.b32 %r7496, %r6024, 20;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3fb0 (main.1.sm_70.ptx:2586) @%p4222 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4018 (main.1.sm_70.ptx:2602) shfl.sync.idx.b32 %r475|%p325, %r7505, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x4038 (main.1.sm_70.ptx:2606) @%p4222 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40a0 (main.1.sm_70.ptx:2622) shfl.sync.idx.b32 %r479|%p329, %r7505, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x40c0 (main.1.sm_70.ptx:2626) @%p4222 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4128 (main.1.sm_70.ptx:2642) shfl.sync.idx.b32 %r483|%p333, %r7505, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x4148 (main.1.sm_70.ptx:2646) @%p4222 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41b0 (main.1.sm_70.ptx:2662) add.s32 %r24804, %r24804, 1;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x41c0 (main.1.sm_70.ptx:2664) @%p4226 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c8 (main.1.sm_70.ptx:2666) xor.b32 %r7568, %r6024, 21;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x4250 (main.1.sm_70.ptx:2685) @%p4228 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42b8 (main.1.sm_70.ptx:2701) shfl.sync.idx.b32 %r498|%p341, %r7577, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x42d8 (main.1.sm_70.ptx:2705) @%p4228 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4340 (main.1.sm_70.ptx:2721) shfl.sync.idx.b32 %r502|%p345, %r7577, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x4360 (main.1.sm_70.ptx:2725) @%p4228 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c8 (main.1.sm_70.ptx:2741) shfl.sync.idx.b32 %r506|%p349, %r7577, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x43e8 (main.1.sm_70.ptx:2745) @%p4228 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4450 (main.1.sm_70.ptx:2761) add.s32 %r24805, %r24805, 1;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4460 (main.1.sm_70.ptx:2763) @%p4232 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4468 (main.1.sm_70.ptx:2765) xor.b32 %r7640, %r6024, 22;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x44f0 (main.1.sm_70.ptx:2784) @%p4234 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4558 (main.1.sm_70.ptx:2800) shfl.sync.idx.b32 %r521|%p357, %r7649, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4578 (main.1.sm_70.ptx:2804) @%p4234 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x45e0 (main.1.sm_70.ptx:2820) shfl.sync.idx.b32 %r525|%p361, %r7649, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4600 (main.1.sm_70.ptx:2824) @%p4234 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4668 (main.1.sm_70.ptx:2840) shfl.sync.idx.b32 %r529|%p365, %r7649, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x4688 (main.1.sm_70.ptx:2844) @%p4234 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46f0 (main.1.sm_70.ptx:2860) add.s32 %r24806, %r24806, 1;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x4700 (main.1.sm_70.ptx:2862) @%p4238 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4708 (main.1.sm_70.ptx:2864) xor.b32 %r7712, %r6024, 23;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x4790 (main.1.sm_70.ptx:2883) @%p4240 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f8 (main.1.sm_70.ptx:2899) shfl.sync.idx.b32 %r544|%p373, %r7721, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x4818 (main.1.sm_70.ptx:2903) @%p4240 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4880 (main.1.sm_70.ptx:2919) shfl.sync.idx.b32 %r548|%p377, %r7721, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x48a0 (main.1.sm_70.ptx:2923) @%p4240 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (main.1.sm_70.ptx:2939) shfl.sync.idx.b32 %r552|%p381, %r7721, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4928 (main.1.sm_70.ptx:2943) @%p4240 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (main.1.sm_70.ptx:2959) add.s32 %r24807, %r24807, 1;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x49a0 (main.1.sm_70.ptx:2961) @%p4244 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49a8 (main.1.sm_70.ptx:2963) xor.b32 %r7784, %r6024, 24;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4a30 (main.1.sm_70.ptx:2982) @%p4246 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a98 (main.1.sm_70.ptx:2998) shfl.sync.idx.b32 %r567|%p389, %r7793, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4ab8 (main.1.sm_70.ptx:3002) @%p4246 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b20 (main.1.sm_70.ptx:3018) shfl.sync.idx.b32 %r571|%p393, %r7793, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4b40 (main.1.sm_70.ptx:3022) @%p4246 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ba8 (main.1.sm_70.ptx:3038) shfl.sync.idx.b32 %r575|%p397, %r7793, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4bc8 (main.1.sm_70.ptx:3042) @%p4246 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c30 (main.1.sm_70.ptx:3058) add.s32 %r24808, %r24808, 1;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4c40 (main.1.sm_70.ptx:3060) @%p4250 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c48 (main.1.sm_70.ptx:3062) xor.b32 %r7856, %r6024, 25;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4cd0 (main.1.sm_70.ptx:3081) @%p4252 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d38 (main.1.sm_70.ptx:3097) shfl.sync.idx.b32 %r590|%p405, %r7865, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4d58 (main.1.sm_70.ptx:3101) @%p4252 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4dc0 (main.1.sm_70.ptx:3117) shfl.sync.idx.b32 %r594|%p409, %r7865, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4de0 (main.1.sm_70.ptx:3121) @%p4252 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e48 (main.1.sm_70.ptx:3137) shfl.sync.idx.b32 %r598|%p413, %r7865, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4e68 (main.1.sm_70.ptx:3141) @%p4252 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ed0 (main.1.sm_70.ptx:3157) add.s32 %r24809, %r24809, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4ee0 (main.1.sm_70.ptx:3159) @%p4256 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ee8 (main.1.sm_70.ptx:3161) xor.b32 %r7928, %r6024, 26;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x4f70 (main.1.sm_70.ptx:3180) @%p4258 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fd8 (main.1.sm_70.ptx:3196) shfl.sync.idx.b32 %r613|%p421, %r7937, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x4ff8 (main.1.sm_70.ptx:3200) @%p4258 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5060 (main.1.sm_70.ptx:3216) shfl.sync.idx.b32 %r617|%p425, %r7937, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5080 (main.1.sm_70.ptx:3220) @%p4258 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e8 (main.1.sm_70.ptx:3236) shfl.sync.idx.b32 %r621|%p429, %r7937, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5108 (main.1.sm_70.ptx:3240) @%p4258 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5170 (main.1.sm_70.ptx:3256) add.s32 %r24810, %r24810, 1;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5180 (main.1.sm_70.ptx:3258) @%p4262 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5188 (main.1.sm_70.ptx:3260) xor.b32 %r8000, %r6024, 27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x5210 (main.1.sm_70.ptx:3279) @%p4264 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5278 (main.1.sm_70.ptx:3295) shfl.sync.idx.b32 %r636|%p437, %r8009, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5298 (main.1.sm_70.ptx:3299) @%p4264 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5300 (main.1.sm_70.ptx:3315) shfl.sync.idx.b32 %r640|%p441, %r8009, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5320 (main.1.sm_70.ptx:3319) @%p4264 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5388 (main.1.sm_70.ptx:3335) shfl.sync.idx.b32 %r644|%p445, %r8009, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x53a8 (main.1.sm_70.ptx:3339) @%p4264 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5410 (main.1.sm_70.ptx:3355) add.s32 %r24811, %r24811, 1;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5420 (main.1.sm_70.ptx:3357) @%p4268 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5428 (main.1.sm_70.ptx:3359) xor.b32 %r8072, %r6024, 28;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x54b0 (main.1.sm_70.ptx:3378) @%p4270 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5518 (main.1.sm_70.ptx:3394) shfl.sync.idx.b32 %r659|%p453, %r8081, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5538 (main.1.sm_70.ptx:3398) @%p4270 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55a0 (main.1.sm_70.ptx:3414) shfl.sync.idx.b32 %r663|%p457, %r8081, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x55c0 (main.1.sm_70.ptx:3418) @%p4270 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5628 (main.1.sm_70.ptx:3434) shfl.sync.idx.b32 %r667|%p461, %r8081, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x5648 (main.1.sm_70.ptx:3438) @%p4270 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56b0 (main.1.sm_70.ptx:3454) add.s32 %r24812, %r24812, 1;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x56c0 (main.1.sm_70.ptx:3456) @%p4274 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56c8 (main.1.sm_70.ptx:3458) xor.b32 %r8144, %r6024, 29;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5750 (main.1.sm_70.ptx:3477) @%p4276 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b8 (main.1.sm_70.ptx:3493) shfl.sync.idx.b32 %r682|%p469, %r8153, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x57d8 (main.1.sm_70.ptx:3497) @%p4276 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5840 (main.1.sm_70.ptx:3513) shfl.sync.idx.b32 %r686|%p473, %r8153, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5860 (main.1.sm_70.ptx:3517) @%p4276 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58c8 (main.1.sm_70.ptx:3533) shfl.sync.idx.b32 %r690|%p477, %r8153, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x58e8 (main.1.sm_70.ptx:3537) @%p4276 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5950 (main.1.sm_70.ptx:3553) add.s32 %r24813, %r24813, 1;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5960 (main.1.sm_70.ptx:3555) @%p4280 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5968 (main.1.sm_70.ptx:3557) xor.b32 %r8216, %r6024, 30;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x59f0 (main.1.sm_70.ptx:3576) @%p4282 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a58 (main.1.sm_70.ptx:3592) shfl.sync.idx.b32 %r705|%p485, %r8225, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a78 (main.1.sm_70.ptx:3596) @%p4282 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ae0 (main.1.sm_70.ptx:3612) shfl.sync.idx.b32 %r709|%p489, %r8225, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5b00 (main.1.sm_70.ptx:3616) @%p4282 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b68 (main.1.sm_70.ptx:3632) shfl.sync.idx.b32 %r713|%p493, %r8225, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5b88 (main.1.sm_70.ptx:3636) @%p4282 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bf0 (main.1.sm_70.ptx:3652) add.s32 %r24814, %r24814, 1;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5c00 (main.1.sm_70.ptx:3654) @%p4286 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c08 (main.1.sm_70.ptx:3656) xor.b32 %r8288, %r6024, 31;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5c90 (main.1.sm_70.ptx:3675) @%p4288 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf8 (main.1.sm_70.ptx:3691) shfl.sync.idx.b32 %r728|%p501, %r8297, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5d18 (main.1.sm_70.ptx:3695) @%p4288 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d80 (main.1.sm_70.ptx:3711) shfl.sync.idx.b32 %r732|%p505, %r8297, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5da0 (main.1.sm_70.ptx:3715) @%p4288 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e08 (main.1.sm_70.ptx:3731) shfl.sync.idx.b32 %r736|%p509, %r8297, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5e28 (main.1.sm_70.ptx:3735) @%p4288 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e90 (main.1.sm_70.ptx:3751) add.s32 %r24815, %r24815, 1;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5ea0 (main.1.sm_70.ptx:3753) @%p4292 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ea8 (main.1.sm_70.ptx:3755) xor.b32 %r8360, %r6024, 32;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5f30 (main.1.sm_70.ptx:3774) @%p4294 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f98 (main.1.sm_70.ptx:3790) shfl.sync.idx.b32 %r751|%p517, %r8369, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5fb8 (main.1.sm_70.ptx:3794) @%p4294 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6020 (main.1.sm_70.ptx:3810) shfl.sync.idx.b32 %r755|%p521, %r8369, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x6040 (main.1.sm_70.ptx:3814) @%p4294 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60a8 (main.1.sm_70.ptx:3830) shfl.sync.idx.b32 %r759|%p525, %r8369, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x60c8 (main.1.sm_70.ptx:3834) @%p4294 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6130 (main.1.sm_70.ptx:3850) add.s32 %r24816, %r24816, 1;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x6140 (main.1.sm_70.ptx:3852) @%p4298 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6148 (main.1.sm_70.ptx:3854) xor.b32 %r8432, %r6024, 33;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x61d0 (main.1.sm_70.ptx:3873) @%p4300 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6238 (main.1.sm_70.ptx:3889) shfl.sync.idx.b32 %r774|%p533, %r8441, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x6258 (main.1.sm_70.ptx:3893) @%p4300 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x62c0 (main.1.sm_70.ptx:3909) shfl.sync.idx.b32 %r778|%p537, %r8441, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x62e0 (main.1.sm_70.ptx:3913) @%p4300 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6348 (main.1.sm_70.ptx:3929) shfl.sync.idx.b32 %r782|%p541, %r8441, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x6368 (main.1.sm_70.ptx:3933) @%p4300 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63d0 (main.1.sm_70.ptx:3949) add.s32 %r24817, %r24817, 1;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x63e0 (main.1.sm_70.ptx:3951) @%p4304 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63e8 (main.1.sm_70.ptx:3953) xor.b32 %r8504, %r6024, 34;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6470 (main.1.sm_70.ptx:3972) @%p4306 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (main.1.sm_70.ptx:3988) shfl.sync.idx.b32 %r797|%p549, %r8513, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x64f8 (main.1.sm_70.ptx:3992) @%p4306 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6560 (main.1.sm_70.ptx:4008) shfl.sync.idx.b32 %r801|%p553, %r8513, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6580 (main.1.sm_70.ptx:4012) @%p4306 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65e8 (main.1.sm_70.ptx:4028) shfl.sync.idx.b32 %r805|%p557, %r8513, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6608 (main.1.sm_70.ptx:4032) @%p4306 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6670 (main.1.sm_70.ptx:4048) add.s32 %r24818, %r24818, 1;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6680 (main.1.sm_70.ptx:4050) @%p4310 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6688 (main.1.sm_70.ptx:4052) xor.b32 %r8576, %r6024, 35;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x6710 (main.1.sm_70.ptx:4071) @%p4312 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6778 (main.1.sm_70.ptx:4087) shfl.sync.idx.b32 %r820|%p565, %r8585, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x6798 (main.1.sm_70.ptx:4091) @%p4312 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6800 (main.1.sm_70.ptx:4107) shfl.sync.idx.b32 %r824|%p569, %r8585, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6820 (main.1.sm_70.ptx:4111) @%p4312 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6888 (main.1.sm_70.ptx:4127) shfl.sync.idx.b32 %r828|%p573, %r8585, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x68a8 (main.1.sm_70.ptx:4131) @%p4312 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6910 (main.1.sm_70.ptx:4147) add.s32 %r24819, %r24819, 1;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6920 (main.1.sm_70.ptx:4149) @%p4316 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6928 (main.1.sm_70.ptx:4151) xor.b32 %r8648, %r6024, 36;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x69b0 (main.1.sm_70.ptx:4170) @%p4318 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a18 (main.1.sm_70.ptx:4186) shfl.sync.idx.b32 %r843|%p581, %r8657, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6a38 (main.1.sm_70.ptx:4190) @%p4318 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6aa0 (main.1.sm_70.ptx:4206) shfl.sync.idx.b32 %r847|%p585, %r8657, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6ac0 (main.1.sm_70.ptx:4210) @%p4318 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b28 (main.1.sm_70.ptx:4226) shfl.sync.idx.b32 %r851|%p589, %r8657, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6b48 (main.1.sm_70.ptx:4230) @%p4318 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb0 (main.1.sm_70.ptx:4246) add.s32 %r24820, %r24820, 1;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6bc0 (main.1.sm_70.ptx:4248) @%p4322 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc8 (main.1.sm_70.ptx:4250) xor.b32 %r8720, %r6024, 37;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c50 (main.1.sm_70.ptx:4269) @%p4324 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb8 (main.1.sm_70.ptx:4285) shfl.sync.idx.b32 %r866|%p597, %r8729, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6cd8 (main.1.sm_70.ptx:4289) @%p4324 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d40 (main.1.sm_70.ptx:4305) shfl.sync.idx.b32 %r870|%p601, %r8729, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6d60 (main.1.sm_70.ptx:4309) @%p4324 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6dc8 (main.1.sm_70.ptx:4325) shfl.sync.idx.b32 %r874|%p605, %r8729, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6de8 (main.1.sm_70.ptx:4329) @%p4324 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e50 (main.1.sm_70.ptx:4345) add.s32 %r24821, %r24821, 1;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6e60 (main.1.sm_70.ptx:4347) @%p4328 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6e68 (main.1.sm_70.ptx:4349) xor.b32 %r8792, %r6024, 38;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6ef0 (main.1.sm_70.ptx:4368) @%p4330 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f58 (main.1.sm_70.ptx:4384) shfl.sync.idx.b32 %r889|%p613, %r8801, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6f78 (main.1.sm_70.ptx:4388) @%p4330 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fe0 (main.1.sm_70.ptx:4404) shfl.sync.idx.b32 %r893|%p617, %r8801, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x7000 (main.1.sm_70.ptx:4408) @%p4330 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7068 (main.1.sm_70.ptx:4424) shfl.sync.idx.b32 %r897|%p621, %r8801, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x7088 (main.1.sm_70.ptx:4428) @%p4330 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70f0 (main.1.sm_70.ptx:4444) add.s32 %r24822, %r24822, 1;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7100 (main.1.sm_70.ptx:4446) @%p4334 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7108 (main.1.sm_70.ptx:4448) xor.b32 %r8864, %r6024, 39;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7190 (main.1.sm_70.ptx:4467) @%p4336 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71f8 (main.1.sm_70.ptx:4483) shfl.sync.idx.b32 %r912|%p629, %r8873, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7218 (main.1.sm_70.ptx:4487) @%p4336 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7280 (main.1.sm_70.ptx:4503) shfl.sync.idx.b32 %r916|%p633, %r8873, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x72a0 (main.1.sm_70.ptx:4507) @%p4336 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7308 (main.1.sm_70.ptx:4523) shfl.sync.idx.b32 %r920|%p637, %r8873, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7328 (main.1.sm_70.ptx:4527) @%p4336 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7390 (main.1.sm_70.ptx:4543) add.s32 %r24823, %r24823, 1;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x73a0 (main.1.sm_70.ptx:4545) @%p4340 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a8 (main.1.sm_70.ptx:4547) xor.b32 %r8936, %r6024, 40;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x7430 (main.1.sm_70.ptx:4566) @%p4342 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7498 (main.1.sm_70.ptx:4582) shfl.sync.idx.b32 %r935|%p645, %r8945, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x74b8 (main.1.sm_70.ptx:4586) @%p4342 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7520 (main.1.sm_70.ptx:4602) shfl.sync.idx.b32 %r939|%p649, %r8945, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x7540 (main.1.sm_70.ptx:4606) @%p4342 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75a8 (main.1.sm_70.ptx:4622) shfl.sync.idx.b32 %r943|%p653, %r8945, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x75c8 (main.1.sm_70.ptx:4626) @%p4342 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7630 (main.1.sm_70.ptx:4642) add.s32 %r24824, %r24824, 1;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7640 (main.1.sm_70.ptx:4644) @%p4346 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7648 (main.1.sm_70.ptx:4646) xor.b32 %r9008, %r6024, 41;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x76d0 (main.1.sm_70.ptx:4665) @%p4348 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7738 (main.1.sm_70.ptx:4681) shfl.sync.idx.b32 %r958|%p661, %r9017, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x7758 (main.1.sm_70.ptx:4685) @%p4348 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77c0 (main.1.sm_70.ptx:4701) shfl.sync.idx.b32 %r962|%p665, %r9017, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x77e0 (main.1.sm_70.ptx:4705) @%p4348 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7848 (main.1.sm_70.ptx:4721) shfl.sync.idx.b32 %r966|%p669, %r9017, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7868 (main.1.sm_70.ptx:4725) @%p4348 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78d0 (main.1.sm_70.ptx:4741) add.s32 %r24825, %r24825, 1;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x78e0 (main.1.sm_70.ptx:4743) @%p4352 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78e8 (main.1.sm_70.ptx:4745) xor.b32 %r9080, %r6024, 42;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7970 (main.1.sm_70.ptx:4764) @%p4354 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79d8 (main.1.sm_70.ptx:4780) shfl.sync.idx.b32 %r981|%p677, %r9089, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x79f8 (main.1.sm_70.ptx:4784) @%p4354 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a60 (main.1.sm_70.ptx:4800) shfl.sync.idx.b32 %r985|%p681, %r9089, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x7a80 (main.1.sm_70.ptx:4804) @%p4354 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae8 (main.1.sm_70.ptx:4820) shfl.sync.idx.b32 %r989|%p685, %r9089, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x7b08 (main.1.sm_70.ptx:4824) @%p4354 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b70 (main.1.sm_70.ptx:4840) add.s32 %r24826, %r24826, 1;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7b80 (main.1.sm_70.ptx:4842) @%p4358 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b88 (main.1.sm_70.ptx:4844) xor.b32 %r9152, %r6024, 43;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x7c10 (main.1.sm_70.ptx:4863) @%p4360 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c78 (main.1.sm_70.ptx:4879) shfl.sync.idx.b32 %r1004|%p693, %r9161, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x7c98 (main.1.sm_70.ptx:4883) @%p4360 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d00 (main.1.sm_70.ptx:4899) shfl.sync.idx.b32 %r1008|%p697, %r9161, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x7d20 (main.1.sm_70.ptx:4903) @%p4360 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d88 (main.1.sm_70.ptx:4919) shfl.sync.idx.b32 %r1012|%p701, %r9161, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7da8 (main.1.sm_70.ptx:4923) @%p4360 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e10 (main.1.sm_70.ptx:4939) add.s32 %r24827, %r24827, 1;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7e20 (main.1.sm_70.ptx:4941) @%p4364 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e28 (main.1.sm_70.ptx:4943) xor.b32 %r9224, %r6024, 44;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7eb0 (main.1.sm_70.ptx:4962) @%p4366 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f18 (main.1.sm_70.ptx:4978) shfl.sync.idx.b32 %r1027|%p709, %r9233, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7f38 (main.1.sm_70.ptx:4982) @%p4366 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fa0 (main.1.sm_70.ptx:4998) shfl.sync.idx.b32 %r1031|%p713, %r9233, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7fc0 (main.1.sm_70.ptx:5002) @%p4366 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8028 (main.1.sm_70.ptx:5018) shfl.sync.idx.b32 %r1035|%p717, %r9233, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x8048 (main.1.sm_70.ptx:5022) @%p4366 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80b0 (main.1.sm_70.ptx:5038) add.s32 %r24828, %r24828, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x80c0 (main.1.sm_70.ptx:5040) @%p4370 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80c8 (main.1.sm_70.ptx:5042) xor.b32 %r9296, %r6024, 45;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x8150 (main.1.sm_70.ptx:5061) @%p4372 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81b8 (main.1.sm_70.ptx:5077) shfl.sync.idx.b32 %r1050|%p725, %r9305, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x81d8 (main.1.sm_70.ptx:5081) @%p4372 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8240 (main.1.sm_70.ptx:5097) shfl.sync.idx.b32 %r1054|%p729, %r9305, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x8260 (main.1.sm_70.ptx:5101) @%p4372 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82c8 (main.1.sm_70.ptx:5117) shfl.sync.idx.b32 %r1058|%p733, %r9305, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x82e8 (main.1.sm_70.ptx:5121) @%p4372 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (main.1.sm_70.ptx:5137) add.s32 %r24829, %r24829, 1;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x8360 (main.1.sm_70.ptx:5139) @%p4376 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8368 (main.1.sm_70.ptx:5141) xor.b32 %r9368, %r6024, 46;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x83f0 (main.1.sm_70.ptx:5160) @%p4378 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8458 (main.1.sm_70.ptx:5176) shfl.sync.idx.b32 %r1073|%p741, %r9377, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x8478 (main.1.sm_70.ptx:5180) @%p4378 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e0 (main.1.sm_70.ptx:5196) shfl.sync.idx.b32 %r1077|%p745, %r9377, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x8500 (main.1.sm_70.ptx:5200) @%p4378 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8568 (main.1.sm_70.ptx:5216) shfl.sync.idx.b32 %r1081|%p749, %r9377, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8588 (main.1.sm_70.ptx:5220) @%p4378 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85f0 (main.1.sm_70.ptx:5236) add.s32 %r24830, %r24830, 1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8600 (main.1.sm_70.ptx:5238) @%p4382 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8608 (main.1.sm_70.ptx:5240) xor.b32 %r9440, %r6024, 47;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8690 (main.1.sm_70.ptx:5259) @%p4384 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86f8 (main.1.sm_70.ptx:5275) shfl.sync.idx.b32 %r1096|%p757, %r9449, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8718 (main.1.sm_70.ptx:5279) @%p4384 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8780 (main.1.sm_70.ptx:5295) shfl.sync.idx.b32 %r1100|%p761, %r9449, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x87a0 (main.1.sm_70.ptx:5299) @%p4384 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8808 (main.1.sm_70.ptx:5315) shfl.sync.idx.b32 %r1104|%p765, %r9449, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8828 (main.1.sm_70.ptx:5319) @%p4384 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8890 (main.1.sm_70.ptx:5335) add.s32 %r24831, %r24831, 1;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x88a0 (main.1.sm_70.ptx:5337) @%p4388 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88a8 (main.1.sm_70.ptx:5339) xor.b32 %r9512, %r6024, 48;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8930 (main.1.sm_70.ptx:5358) @%p4390 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8998 (main.1.sm_70.ptx:5374) shfl.sync.idx.b32 %r1119|%p773, %r9521, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x89b8 (main.1.sm_70.ptx:5378) @%p4390 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a20 (main.1.sm_70.ptx:5394) shfl.sync.idx.b32 %r1123|%p777, %r9521, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x8a40 (main.1.sm_70.ptx:5398) @%p4390 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8aa8 (main.1.sm_70.ptx:5414) shfl.sync.idx.b32 %r1127|%p781, %r9521, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8ac8 (main.1.sm_70.ptx:5418) @%p4390 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (main.1.sm_70.ptx:5434) add.s32 %r24832, %r24832, 1;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8b40 (main.1.sm_70.ptx:5436) @%p4394 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b48 (main.1.sm_70.ptx:5438) xor.b32 %r9584, %r6024, 49;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8bd0 (main.1.sm_70.ptx:5457) @%p4396 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c38 (main.1.sm_70.ptx:5473) shfl.sync.idx.b32 %r1142|%p789, %r9593, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x8c58 (main.1.sm_70.ptx:5477) @%p4396 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cc0 (main.1.sm_70.ptx:5493) shfl.sync.idx.b32 %r1146|%p793, %r9593, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x8ce0 (main.1.sm_70.ptx:5497) @%p4396 bra BB0_503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d48 (main.1.sm_70.ptx:5513) shfl.sync.idx.b32 %r1150|%p797, %r9593, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8d68 (main.1.sm_70.ptx:5517) @%p4396 bra BB0_505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (main.1.sm_70.ptx:5533) add.s32 %r24833, %r24833, 1;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8de0 (main.1.sm_70.ptx:5535) @%p4400 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8de8 (main.1.sm_70.ptx:5537) xor.b32 %r9656, %r6024, 50;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8e70 (main.1.sm_70.ptx:5556) @%p4402 bra BB0_509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ed8 (main.1.sm_70.ptx:5572) shfl.sync.idx.b32 %r1165|%p805, %r9665, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8ef8 (main.1.sm_70.ptx:5576) @%p4402 bra BB0_511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f60 (main.1.sm_70.ptx:5592) shfl.sync.idx.b32 %r1169|%p809, %r9665, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8f80 (main.1.sm_70.ptx:5596) @%p4402 bra BB0_513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fe8 (main.1.sm_70.ptx:5612) shfl.sync.idx.b32 %r1173|%p813, %r9665, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x9008 (main.1.sm_70.ptx:5616) @%p4402 bra BB0_515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9070 (main.1.sm_70.ptx:5632) add.s32 %r24834, %r24834, 1;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x9080 (main.1.sm_70.ptx:5634) @%p4406 bra BB0_507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9088 (main.1.sm_70.ptx:5636) xor.b32 %r9728, %r6024, 51;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x9110 (main.1.sm_70.ptx:5655) @%p4408 bra BB0_519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9178 (main.1.sm_70.ptx:5671) shfl.sync.idx.b32 %r1188|%p821, %r9737, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x9198 (main.1.sm_70.ptx:5675) @%p4408 bra BB0_521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9200 (main.1.sm_70.ptx:5691) shfl.sync.idx.b32 %r1192|%p825, %r9737, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x9220 (main.1.sm_70.ptx:5695) @%p4408 bra BB0_523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9288 (main.1.sm_70.ptx:5711) shfl.sync.idx.b32 %r1196|%p829, %r9737, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x92a8 (main.1.sm_70.ptx:5715) @%p4408 bra BB0_525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9310 (main.1.sm_70.ptx:5731) add.s32 %r24835, %r24835, 1;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x9320 (main.1.sm_70.ptx:5733) @%p4412 bra BB0_517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9328 (main.1.sm_70.ptx:5735) xor.b32 %r9800, %r6024, 52;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x93b0 (main.1.sm_70.ptx:5754) @%p4414 bra BB0_529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9418 (main.1.sm_70.ptx:5770) shfl.sync.idx.b32 %r1211|%p837, %r9809, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x9438 (main.1.sm_70.ptx:5774) @%p4414 bra BB0_531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94a0 (main.1.sm_70.ptx:5790) shfl.sync.idx.b32 %r1215|%p841, %r9809, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x94c0 (main.1.sm_70.ptx:5794) @%p4414 bra BB0_533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9528 (main.1.sm_70.ptx:5810) shfl.sync.idx.b32 %r1219|%p845, %r9809, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x9548 (main.1.sm_70.ptx:5814) @%p4414 bra BB0_535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95b0 (main.1.sm_70.ptx:5830) add.s32 %r24836, %r24836, 1;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x95c0 (main.1.sm_70.ptx:5832) @%p4418 bra BB0_527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95c8 (main.1.sm_70.ptx:5834) xor.b32 %r9872, %r6024, 53;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x9650 (main.1.sm_70.ptx:5853) @%p4420 bra BB0_539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96b8 (main.1.sm_70.ptx:5869) shfl.sync.idx.b32 %r1234|%p853, %r9881, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x96d8 (main.1.sm_70.ptx:5873) @%p4420 bra BB0_541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9740 (main.1.sm_70.ptx:5889) shfl.sync.idx.b32 %r1238|%p857, %r9881, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x9760 (main.1.sm_70.ptx:5893) @%p4420 bra BB0_543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c8 (main.1.sm_70.ptx:5909) shfl.sync.idx.b32 %r1242|%p861, %r9881, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x97e8 (main.1.sm_70.ptx:5913) @%p4420 bra BB0_545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9850 (main.1.sm_70.ptx:5929) add.s32 %r24837, %r24837, 1;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x9860 (main.1.sm_70.ptx:5931) @%p4424 bra BB0_537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9868 (main.1.sm_70.ptx:5933) xor.b32 %r9944, %r6024, 54;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x98f0 (main.1.sm_70.ptx:5952) @%p4426 bra BB0_549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9958 (main.1.sm_70.ptx:5968) shfl.sync.idx.b32 %r1257|%p869, %r9953, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x9978 (main.1.sm_70.ptx:5972) @%p4426 bra BB0_551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99e0 (main.1.sm_70.ptx:5988) shfl.sync.idx.b32 %r1261|%p873, %r9953, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x9a00 (main.1.sm_70.ptx:5992) @%p4426 bra BB0_553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a68 (main.1.sm_70.ptx:6008) shfl.sync.idx.b32 %r1265|%p877, %r9953, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x9a88 (main.1.sm_70.ptx:6012) @%p4426 bra BB0_555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9af0 (main.1.sm_70.ptx:6028) add.s32 %r24838, %r24838, 1;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x9b00 (main.1.sm_70.ptx:6030) @%p4430 bra BB0_547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b08 (main.1.sm_70.ptx:6032) xor.b32 %r10016, %r6024, 55;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x9b90 (main.1.sm_70.ptx:6051) @%p4432 bra BB0_559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9bf8 (main.1.sm_70.ptx:6067) shfl.sync.idx.b32 %r1280|%p885, %r10025, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x9c18 (main.1.sm_70.ptx:6071) @%p4432 bra BB0_561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c80 (main.1.sm_70.ptx:6087) shfl.sync.idx.b32 %r1284|%p889, %r10025, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x9ca0 (main.1.sm_70.ptx:6091) @%p4432 bra BB0_563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d08 (main.1.sm_70.ptx:6107) shfl.sync.idx.b32 %r1288|%p893, %r10025, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x9d28 (main.1.sm_70.ptx:6111) @%p4432 bra BB0_565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d90 (main.1.sm_70.ptx:6127) add.s32 %r24839, %r24839, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x9da0 (main.1.sm_70.ptx:6129) @%p4436 bra BB0_557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9da8 (main.1.sm_70.ptx:6131) xor.b32 %r10088, %r6024, 56;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x9e30 (main.1.sm_70.ptx:6150) @%p4438 bra BB0_569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e98 (main.1.sm_70.ptx:6166) shfl.sync.idx.b32 %r1303|%p901, %r10097, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x9eb8 (main.1.sm_70.ptx:6170) @%p4438 bra BB0_571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f20 (main.1.sm_70.ptx:6186) shfl.sync.idx.b32 %r1307|%p905, %r10097, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x9f40 (main.1.sm_70.ptx:6190) @%p4438 bra BB0_573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9fa8 (main.1.sm_70.ptx:6206) shfl.sync.idx.b32 %r1311|%p909, %r10097, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x9fc8 (main.1.sm_70.ptx:6210) @%p4438 bra BB0_575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa030 (main.1.sm_70.ptx:6226) add.s32 %r24840, %r24840, 1;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0xa040 (main.1.sm_70.ptx:6228) @%p4442 bra BB0_567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa048 (main.1.sm_70.ptx:6230) xor.b32 %r10160, %r6024, 57;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0xa0d0 (main.1.sm_70.ptx:6249) @%p4444 bra BB0_579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa138 (main.1.sm_70.ptx:6265) shfl.sync.idx.b32 %r1326|%p917, %r10169, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0xa158 (main.1.sm_70.ptx:6269) @%p4444 bra BB0_581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1c0 (main.1.sm_70.ptx:6285) shfl.sync.idx.b32 %r1330|%p921, %r10169, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0xa1e0 (main.1.sm_70.ptx:6289) @%p4444 bra BB0_583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa248 (main.1.sm_70.ptx:6305) shfl.sync.idx.b32 %r1334|%p925, %r10169, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0xa268 (main.1.sm_70.ptx:6309) @%p4444 bra BB0_585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2d0 (main.1.sm_70.ptx:6325) add.s32 %r24841, %r24841, 1;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0xa2e0 (main.1.sm_70.ptx:6327) @%p4448 bra BB0_577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2e8 (main.1.sm_70.ptx:6329) xor.b32 %r10232, %r6024, 58;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0xa370 (main.1.sm_70.ptx:6348) @%p4450 bra BB0_589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa3d8 (main.1.sm_70.ptx:6364) shfl.sync.idx.b32 %r1349|%p933, %r10241, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0xa3f8 (main.1.sm_70.ptx:6368) @%p4450 bra BB0_591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa460 (main.1.sm_70.ptx:6384) shfl.sync.idx.b32 %r1353|%p937, %r10241, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0xa480 (main.1.sm_70.ptx:6388) @%p4450 bra BB0_593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa4e8 (main.1.sm_70.ptx:6404) shfl.sync.idx.b32 %r1357|%p941, %r10241, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0xa508 (main.1.sm_70.ptx:6408) @%p4450 bra BB0_595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa570 (main.1.sm_70.ptx:6424) add.s32 %r24842, %r24842, 1;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0xa580 (main.1.sm_70.ptx:6426) @%p4454 bra BB0_587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa588 (main.1.sm_70.ptx:6428) xor.b32 %r10304, %r6024, 59;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0xa610 (main.1.sm_70.ptx:6447) @%p4456 bra BB0_599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa678 (main.1.sm_70.ptx:6463) shfl.sync.idx.b32 %r1372|%p949, %r10313, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0xa698 (main.1.sm_70.ptx:6467) @%p4456 bra BB0_601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa700 (main.1.sm_70.ptx:6483) shfl.sync.idx.b32 %r1376|%p953, %r10313, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0xa720 (main.1.sm_70.ptx:6487) @%p4456 bra BB0_603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa788 (main.1.sm_70.ptx:6503) shfl.sync.idx.b32 %r1380|%p957, %r10313, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0xa7a8 (main.1.sm_70.ptx:6507) @%p4456 bra BB0_605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa810 (main.1.sm_70.ptx:6523) add.s32 %r24843, %r24843, 1;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0xa820 (main.1.sm_70.ptx:6525) @%p4460 bra BB0_597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa828 (main.1.sm_70.ptx:6527) xor.b32 %r10376, %r6024, 60;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0xa8b0 (main.1.sm_70.ptx:6546) @%p4462 bra BB0_609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa918 (main.1.sm_70.ptx:6562) shfl.sync.idx.b32 %r1395|%p965, %r10385, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0xa938 (main.1.sm_70.ptx:6566) @%p4462 bra BB0_611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9a0 (main.1.sm_70.ptx:6582) shfl.sync.idx.b32 %r1399|%p969, %r10385, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0xa9c0 (main.1.sm_70.ptx:6586) @%p4462 bra BB0_613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa28 (main.1.sm_70.ptx:6602) shfl.sync.idx.b32 %r1403|%p973, %r10385, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0xaa48 (main.1.sm_70.ptx:6606) @%p4462 bra BB0_615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaab0 (main.1.sm_70.ptx:6622) add.s32 %r24844, %r24844, 1;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0xaac0 (main.1.sm_70.ptx:6624) @%p4466 bra BB0_607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaac8 (main.1.sm_70.ptx:6626) xor.b32 %r10448, %r6024, 61;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0xab50 (main.1.sm_70.ptx:6645) @%p4468 bra BB0_619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xabb8 (main.1.sm_70.ptx:6661) shfl.sync.idx.b32 %r1418|%p981, %r10457, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0xabd8 (main.1.sm_70.ptx:6665) @%p4468 bra BB0_621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xac40 (main.1.sm_70.ptx:6681) shfl.sync.idx.b32 %r1422|%p985, %r10457, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0xac60 (main.1.sm_70.ptx:6685) @%p4468 bra BB0_623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacc8 (main.1.sm_70.ptx:6701) shfl.sync.idx.b32 %r1426|%p989, %r10457, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0xace8 (main.1.sm_70.ptx:6705) @%p4468 bra BB0_625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad50 (main.1.sm_70.ptx:6721) add.s32 %r24845, %r24845, 1;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0xad60 (main.1.sm_70.ptx:6723) @%p4472 bra BB0_617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xad68 (main.1.sm_70.ptx:6725) xor.b32 %r10520, %r6024, 62;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0xadf0 (main.1.sm_70.ptx:6744) @%p4474 bra BB0_629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae58 (main.1.sm_70.ptx:6760) shfl.sync.idx.b32 %r1441|%p997, %r10529, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0xae78 (main.1.sm_70.ptx:6764) @%p4474 bra BB0_631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaee0 (main.1.sm_70.ptx:6780) shfl.sync.idx.b32 %r1445|%p1001, %r10529, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0xaf00 (main.1.sm_70.ptx:6784) @%p4474 bra BB0_633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf68 (main.1.sm_70.ptx:6800) shfl.sync.idx.b32 %r1449|%p1005, %r10529, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0xaf88 (main.1.sm_70.ptx:6804) @%p4474 bra BB0_635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff0 (main.1.sm_70.ptx:6820) add.s32 %r24846, %r24846, 1;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0xb000 (main.1.sm_70.ptx:6822) @%p4478 bra BB0_627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb008 (main.1.sm_70.ptx:6824) xor.b32 %r10592, %r6024, 63;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0xb090 (main.1.sm_70.ptx:6843) @%p4480 bra BB0_639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb0f8 (main.1.sm_70.ptx:6859) shfl.sync.idx.b32 %r1464|%p1013, %r10601, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0xb118 (main.1.sm_70.ptx:6863) @%p4480 bra BB0_641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb180 (main.1.sm_70.ptx:6879) shfl.sync.idx.b32 %r1468|%p1017, %r10601, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0xb1a0 (main.1.sm_70.ptx:6883) @%p4480 bra BB0_643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb208 (main.1.sm_70.ptx:6899) shfl.sync.idx.b32 %r1472|%p1021, %r10601, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0xb228 (main.1.sm_70.ptx:6903) @%p4480 bra BB0_645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb290 (main.1.sm_70.ptx:6919) add.s32 %r24847, %r24847, 1;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0xb2a0 (main.1.sm_70.ptx:6921) @%p4484 bra BB0_637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2a8 (main.1.sm_70.ptx:6923) xor.b32 %r10664, %r6024, 64;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0xb330 (main.1.sm_70.ptx:6942) @%p4486 bra BB0_649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb398 (main.1.sm_70.ptx:6958) shfl.sync.idx.b32 %r1487|%p1029, %r10673, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0xb3b8 (main.1.sm_70.ptx:6962) @%p4486 bra BB0_651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb420 (main.1.sm_70.ptx:6978) shfl.sync.idx.b32 %r1491|%p1033, %r10673, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0xb440 (main.1.sm_70.ptx:6982) @%p4486 bra BB0_653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4a8 (main.1.sm_70.ptx:6998) shfl.sync.idx.b32 %r1495|%p1037, %r10673, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0xb4c8 (main.1.sm_70.ptx:7002) @%p4486 bra BB0_655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb530 (main.1.sm_70.ptx:7018) add.s32 %r24848, %r24848, 1;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0xb540 (main.1.sm_70.ptx:7020) @%p4490 bra BB0_647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb548 (main.1.sm_70.ptx:7022) xor.b32 %r10736, %r6024, 65;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0xb5d0 (main.1.sm_70.ptx:7041) @%p4492 bra BB0_659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb638 (main.1.sm_70.ptx:7057) shfl.sync.idx.b32 %r1510|%p1045, %r10745, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0xb658 (main.1.sm_70.ptx:7061) @%p4492 bra BB0_661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6c0 (main.1.sm_70.ptx:7077) shfl.sync.idx.b32 %r1514|%p1049, %r10745, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0xb6e0 (main.1.sm_70.ptx:7081) @%p4492 bra BB0_663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb748 (main.1.sm_70.ptx:7097) shfl.sync.idx.b32 %r1518|%p1053, %r10745, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0xb768 (main.1.sm_70.ptx:7101) @%p4492 bra BB0_665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7d0 (main.1.sm_70.ptx:7117) add.s32 %r24849, %r24849, 1;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0xb7e0 (main.1.sm_70.ptx:7119) @%p4496 bra BB0_657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb7e8 (main.1.sm_70.ptx:7121) xor.b32 %r10808, %r6024, 66;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0xb870 (main.1.sm_70.ptx:7140) @%p4498 bra BB0_669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb8d8 (main.1.sm_70.ptx:7156) shfl.sync.idx.b32 %r1533|%p1061, %r10817, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0xb8f8 (main.1.sm_70.ptx:7160) @%p4498 bra BB0_671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb960 (main.1.sm_70.ptx:7176) shfl.sync.idx.b32 %r1537|%p1065, %r10817, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0xb980 (main.1.sm_70.ptx:7180) @%p4498 bra BB0_673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb9e8 (main.1.sm_70.ptx:7196) shfl.sync.idx.b32 %r1541|%p1069, %r10817, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0xba08 (main.1.sm_70.ptx:7200) @%p4498 bra BB0_675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba70 (main.1.sm_70.ptx:7216) add.s32 %r24850, %r24850, 1;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0xba80 (main.1.sm_70.ptx:7218) @%p4502 bra BB0_667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba88 (main.1.sm_70.ptx:7220) xor.b32 %r10880, %r6024, 67;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0xbb10 (main.1.sm_70.ptx:7239) @%p4504 bra BB0_679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb78 (main.1.sm_70.ptx:7255) shfl.sync.idx.b32 %r1556|%p1077, %r10889, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0xbb98 (main.1.sm_70.ptx:7259) @%p4504 bra BB0_681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc00 (main.1.sm_70.ptx:7275) shfl.sync.idx.b32 %r1560|%p1081, %r10889, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0xbc20 (main.1.sm_70.ptx:7279) @%p4504 bra BB0_683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbc88 (main.1.sm_70.ptx:7295) shfl.sync.idx.b32 %r1564|%p1085, %r10889, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0xbca8 (main.1.sm_70.ptx:7299) @%p4504 bra BB0_685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd10 (main.1.sm_70.ptx:7315) add.s32 %r24851, %r24851, 1;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0xbd20 (main.1.sm_70.ptx:7317) @%p4508 bra BB0_677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbd28 (main.1.sm_70.ptx:7319) xor.b32 %r10952, %r6024, 68;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0xbdb0 (main.1.sm_70.ptx:7338) @%p4510 bra BB0_689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbe18 (main.1.sm_70.ptx:7354) shfl.sync.idx.b32 %r1579|%p1093, %r10961, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0xbe38 (main.1.sm_70.ptx:7358) @%p4510 bra BB0_691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbea0 (main.1.sm_70.ptx:7374) shfl.sync.idx.b32 %r1583|%p1097, %r10961, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0xbec0 (main.1.sm_70.ptx:7378) @%p4510 bra BB0_693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbf28 (main.1.sm_70.ptx:7394) shfl.sync.idx.b32 %r1587|%p1101, %r10961, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0xbf48 (main.1.sm_70.ptx:7398) @%p4510 bra BB0_695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfb0 (main.1.sm_70.ptx:7414) add.s32 %r24852, %r24852, 1;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0xbfc0 (main.1.sm_70.ptx:7416) @%p4514 bra BB0_687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbfc8 (main.1.sm_70.ptx:7418) xor.b32 %r11024, %r6024, 69;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0xc050 (main.1.sm_70.ptx:7437) @%p4516 bra BB0_699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc0b8 (main.1.sm_70.ptx:7453) shfl.sync.idx.b32 %r1602|%p1109, %r11033, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0xc0d8 (main.1.sm_70.ptx:7457) @%p4516 bra BB0_701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc140 (main.1.sm_70.ptx:7473) shfl.sync.idx.b32 %r1606|%p1113, %r11033, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0xc160 (main.1.sm_70.ptx:7477) @%p4516 bra BB0_703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc1c8 (main.1.sm_70.ptx:7493) shfl.sync.idx.b32 %r1610|%p1117, %r11033, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0xc1e8 (main.1.sm_70.ptx:7497) @%p4516 bra BB0_705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc250 (main.1.sm_70.ptx:7513) add.s32 %r24853, %r24853, 1;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0xc260 (main.1.sm_70.ptx:7515) @%p4520 bra BB0_697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc268 (main.1.sm_70.ptx:7517) xor.b32 %r11096, %r6024, 70;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0xc2f0 (main.1.sm_70.ptx:7536) @%p4522 bra BB0_709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc358 (main.1.sm_70.ptx:7552) shfl.sync.idx.b32 %r1625|%p1125, %r11105, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0xc378 (main.1.sm_70.ptx:7556) @%p4522 bra BB0_711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc3e0 (main.1.sm_70.ptx:7572) shfl.sync.idx.b32 %r1629|%p1129, %r11105, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0xc400 (main.1.sm_70.ptx:7576) @%p4522 bra BB0_713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc468 (main.1.sm_70.ptx:7592) shfl.sync.idx.b32 %r1633|%p1133, %r11105, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0xc488 (main.1.sm_70.ptx:7596) @%p4522 bra BB0_715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc4f0 (main.1.sm_70.ptx:7612) add.s32 %r24854, %r24854, 1;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0xc500 (main.1.sm_70.ptx:7614) @%p4526 bra BB0_707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc508 (main.1.sm_70.ptx:7616) xor.b32 %r11168, %r6024, 71;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0xc590 (main.1.sm_70.ptx:7635) @%p4528 bra BB0_719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc5f8 (main.1.sm_70.ptx:7651) shfl.sync.idx.b32 %r1648|%p1141, %r11177, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0xc618 (main.1.sm_70.ptx:7655) @%p4528 bra BB0_721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc680 (main.1.sm_70.ptx:7671) shfl.sync.idx.b32 %r1652|%p1145, %r11177, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0xc6a0 (main.1.sm_70.ptx:7675) @%p4528 bra BB0_723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc708 (main.1.sm_70.ptx:7691) shfl.sync.idx.b32 %r1656|%p1149, %r11177, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0xc728 (main.1.sm_70.ptx:7695) @%p4528 bra BB0_725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc790 (main.1.sm_70.ptx:7711) add.s32 %r24855, %r24855, 1;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0xc7a0 (main.1.sm_70.ptx:7713) @%p4532 bra BB0_717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc7a8 (main.1.sm_70.ptx:7715) xor.b32 %r11240, %r6024, 72;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0xc830 (main.1.sm_70.ptx:7734) @%p4534 bra BB0_729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc898 (main.1.sm_70.ptx:7750) shfl.sync.idx.b32 %r1671|%p1157, %r11249, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0xc8b8 (main.1.sm_70.ptx:7754) @%p4534 bra BB0_731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc920 (main.1.sm_70.ptx:7770) shfl.sync.idx.b32 %r1675|%p1161, %r11249, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0xc940 (main.1.sm_70.ptx:7774) @%p4534 bra BB0_733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc9a8 (main.1.sm_70.ptx:7790) shfl.sync.idx.b32 %r1679|%p1165, %r11249, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0xc9c8 (main.1.sm_70.ptx:7794) @%p4534 bra BB0_735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca30 (main.1.sm_70.ptx:7810) add.s32 %r24856, %r24856, 1;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0xca40 (main.1.sm_70.ptx:7812) @%p4538 bra BB0_727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xca48 (main.1.sm_70.ptx:7814) xor.b32 %r11312, %r6024, 73;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0xcad0 (main.1.sm_70.ptx:7833) @%p4540 bra BB0_739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcb38 (main.1.sm_70.ptx:7849) shfl.sync.idx.b32 %r1694|%p1173, %r11321, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0xcb58 (main.1.sm_70.ptx:7853) @%p4540 bra BB0_741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcbc0 (main.1.sm_70.ptx:7869) shfl.sync.idx.b32 %r1698|%p1177, %r11321, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0xcbe0 (main.1.sm_70.ptx:7873) @%p4540 bra BB0_743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc48 (main.1.sm_70.ptx:7889) shfl.sync.idx.b32 %r1702|%p1181, %r11321, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0xcc68 (main.1.sm_70.ptx:7893) @%p4540 bra BB0_745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xccd0 (main.1.sm_70.ptx:7909) add.s32 %r24857, %r24857, 1;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0xcce0 (main.1.sm_70.ptx:7911) @%p4544 bra BB0_737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcce8 (main.1.sm_70.ptx:7913) xor.b32 %r11384, %r6024, 74;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0xcd70 (main.1.sm_70.ptx:7932) @%p4546 bra BB0_749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcdd8 (main.1.sm_70.ptx:7948) shfl.sync.idx.b32 %r1717|%p1189, %r11393, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0xcdf8 (main.1.sm_70.ptx:7952) @%p4546 bra BB0_751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xce60 (main.1.sm_70.ptx:7968) shfl.sync.idx.b32 %r1721|%p1193, %r11393, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0xce80 (main.1.sm_70.ptx:7972) @%p4546 bra BB0_753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcee8 (main.1.sm_70.ptx:7988) shfl.sync.idx.b32 %r1725|%p1197, %r11393, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0xcf08 (main.1.sm_70.ptx:7992) @%p4546 bra BB0_755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf70 (main.1.sm_70.ptx:8008) add.s32 %r24858, %r24858, 1;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0xcf80 (main.1.sm_70.ptx:8010) @%p4550 bra BB0_747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcf88 (main.1.sm_70.ptx:8012) xor.b32 %r11456, %r6024, 75;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0xd010 (main.1.sm_70.ptx:8031) @%p4552 bra BB0_759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd078 (main.1.sm_70.ptx:8047) shfl.sync.idx.b32 %r1740|%p1205, %r11465, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0xd098 (main.1.sm_70.ptx:8051) @%p4552 bra BB0_761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd100 (main.1.sm_70.ptx:8067) shfl.sync.idx.b32 %r1744|%p1209, %r11465, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0xd120 (main.1.sm_70.ptx:8071) @%p4552 bra BB0_763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd188 (main.1.sm_70.ptx:8087) shfl.sync.idx.b32 %r1748|%p1213, %r11465, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0xd1a8 (main.1.sm_70.ptx:8091) @%p4552 bra BB0_765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd210 (main.1.sm_70.ptx:8107) add.s32 %r24859, %r24859, 1;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0xd220 (main.1.sm_70.ptx:8109) @%p4556 bra BB0_757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd228 (main.1.sm_70.ptx:8111) xor.b32 %r11528, %r6024, 76;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0xd2b0 (main.1.sm_70.ptx:8130) @%p4558 bra BB0_769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd318 (main.1.sm_70.ptx:8146) shfl.sync.idx.b32 %r1763|%p1221, %r11537, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0xd338 (main.1.sm_70.ptx:8150) @%p4558 bra BB0_771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd3a0 (main.1.sm_70.ptx:8166) shfl.sync.idx.b32 %r1767|%p1225, %r11537, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0xd3c0 (main.1.sm_70.ptx:8170) @%p4558 bra BB0_773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd428 (main.1.sm_70.ptx:8186) shfl.sync.idx.b32 %r1771|%p1229, %r11537, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0xd448 (main.1.sm_70.ptx:8190) @%p4558 bra BB0_775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4b0 (main.1.sm_70.ptx:8206) add.s32 %r24860, %r24860, 1;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0xd4c0 (main.1.sm_70.ptx:8208) @%p4562 bra BB0_767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd4c8 (main.1.sm_70.ptx:8210) xor.b32 %r11600, %r6024, 77;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0xd550 (main.1.sm_70.ptx:8229) @%p4564 bra BB0_779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd5b8 (main.1.sm_70.ptx:8245) shfl.sync.idx.b32 %r1786|%p1237, %r11609, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0xd5d8 (main.1.sm_70.ptx:8249) @%p4564 bra BB0_781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd640 (main.1.sm_70.ptx:8265) shfl.sync.idx.b32 %r1790|%p1241, %r11609, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0xd660 (main.1.sm_70.ptx:8269) @%p4564 bra BB0_783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd6c8 (main.1.sm_70.ptx:8285) shfl.sync.idx.b32 %r1794|%p1245, %r11609, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0xd6e8 (main.1.sm_70.ptx:8289) @%p4564 bra BB0_785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (main.1.sm_70.ptx:8305) add.s32 %r24861, %r24861, 1;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0xd760 (main.1.sm_70.ptx:8307) @%p4568 bra BB0_777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd768 (main.1.sm_70.ptx:8309) xor.b32 %r11672, %r6024, 78;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0xd7f0 (main.1.sm_70.ptx:8328) @%p4570 bra BB0_789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd858 (main.1.sm_70.ptx:8344) shfl.sync.idx.b32 %r1809|%p1253, %r11681, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0xd878 (main.1.sm_70.ptx:8348) @%p4570 bra BB0_791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd8e0 (main.1.sm_70.ptx:8364) shfl.sync.idx.b32 %r1813|%p1257, %r11681, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0xd900 (main.1.sm_70.ptx:8368) @%p4570 bra BB0_793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd968 (main.1.sm_70.ptx:8384) shfl.sync.idx.b32 %r1817|%p1261, %r11681, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0xd988 (main.1.sm_70.ptx:8388) @%p4570 bra BB0_795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9f0 (main.1.sm_70.ptx:8404) add.s32 %r24862, %r24862, 1;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0xda00 (main.1.sm_70.ptx:8406) @%p4574 bra BB0_787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xda08 (main.1.sm_70.ptx:8408) xor.b32 %r11744, %r6024, 79;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0xda90 (main.1.sm_70.ptx:8427) @%p4576 bra BB0_799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdaf8 (main.1.sm_70.ptx:8443) shfl.sync.idx.b32 %r1832|%p1269, %r11753, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0xdb18 (main.1.sm_70.ptx:8447) @%p4576 bra BB0_801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdb80 (main.1.sm_70.ptx:8463) shfl.sync.idx.b32 %r1836|%p1273, %r11753, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0xdba0 (main.1.sm_70.ptx:8467) @%p4576 bra BB0_803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc08 (main.1.sm_70.ptx:8483) shfl.sync.idx.b32 %r1840|%p1277, %r11753, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0xdc28 (main.1.sm_70.ptx:8487) @%p4576 bra BB0_805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdc90 (main.1.sm_70.ptx:8503) add.s32 %r24863, %r24863, 1;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0xdca0 (main.1.sm_70.ptx:8505) @%p4580 bra BB0_797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdca8 (main.1.sm_70.ptx:8507) xor.b32 %r11816, %r6024, 80;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0xdd30 (main.1.sm_70.ptx:8526) @%p4582 bra BB0_809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd98 (main.1.sm_70.ptx:8542) shfl.sync.idx.b32 %r1855|%p1285, %r11825, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0xddb8 (main.1.sm_70.ptx:8546) @%p4582 bra BB0_811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde20 (main.1.sm_70.ptx:8562) shfl.sync.idx.b32 %r1859|%p1289, %r11825, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0xde40 (main.1.sm_70.ptx:8566) @%p4582 bra BB0_813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdea8 (main.1.sm_70.ptx:8582) shfl.sync.idx.b32 %r1863|%p1293, %r11825, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0xdec8 (main.1.sm_70.ptx:8586) @%p4582 bra BB0_815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf30 (main.1.sm_70.ptx:8602) add.s32 %r24864, %r24864, 1;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0xdf40 (main.1.sm_70.ptx:8604) @%p4586 bra BB0_807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdf48 (main.1.sm_70.ptx:8606) xor.b32 %r11888, %r6024, 81;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0xdfd0 (main.1.sm_70.ptx:8625) @%p4588 bra BB0_819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe038 (main.1.sm_70.ptx:8641) shfl.sync.idx.b32 %r1878|%p1301, %r11897, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0xe058 (main.1.sm_70.ptx:8645) @%p4588 bra BB0_821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe0c0 (main.1.sm_70.ptx:8661) shfl.sync.idx.b32 %r1882|%p1305, %r11897, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0xe0e0 (main.1.sm_70.ptx:8665) @%p4588 bra BB0_823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe148 (main.1.sm_70.ptx:8681) shfl.sync.idx.b32 %r1886|%p1309, %r11897, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0xe168 (main.1.sm_70.ptx:8685) @%p4588 bra BB0_825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1d0 (main.1.sm_70.ptx:8701) add.s32 %r24865, %r24865, 1;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0xe1e0 (main.1.sm_70.ptx:8703) @%p4592 bra BB0_817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe1e8 (main.1.sm_70.ptx:8705) xor.b32 %r11960, %r6024, 82;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0xe270 (main.1.sm_70.ptx:8724) @%p4594 bra BB0_829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2d8 (main.1.sm_70.ptx:8740) shfl.sync.idx.b32 %r1901|%p1317, %r11969, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0xe2f8 (main.1.sm_70.ptx:8744) @%p4594 bra BB0_831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe360 (main.1.sm_70.ptx:8760) shfl.sync.idx.b32 %r1905|%p1321, %r11969, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0xe380 (main.1.sm_70.ptx:8764) @%p4594 bra BB0_833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe3e8 (main.1.sm_70.ptx:8780) shfl.sync.idx.b32 %r1909|%p1325, %r11969, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0xe408 (main.1.sm_70.ptx:8784) @%p4594 bra BB0_835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe470 (main.1.sm_70.ptx:8800) add.s32 %r24866, %r24866, 1;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0xe480 (main.1.sm_70.ptx:8802) @%p4598 bra BB0_827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe488 (main.1.sm_70.ptx:8804) xor.b32 %r12032, %r6024, 83;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0xe510 (main.1.sm_70.ptx:8823) @%p4600 bra BB0_839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe578 (main.1.sm_70.ptx:8839) shfl.sync.idx.b32 %r1924|%p1333, %r12041, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0xe598 (main.1.sm_70.ptx:8843) @%p4600 bra BB0_841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe600 (main.1.sm_70.ptx:8859) shfl.sync.idx.b32 %r1928|%p1337, %r12041, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0xe620 (main.1.sm_70.ptx:8863) @%p4600 bra BB0_843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe688 (main.1.sm_70.ptx:8879) shfl.sync.idx.b32 %r1932|%p1341, %r12041, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0xe6a8 (main.1.sm_70.ptx:8883) @%p4600 bra BB0_845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe710 (main.1.sm_70.ptx:8899) add.s32 %r24867, %r24867, 1;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0xe720 (main.1.sm_70.ptx:8901) @%p4604 bra BB0_837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe728 (main.1.sm_70.ptx:8903) xor.b32 %r12104, %r6024, 84;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0xe7b0 (main.1.sm_70.ptx:8922) @%p4606 bra BB0_849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe818 (main.1.sm_70.ptx:8938) shfl.sync.idx.b32 %r1947|%p1349, %r12113, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0xe838 (main.1.sm_70.ptx:8942) @%p4606 bra BB0_851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe8a0 (main.1.sm_70.ptx:8958) shfl.sync.idx.b32 %r1951|%p1353, %r12113, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0xe8c0 (main.1.sm_70.ptx:8962) @%p4606 bra BB0_853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe928 (main.1.sm_70.ptx:8978) shfl.sync.idx.b32 %r1955|%p1357, %r12113, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0xe948 (main.1.sm_70.ptx:8982) @%p4606 bra BB0_855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9b0 (main.1.sm_70.ptx:8998) add.s32 %r24868, %r24868, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0xe9c0 (main.1.sm_70.ptx:9000) @%p4610 bra BB0_847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9c8 (main.1.sm_70.ptx:9002) xor.b32 %r12176, %r6024, 85;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0xea50 (main.1.sm_70.ptx:9021) @%p4612 bra BB0_859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeab8 (main.1.sm_70.ptx:9037) shfl.sync.idx.b32 %r1970|%p1365, %r12185, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0xead8 (main.1.sm_70.ptx:9041) @%p4612 bra BB0_861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb40 (main.1.sm_70.ptx:9057) shfl.sync.idx.b32 %r1974|%p1369, %r12185, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0xeb60 (main.1.sm_70.ptx:9061) @%p4612 bra BB0_863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebc8 (main.1.sm_70.ptx:9077) shfl.sync.idx.b32 %r1978|%p1373, %r12185, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0xebe8 (main.1.sm_70.ptx:9081) @%p4612 bra BB0_865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec50 (main.1.sm_70.ptx:9097) add.s32 %r24869, %r24869, 1;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0xec60 (main.1.sm_70.ptx:9099) @%p4616 bra BB0_857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec68 (main.1.sm_70.ptx:9101) xor.b32 %r12248, %r6024, 86;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0xecf0 (main.1.sm_70.ptx:9120) @%p4618 bra BB0_869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed58 (main.1.sm_70.ptx:9136) shfl.sync.idx.b32 %r1993|%p1381, %r12257, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0xed78 (main.1.sm_70.ptx:9140) @%p4618 bra BB0_871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xede0 (main.1.sm_70.ptx:9156) shfl.sync.idx.b32 %r1997|%p1385, %r12257, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0xee00 (main.1.sm_70.ptx:9160) @%p4618 bra BB0_873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xee68 (main.1.sm_70.ptx:9176) shfl.sync.idx.b32 %r2001|%p1389, %r12257, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0xee88 (main.1.sm_70.ptx:9180) @%p4618 bra BB0_875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeef0 (main.1.sm_70.ptx:9196) add.s32 %r24870, %r24870, 1;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0xef00 (main.1.sm_70.ptx:9198) @%p4622 bra BB0_867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xef08 (main.1.sm_70.ptx:9200) xor.b32 %r12320, %r6024, 87;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0xef90 (main.1.sm_70.ptx:9219) @%p4624 bra BB0_879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeff8 (main.1.sm_70.ptx:9235) shfl.sync.idx.b32 %r2016|%p1397, %r12329, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0xf018 (main.1.sm_70.ptx:9239) @%p4624 bra BB0_881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf080 (main.1.sm_70.ptx:9255) shfl.sync.idx.b32 %r2020|%p1401, %r12329, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0xf0a0 (main.1.sm_70.ptx:9259) @%p4624 bra BB0_883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf108 (main.1.sm_70.ptx:9275) shfl.sync.idx.b32 %r2024|%p1405, %r12329, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0xf128 (main.1.sm_70.ptx:9279) @%p4624 bra BB0_885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf190 (main.1.sm_70.ptx:9295) add.s32 %r24871, %r24871, 1;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0xf1a0 (main.1.sm_70.ptx:9297) @%p4628 bra BB0_877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1a8 (main.1.sm_70.ptx:9299) xor.b32 %r12392, %r6024, 88;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0xf230 (main.1.sm_70.ptx:9318) @%p4630 bra BB0_889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf298 (main.1.sm_70.ptx:9334) shfl.sync.idx.b32 %r2039|%p1413, %r12401, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0xf2b8 (main.1.sm_70.ptx:9338) @%p4630 bra BB0_891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf320 (main.1.sm_70.ptx:9354) shfl.sync.idx.b32 %r2043|%p1417, %r12401, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0xf340 (main.1.sm_70.ptx:9358) @%p4630 bra BB0_893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf3a8 (main.1.sm_70.ptx:9374) shfl.sync.idx.b32 %r2047|%p1421, %r12401, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0xf3c8 (main.1.sm_70.ptx:9378) @%p4630 bra BB0_895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf430 (main.1.sm_70.ptx:9394) add.s32 %r24872, %r24872, 1;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0xf440 (main.1.sm_70.ptx:9396) @%p4634 bra BB0_887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf448 (main.1.sm_70.ptx:9398) xor.b32 %r12464, %r6024, 89;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0xf4d0 (main.1.sm_70.ptx:9417) @%p4636 bra BB0_899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf538 (main.1.sm_70.ptx:9433) shfl.sync.idx.b32 %r2062|%p1429, %r12473, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0xf558 (main.1.sm_70.ptx:9437) @%p4636 bra BB0_901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf5c0 (main.1.sm_70.ptx:9453) shfl.sync.idx.b32 %r2066|%p1433, %r12473, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0xf5e0 (main.1.sm_70.ptx:9457) @%p4636 bra BB0_903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf648 (main.1.sm_70.ptx:9473) shfl.sync.idx.b32 %r2070|%p1437, %r12473, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0xf668 (main.1.sm_70.ptx:9477) @%p4636 bra BB0_905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6d0 (main.1.sm_70.ptx:9493) add.s32 %r24873, %r24873, 1;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0xf6e0 (main.1.sm_70.ptx:9495) @%p4640 bra BB0_897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6e8 (main.1.sm_70.ptx:9497) xor.b32 %r12536, %r6024, 90;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0xf770 (main.1.sm_70.ptx:9516) @%p4642 bra BB0_909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf7d8 (main.1.sm_70.ptx:9532) shfl.sync.idx.b32 %r2085|%p1445, %r12545, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0xf7f8 (main.1.sm_70.ptx:9536) @%p4642 bra BB0_911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf860 (main.1.sm_70.ptx:9552) shfl.sync.idx.b32 %r2089|%p1449, %r12545, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0xf880 (main.1.sm_70.ptx:9556) @%p4642 bra BB0_913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8e8 (main.1.sm_70.ptx:9572) shfl.sync.idx.b32 %r2093|%p1453, %r12545, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0xf908 (main.1.sm_70.ptx:9576) @%p4642 bra BB0_915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf970 (main.1.sm_70.ptx:9592) add.s32 %r24874, %r24874, 1;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0xf980 (main.1.sm_70.ptx:9594) @%p4646 bra BB0_907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf988 (main.1.sm_70.ptx:9596) xor.b32 %r12608, %r6024, 91;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0xfa10 (main.1.sm_70.ptx:9615) @%p4648 bra BB0_919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (main.1.sm_70.ptx:9631) shfl.sync.idx.b32 %r2108|%p1461, %r12617, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0xfa98 (main.1.sm_70.ptx:9635) @%p4648 bra BB0_921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb00 (main.1.sm_70.ptx:9651) shfl.sync.idx.b32 %r2112|%p1465, %r12617, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0xfb20 (main.1.sm_70.ptx:9655) @%p4648 bra BB0_923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb88 (main.1.sm_70.ptx:9671) shfl.sync.idx.b32 %r2116|%p1469, %r12617, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0xfba8 (main.1.sm_70.ptx:9675) @%p4648 bra BB0_925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc10 (main.1.sm_70.ptx:9691) add.s32 %r24875, %r24875, 1;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0xfc20 (main.1.sm_70.ptx:9693) @%p4652 bra BB0_917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc28 (main.1.sm_70.ptx:9695) xor.b32 %r12680, %r6024, 92;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0xfcb0 (main.1.sm_70.ptx:9714) @%p4654 bra BB0_929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd18 (main.1.sm_70.ptx:9730) shfl.sync.idx.b32 %r2131|%p1477, %r12689, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0xfd38 (main.1.sm_70.ptx:9734) @%p4654 bra BB0_931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfda0 (main.1.sm_70.ptx:9750) shfl.sync.idx.b32 %r2135|%p1481, %r12689, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0xfdc0 (main.1.sm_70.ptx:9754) @%p4654 bra BB0_933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe28 (main.1.sm_70.ptx:9770) shfl.sync.idx.b32 %r2139|%p1485, %r12689, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0xfe48 (main.1.sm_70.ptx:9774) @%p4654 bra BB0_935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfeb0 (main.1.sm_70.ptx:9790) add.s32 %r24876, %r24876, 1;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0xfec0 (main.1.sm_70.ptx:9792) @%p4658 bra BB0_927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfec8 (main.1.sm_70.ptx:9794) xor.b32 %r12752, %r6024, 93;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0xff50 (main.1.sm_70.ptx:9813) @%p4660 bra BB0_939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffb8 (main.1.sm_70.ptx:9829) shfl.sync.idx.b32 %r2154|%p1493, %r12761, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0xffd8 (main.1.sm_70.ptx:9833) @%p4660 bra BB0_941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10040 (main.1.sm_70.ptx:9849) shfl.sync.idx.b32 %r2158|%p1497, %r12761, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x10060 (main.1.sm_70.ptx:9853) @%p4660 bra BB0_943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100c8 (main.1.sm_70.ptx:9869) shfl.sync.idx.b32 %r2162|%p1501, %r12761, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x100e8 (main.1.sm_70.ptx:9873) @%p4660 bra BB0_945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10150 (main.1.sm_70.ptx:9889) add.s32 %r24877, %r24877, 1;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x10160 (main.1.sm_70.ptx:9891) @%p4664 bra BB0_937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10168 (main.1.sm_70.ptx:9893) xor.b32 %r12824, %r6024, 94;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x101f0 (main.1.sm_70.ptx:9912) @%p4666 bra BB0_949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10258 (main.1.sm_70.ptx:9928) shfl.sync.idx.b32 %r2177|%p1509, %r12833, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x10278 (main.1.sm_70.ptx:9932) @%p4666 bra BB0_951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102e0 (main.1.sm_70.ptx:9948) shfl.sync.idx.b32 %r2181|%p1513, %r12833, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x10300 (main.1.sm_70.ptx:9952) @%p4666 bra BB0_953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10368 (main.1.sm_70.ptx:9968) shfl.sync.idx.b32 %r2185|%p1517, %r12833, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x10388 (main.1.sm_70.ptx:9972) @%p4666 bra BB0_955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103f0 (main.1.sm_70.ptx:9988) add.s32 %r24878, %r24878, 1;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x10400 (main.1.sm_70.ptx:9990) @%p4670 bra BB0_947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10408 (main.1.sm_70.ptx:9992) xor.b32 %r12896, %r6024, 95;
GPGPU-Sim PTX: 480 (potential) branch divergence @  PC=0x10490 (main.1.sm_70.ptx:10011) @%p4672 bra BB0_959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104f8 (main.1.sm_70.ptx:10027) shfl.sync.idx.b32 %r2200|%p1525, %r12905, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 481 (potential) branch divergence @  PC=0x10518 (main.1.sm_70.ptx:10031) @%p4672 bra BB0_961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10580 (main.1.sm_70.ptx:10047) shfl.sync.idx.b32 %r2204|%p1529, %r12905, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 482 (potential) branch divergence @  PC=0x105a0 (main.1.sm_70.ptx:10051) @%p4672 bra BB0_963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10608 (main.1.sm_70.ptx:10067) shfl.sync.idx.b32 %r2208|%p1533, %r12905, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 483 (potential) branch divergence @  PC=0x10628 (main.1.sm_70.ptx:10071) @%p4672 bra BB0_965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10690 (main.1.sm_70.ptx:10087) add.s32 %r24879, %r24879, 1;
GPGPU-Sim PTX: 484 (potential) branch divergence @  PC=0x106a0 (main.1.sm_70.ptx:10089) @%p4676 bra BB0_957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x106a8 (main.1.sm_70.ptx:10091) xor.b32 %r12968, %r6024, 96;
GPGPU-Sim PTX: 485 (potential) branch divergence @  PC=0x10730 (main.1.sm_70.ptx:10110) @%p4678 bra BB0_969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10798 (main.1.sm_70.ptx:10126) shfl.sync.idx.b32 %r2223|%p1541, %r12977, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 486 (potential) branch divergence @  PC=0x107b8 (main.1.sm_70.ptx:10130) @%p4678 bra BB0_971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10820 (main.1.sm_70.ptx:10146) shfl.sync.idx.b32 %r2227|%p1545, %r12977, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 487 (potential) branch divergence @  PC=0x10840 (main.1.sm_70.ptx:10150) @%p4678 bra BB0_973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108a8 (main.1.sm_70.ptx:10166) shfl.sync.idx.b32 %r2231|%p1549, %r12977, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 488 (potential) branch divergence @  PC=0x108c8 (main.1.sm_70.ptx:10170) @%p4678 bra BB0_975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10930 (main.1.sm_70.ptx:10186) add.s32 %r24880, %r24880, 1;
GPGPU-Sim PTX: 489 (potential) branch divergence @  PC=0x10940 (main.1.sm_70.ptx:10188) @%p4682 bra BB0_967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10948 (main.1.sm_70.ptx:10190) xor.b32 %r13040, %r6024, 97;
GPGPU-Sim PTX: 490 (potential) branch divergence @  PC=0x109d0 (main.1.sm_70.ptx:10209) @%p4684 bra BB0_979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a38 (main.1.sm_70.ptx:10225) shfl.sync.idx.b32 %r2246|%p1557, %r13049, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 491 (potential) branch divergence @  PC=0x10a58 (main.1.sm_70.ptx:10229) @%p4684 bra BB0_981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ac0 (main.1.sm_70.ptx:10245) shfl.sync.idx.b32 %r2250|%p1561, %r13049, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 492 (potential) branch divergence @  PC=0x10ae0 (main.1.sm_70.ptx:10249) @%p4684 bra BB0_983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b48 (main.1.sm_70.ptx:10265) shfl.sync.idx.b32 %r2254|%p1565, %r13049, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 493 (potential) branch divergence @  PC=0x10b68 (main.1.sm_70.ptx:10269) @%p4684 bra BB0_985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bd0 (main.1.sm_70.ptx:10285) add.s32 %r24881, %r24881, 1;
GPGPU-Sim PTX: 494 (potential) branch divergence @  PC=0x10be0 (main.1.sm_70.ptx:10287) @%p4688 bra BB0_977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10be8 (main.1.sm_70.ptx:10289) xor.b32 %r13112, %r6024, 98;
GPGPU-Sim PTX: 495 (potential) branch divergence @  PC=0x10c70 (main.1.sm_70.ptx:10308) @%p4690 bra BB0_989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10cd8 (main.1.sm_70.ptx:10324) shfl.sync.idx.b32 %r2269|%p1573, %r13121, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 496 (potential) branch divergence @  PC=0x10cf8 (main.1.sm_70.ptx:10328) @%p4690 bra BB0_991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d60 (main.1.sm_70.ptx:10344) shfl.sync.idx.b32 %r2273|%p1577, %r13121, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 497 (potential) branch divergence @  PC=0x10d80 (main.1.sm_70.ptx:10348) @%p4690 bra BB0_993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de8 (main.1.sm_70.ptx:10364) shfl.sync.idx.b32 %r2277|%p1581, %r13121, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 498 (potential) branch divergence @  PC=0x10e08 (main.1.sm_70.ptx:10368) @%p4690 bra BB0_995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e70 (main.1.sm_70.ptx:10384) add.s32 %r24882, %r24882, 1;
GPGPU-Sim PTX: 499 (potential) branch divergence @  PC=0x10e80 (main.1.sm_70.ptx:10386) @%p4694 bra BB0_987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10e88 (main.1.sm_70.ptx:10388) xor.b32 %r13184, %r6024, 99;
GPGPU-Sim PTX: 500 (potential) branch divergence @  PC=0x10f10 (main.1.sm_70.ptx:10407) @%p4696 bra BB0_999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f78 (main.1.sm_70.ptx:10423) shfl.sync.idx.b32 %r2292|%p1589, %r13193, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 501 (potential) branch divergence @  PC=0x10f98 (main.1.sm_70.ptx:10427) @%p4696 bra BB0_1001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11000 (main.1.sm_70.ptx:10443) shfl.sync.idx.b32 %r2296|%p1593, %r13193, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 502 (potential) branch divergence @  PC=0x11020 (main.1.sm_70.ptx:10447) @%p4696 bra BB0_1003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11088 (main.1.sm_70.ptx:10463) shfl.sync.idx.b32 %r2300|%p1597, %r13193, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 503 (potential) branch divergence @  PC=0x110a8 (main.1.sm_70.ptx:10467) @%p4696 bra BB0_1005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11110 (main.1.sm_70.ptx:10483) add.s32 %r24883, %r24883, 1;
GPGPU-Sim PTX: 504 (potential) branch divergence @  PC=0x11120 (main.1.sm_70.ptx:10485) @%p4700 bra BB0_997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11128 (main.1.sm_70.ptx:10487) xor.b32 %r13256, %r6024, 100;
GPGPU-Sim PTX: 505 (potential) branch divergence @  PC=0x111b0 (main.1.sm_70.ptx:10506) @%p4702 bra BB0_1009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11218 (main.1.sm_70.ptx:10522) shfl.sync.idx.b32 %r2315|%p1605, %r13265, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 506 (potential) branch divergence @  PC=0x11238 (main.1.sm_70.ptx:10526) @%p4702 bra BB0_1011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x112a0 (main.1.sm_70.ptx:10542) shfl.sync.idx.b32 %r2319|%p1609, %r13265, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 507 (potential) branch divergence @  PC=0x112c0 (main.1.sm_70.ptx:10546) @%p4702 bra BB0_1013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11328 (main.1.sm_70.ptx:10562) shfl.sync.idx.b32 %r2323|%p1613, %r13265, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 508 (potential) branch divergence @  PC=0x11348 (main.1.sm_70.ptx:10566) @%p4702 bra BB0_1015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113b0 (main.1.sm_70.ptx:10582) add.s32 %r24884, %r24884, 1;
GPGPU-Sim PTX: 509 (potential) branch divergence @  PC=0x113c0 (main.1.sm_70.ptx:10584) @%p4706 bra BB0_1007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x113c8 (main.1.sm_70.ptx:10586) xor.b32 %r13328, %r6024, 101;
GPGPU-Sim PTX: 510 (potential) branch divergence @  PC=0x11450 (main.1.sm_70.ptx:10605) @%p4708 bra BB0_1019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x114b8 (main.1.sm_70.ptx:10621) shfl.sync.idx.b32 %r2338|%p1621, %r13337, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 511 (potential) branch divergence @  PC=0x114d8 (main.1.sm_70.ptx:10625) @%p4708 bra BB0_1021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11540 (main.1.sm_70.ptx:10641) shfl.sync.idx.b32 %r2342|%p1625, %r13337, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 512 (potential) branch divergence @  PC=0x11560 (main.1.sm_70.ptx:10645) @%p4708 bra BB0_1023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x115c8 (main.1.sm_70.ptx:10661) shfl.sync.idx.b32 %r2346|%p1629, %r13337, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 513 (potential) branch divergence @  PC=0x115e8 (main.1.sm_70.ptx:10665) @%p4708 bra BB0_1025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11650 (main.1.sm_70.ptx:10681) add.s32 %r24885, %r24885, 1;
GPGPU-Sim PTX: 514 (potential) branch divergence @  PC=0x11660 (main.1.sm_70.ptx:10683) @%p4712 bra BB0_1017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11668 (main.1.sm_70.ptx:10685) xor.b32 %r13400, %r6024, 102;
GPGPU-Sim PTX: 515 (potential) branch divergence @  PC=0x116f0 (main.1.sm_70.ptx:10704) @%p4714 bra BB0_1029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11758 (main.1.sm_70.ptx:10720) shfl.sync.idx.b32 %r2361|%p1637, %r13409, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 516 (potential) branch divergence @  PC=0x11778 (main.1.sm_70.ptx:10724) @%p4714 bra BB0_1031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x117e0 (main.1.sm_70.ptx:10740) shfl.sync.idx.b32 %r2365|%p1641, %r13409, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 517 (potential) branch divergence @  PC=0x11800 (main.1.sm_70.ptx:10744) @%p4714 bra BB0_1033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11868 (main.1.sm_70.ptx:10760) shfl.sync.idx.b32 %r2369|%p1645, %r13409, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 518 (potential) branch divergence @  PC=0x11888 (main.1.sm_70.ptx:10764) @%p4714 bra BB0_1035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x118f0 (main.1.sm_70.ptx:10780) add.s32 %r24886, %r24886, 1;
GPGPU-Sim PTX: 519 (potential) branch divergence @  PC=0x11900 (main.1.sm_70.ptx:10782) @%p4718 bra BB0_1027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11908 (main.1.sm_70.ptx:10784) xor.b32 %r13472, %r6024, 103;
GPGPU-Sim PTX: 520 (potential) branch divergence @  PC=0x11990 (main.1.sm_70.ptx:10803) @%p4720 bra BB0_1039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x119f8 (main.1.sm_70.ptx:10819) shfl.sync.idx.b32 %r2384|%p1653, %r13481, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 521 (potential) branch divergence @  PC=0x11a18 (main.1.sm_70.ptx:10823) @%p4720 bra BB0_1041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11a80 (main.1.sm_70.ptx:10839) shfl.sync.idx.b32 %r2388|%p1657, %r13481, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 522 (potential) branch divergence @  PC=0x11aa0 (main.1.sm_70.ptx:10843) @%p4720 bra BB0_1043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b08 (main.1.sm_70.ptx:10859) shfl.sync.idx.b32 %r2392|%p1661, %r13481, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 523 (potential) branch divergence @  PC=0x11b28 (main.1.sm_70.ptx:10863) @%p4720 bra BB0_1045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b90 (main.1.sm_70.ptx:10879) add.s32 %r24887, %r24887, 1;
GPGPU-Sim PTX: 524 (potential) branch divergence @  PC=0x11ba0 (main.1.sm_70.ptx:10881) @%p4724 bra BB0_1037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11ba8 (main.1.sm_70.ptx:10883) xor.b32 %r13544, %r6024, 104;
GPGPU-Sim PTX: 525 (potential) branch divergence @  PC=0x11c30 (main.1.sm_70.ptx:10902) @%p4726 bra BB0_1049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c98 (main.1.sm_70.ptx:10918) shfl.sync.idx.b32 %r2407|%p1669, %r13553, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 526 (potential) branch divergence @  PC=0x11cb8 (main.1.sm_70.ptx:10922) @%p4726 bra BB0_1051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11d20 (main.1.sm_70.ptx:10938) shfl.sync.idx.b32 %r2411|%p1673, %r13553, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 527 (potential) branch divergence @  PC=0x11d40 (main.1.sm_70.ptx:10942) @%p4726 bra BB0_1053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11da8 (main.1.sm_70.ptx:10958) shfl.sync.idx.b32 %r2415|%p1677, %r13553, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 528 (potential) branch divergence @  PC=0x11dc8 (main.1.sm_70.ptx:10962) @%p4726 bra BB0_1055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e30 (main.1.sm_70.ptx:10978) add.s32 %r24888, %r24888, 1;
GPGPU-Sim PTX: 529 (potential) branch divergence @  PC=0x11e40 (main.1.sm_70.ptx:10980) @%p4730 bra BB0_1047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e48 (main.1.sm_70.ptx:10982) xor.b32 %r13616, %r6024, 105;
GPGPU-Sim PTX: 530 (potential) branch divergence @  PC=0x11ed0 (main.1.sm_70.ptx:11001) @%p4732 bra BB0_1059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f38 (main.1.sm_70.ptx:11017) shfl.sync.idx.b32 %r2430|%p1685, %r13625, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 531 (potential) branch divergence @  PC=0x11f58 (main.1.sm_70.ptx:11021) @%p4732 bra BB0_1061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc0 (main.1.sm_70.ptx:11037) shfl.sync.idx.b32 %r2434|%p1689, %r13625, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 532 (potential) branch divergence @  PC=0x11fe0 (main.1.sm_70.ptx:11041) @%p4732 bra BB0_1063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12048 (main.1.sm_70.ptx:11057) shfl.sync.idx.b32 %r2438|%p1693, %r13625, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 533 (potential) branch divergence @  PC=0x12068 (main.1.sm_70.ptx:11061) @%p4732 bra BB0_1065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120d0 (main.1.sm_70.ptx:11077) add.s32 %r24889, %r24889, 1;
GPGPU-Sim PTX: 534 (potential) branch divergence @  PC=0x120e0 (main.1.sm_70.ptx:11079) @%p4736 bra BB0_1057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120e8 (main.1.sm_70.ptx:11081) xor.b32 %r13688, %r6024, 106;
GPGPU-Sim PTX: 535 (potential) branch divergence @  PC=0x12170 (main.1.sm_70.ptx:11100) @%p4738 bra BB0_1069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x121d8 (main.1.sm_70.ptx:11116) shfl.sync.idx.b32 %r2453|%p1701, %r13697, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 536 (potential) branch divergence @  PC=0x121f8 (main.1.sm_70.ptx:11120) @%p4738 bra BB0_1071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12260 (main.1.sm_70.ptx:11136) shfl.sync.idx.b32 %r2457|%p1705, %r13697, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 537 (potential) branch divergence @  PC=0x12280 (main.1.sm_70.ptx:11140) @%p4738 bra BB0_1073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x122e8 (main.1.sm_70.ptx:11156) shfl.sync.idx.b32 %r2461|%p1709, %r13697, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 538 (potential) branch divergence @  PC=0x12308 (main.1.sm_70.ptx:11160) @%p4738 bra BB0_1075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12370 (main.1.sm_70.ptx:11176) add.s32 %r24890, %r24890, 1;
GPGPU-Sim PTX: 539 (potential) branch divergence @  PC=0x12380 (main.1.sm_70.ptx:11178) @%p4742 bra BB0_1067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12388 (main.1.sm_70.ptx:11180) xor.b32 %r13760, %r6024, 107;
GPGPU-Sim PTX: 540 (potential) branch divergence @  PC=0x12410 (main.1.sm_70.ptx:11199) @%p4744 bra BB0_1079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12478 (main.1.sm_70.ptx:11215) shfl.sync.idx.b32 %r2476|%p1717, %r13769, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 541 (potential) branch divergence @  PC=0x12498 (main.1.sm_70.ptx:11219) @%p4744 bra BB0_1081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12500 (main.1.sm_70.ptx:11235) shfl.sync.idx.b32 %r2480|%p1721, %r13769, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 542 (potential) branch divergence @  PC=0x12520 (main.1.sm_70.ptx:11239) @%p4744 bra BB0_1083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12588 (main.1.sm_70.ptx:11255) shfl.sync.idx.b32 %r2484|%p1725, %r13769, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 543 (potential) branch divergence @  PC=0x125a8 (main.1.sm_70.ptx:11259) @%p4744 bra BB0_1085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12610 (main.1.sm_70.ptx:11275) add.s32 %r24891, %r24891, 1;
GPGPU-Sim PTX: 544 (potential) branch divergence @  PC=0x12620 (main.1.sm_70.ptx:11277) @%p4748 bra BB0_1077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12628 (main.1.sm_70.ptx:11279) xor.b32 %r13832, %r6024, 108;
GPGPU-Sim PTX: 545 (potential) branch divergence @  PC=0x126b0 (main.1.sm_70.ptx:11298) @%p4750 bra BB0_1089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12718 (main.1.sm_70.ptx:11314) shfl.sync.idx.b32 %r2499|%p1733, %r13841, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 546 (potential) branch divergence @  PC=0x12738 (main.1.sm_70.ptx:11318) @%p4750 bra BB0_1091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127a0 (main.1.sm_70.ptx:11334) shfl.sync.idx.b32 %r2503|%p1737, %r13841, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 547 (potential) branch divergence @  PC=0x127c0 (main.1.sm_70.ptx:11338) @%p4750 bra BB0_1093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12828 (main.1.sm_70.ptx:11354) shfl.sync.idx.b32 %r2507|%p1741, %r13841, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 548 (potential) branch divergence @  PC=0x12848 (main.1.sm_70.ptx:11358) @%p4750 bra BB0_1095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128b0 (main.1.sm_70.ptx:11374) add.s32 %r24892, %r24892, 1;
GPGPU-Sim PTX: 549 (potential) branch divergence @  PC=0x128c0 (main.1.sm_70.ptx:11376) @%p4754 bra BB0_1087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128c8 (main.1.sm_70.ptx:11378) xor.b32 %r13904, %r6024, 109;
GPGPU-Sim PTX: 550 (potential) branch divergence @  PC=0x12950 (main.1.sm_70.ptx:11397) @%p4756 bra BB0_1099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x129b8 (main.1.sm_70.ptx:11413) shfl.sync.idx.b32 %r2522|%p1749, %r13913, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 551 (potential) branch divergence @  PC=0x129d8 (main.1.sm_70.ptx:11417) @%p4756 bra BB0_1101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a40 (main.1.sm_70.ptx:11433) shfl.sync.idx.b32 %r2526|%p1753, %r13913, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 552 (potential) branch divergence @  PC=0x12a60 (main.1.sm_70.ptx:11437) @%p4756 bra BB0_1103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ac8 (main.1.sm_70.ptx:11453) shfl.sync.idx.b32 %r2530|%p1757, %r13913, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 553 (potential) branch divergence @  PC=0x12ae8 (main.1.sm_70.ptx:11457) @%p4756 bra BB0_1105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b50 (main.1.sm_70.ptx:11473) add.s32 %r24893, %r24893, 1;
GPGPU-Sim PTX: 554 (potential) branch divergence @  PC=0x12b60 (main.1.sm_70.ptx:11475) @%p4760 bra BB0_1097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12b68 (main.1.sm_70.ptx:11477) xor.b32 %r13976, %r6024, 110;
GPGPU-Sim PTX: 555 (potential) branch divergence @  PC=0x12bf0 (main.1.sm_70.ptx:11496) @%p4762 bra BB0_1109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c58 (main.1.sm_70.ptx:11512) shfl.sync.idx.b32 %r2545|%p1765, %r13985, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 556 (potential) branch divergence @  PC=0x12c78 (main.1.sm_70.ptx:11516) @%p4762 bra BB0_1111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ce0 (main.1.sm_70.ptx:11532) shfl.sync.idx.b32 %r2549|%p1769, %r13985, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 557 (potential) branch divergence @  PC=0x12d00 (main.1.sm_70.ptx:11536) @%p4762 bra BB0_1113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d68 (main.1.sm_70.ptx:11552) shfl.sync.idx.b32 %r2553|%p1773, %r13985, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 558 (potential) branch divergence @  PC=0x12d88 (main.1.sm_70.ptx:11556) @%p4762 bra BB0_1115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12df0 (main.1.sm_70.ptx:11572) add.s32 %r24894, %r24894, 1;
GPGPU-Sim PTX: 559 (potential) branch divergence @  PC=0x12e00 (main.1.sm_70.ptx:11574) @%p4766 bra BB0_1107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12e08 (main.1.sm_70.ptx:11576) xor.b32 %r14048, %r6024, 111;
GPGPU-Sim PTX: 560 (potential) branch divergence @  PC=0x12e90 (main.1.sm_70.ptx:11595) @%p4768 bra BB0_1119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ef8 (main.1.sm_70.ptx:11611) shfl.sync.idx.b32 %r2568|%p1781, %r14057, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 561 (potential) branch divergence @  PC=0x12f18 (main.1.sm_70.ptx:11615) @%p4768 bra BB0_1121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f80 (main.1.sm_70.ptx:11631) shfl.sync.idx.b32 %r2572|%p1785, %r14057, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 562 (potential) branch divergence @  PC=0x12fa0 (main.1.sm_70.ptx:11635) @%p4768 bra BB0_1123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13008 (main.1.sm_70.ptx:11651) shfl.sync.idx.b32 %r2576|%p1789, %r14057, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 563 (potential) branch divergence @  PC=0x13028 (main.1.sm_70.ptx:11655) @%p4768 bra BB0_1125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13090 (main.1.sm_70.ptx:11671) add.s32 %r24895, %r24895, 1;
GPGPU-Sim PTX: 564 (potential) branch divergence @  PC=0x130a0 (main.1.sm_70.ptx:11673) @%p4772 bra BB0_1117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x130a8 (main.1.sm_70.ptx:11675) xor.b32 %r14120, %r6024, 112;
GPGPU-Sim PTX: 565 (potential) branch divergence @  PC=0x13130 (main.1.sm_70.ptx:11694) @%p4774 bra BB0_1129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13198 (main.1.sm_70.ptx:11710) shfl.sync.idx.b32 %r2591|%p1797, %r14129, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 566 (potential) branch divergence @  PC=0x131b8 (main.1.sm_70.ptx:11714) @%p4774 bra BB0_1131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13220 (main.1.sm_70.ptx:11730) shfl.sync.idx.b32 %r2595|%p1801, %r14129, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 567 (potential) branch divergence @  PC=0x13240 (main.1.sm_70.ptx:11734) @%p4774 bra BB0_1133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132a8 (main.1.sm_70.ptx:11750) shfl.sync.idx.b32 %r2599|%p1805, %r14129, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 568 (potential) branch divergence @  PC=0x132c8 (main.1.sm_70.ptx:11754) @%p4774 bra BB0_1135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13330 (main.1.sm_70.ptx:11770) add.s32 %r24896, %r24896, 1;
GPGPU-Sim PTX: 569 (potential) branch divergence @  PC=0x13340 (main.1.sm_70.ptx:11772) @%p4778 bra BB0_1127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13348 (main.1.sm_70.ptx:11774) xor.b32 %r14192, %r6024, 113;
GPGPU-Sim PTX: 570 (potential) branch divergence @  PC=0x133d0 (main.1.sm_70.ptx:11793) @%p4780 bra BB0_1139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13438 (main.1.sm_70.ptx:11809) shfl.sync.idx.b32 %r2614|%p1813, %r14201, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 571 (potential) branch divergence @  PC=0x13458 (main.1.sm_70.ptx:11813) @%p4780 bra BB0_1141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x134c0 (main.1.sm_70.ptx:11829) shfl.sync.idx.b32 %r2618|%p1817, %r14201, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 572 (potential) branch divergence @  PC=0x134e0 (main.1.sm_70.ptx:11833) @%p4780 bra BB0_1143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13548 (main.1.sm_70.ptx:11849) shfl.sync.idx.b32 %r2622|%p1821, %r14201, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 573 (potential) branch divergence @  PC=0x13568 (main.1.sm_70.ptx:11853) @%p4780 bra BB0_1145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135d0 (main.1.sm_70.ptx:11869) add.s32 %r24897, %r24897, 1;
GPGPU-Sim PTX: 574 (potential) branch divergence @  PC=0x135e0 (main.1.sm_70.ptx:11871) @%p4784 bra BB0_1137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x135e8 (main.1.sm_70.ptx:11873) xor.b32 %r14264, %r6024, 114;
GPGPU-Sim PTX: 575 (potential) branch divergence @  PC=0x13670 (main.1.sm_70.ptx:11892) @%p4786 bra BB0_1149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x136d8 (main.1.sm_70.ptx:11908) shfl.sync.idx.b32 %r2637|%p1829, %r14273, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 576 (potential) branch divergence @  PC=0x136f8 (main.1.sm_70.ptx:11912) @%p4786 bra BB0_1151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13760 (main.1.sm_70.ptx:11928) shfl.sync.idx.b32 %r2641|%p1833, %r14273, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 577 (potential) branch divergence @  PC=0x13780 (main.1.sm_70.ptx:11932) @%p4786 bra BB0_1153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (main.1.sm_70.ptx:11948) shfl.sync.idx.b32 %r2645|%p1837, %r14273, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 578 (potential) branch divergence @  PC=0x13808 (main.1.sm_70.ptx:11952) @%p4786 bra BB0_1155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13870 (main.1.sm_70.ptx:11968) add.s32 %r24898, %r24898, 1;
GPGPU-Sim PTX: 579 (potential) branch divergence @  PC=0x13880 (main.1.sm_70.ptx:11970) @%p4790 bra BB0_1147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13888 (main.1.sm_70.ptx:11972) xor.b32 %r14336, %r6024, 115;
GPGPU-Sim PTX: 580 (potential) branch divergence @  PC=0x13910 (main.1.sm_70.ptx:11991) @%p4792 bra BB0_1159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13978 (main.1.sm_70.ptx:12007) shfl.sync.idx.b32 %r2660|%p1845, %r14345, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 581 (potential) branch divergence @  PC=0x13998 (main.1.sm_70.ptx:12011) @%p4792 bra BB0_1161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a00 (main.1.sm_70.ptx:12027) shfl.sync.idx.b32 %r2664|%p1849, %r14345, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 582 (potential) branch divergence @  PC=0x13a20 (main.1.sm_70.ptx:12031) @%p4792 bra BB0_1163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a88 (main.1.sm_70.ptx:12047) shfl.sync.idx.b32 %r2668|%p1853, %r14345, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 583 (potential) branch divergence @  PC=0x13aa8 (main.1.sm_70.ptx:12051) @%p4792 bra BB0_1165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b10 (main.1.sm_70.ptx:12067) add.s32 %r24899, %r24899, 1;
GPGPU-Sim PTX: 584 (potential) branch divergence @  PC=0x13b20 (main.1.sm_70.ptx:12069) @%p4796 bra BB0_1157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b28 (main.1.sm_70.ptx:12071) xor.b32 %r14408, %r6024, 116;
GPGPU-Sim PTX: 585 (potential) branch divergence @  PC=0x13bb0 (main.1.sm_70.ptx:12090) @%p4798 bra BB0_1169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c18 (main.1.sm_70.ptx:12106) shfl.sync.idx.b32 %r2683|%p1861, %r14417, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 586 (potential) branch divergence @  PC=0x13c38 (main.1.sm_70.ptx:12110) @%p4798 bra BB0_1171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ca0 (main.1.sm_70.ptx:12126) shfl.sync.idx.b32 %r2687|%p1865, %r14417, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 587 (potential) branch divergence @  PC=0x13cc0 (main.1.sm_70.ptx:12130) @%p4798 bra BB0_1173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d28 (main.1.sm_70.ptx:12146) shfl.sync.idx.b32 %r2691|%p1869, %r14417, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 588 (potential) branch divergence @  PC=0x13d48 (main.1.sm_70.ptx:12150) @%p4798 bra BB0_1175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13db0 (main.1.sm_70.ptx:12166) add.s32 %r24900, %r24900, 1;
GPGPU-Sim PTX: 589 (potential) branch divergence @  PC=0x13dc0 (main.1.sm_70.ptx:12168) @%p4802 bra BB0_1167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc8 (main.1.sm_70.ptx:12170) xor.b32 %r14480, %r6024, 117;
GPGPU-Sim PTX: 590 (potential) branch divergence @  PC=0x13e50 (main.1.sm_70.ptx:12189) @%p4804 bra BB0_1179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13eb8 (main.1.sm_70.ptx:12205) shfl.sync.idx.b32 %r2706|%p1877, %r14489, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 591 (potential) branch divergence @  PC=0x13ed8 (main.1.sm_70.ptx:12209) @%p4804 bra BB0_1181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13f40 (main.1.sm_70.ptx:12225) shfl.sync.idx.b32 %r2710|%p1881, %r14489, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 592 (potential) branch divergence @  PC=0x13f60 (main.1.sm_70.ptx:12229) @%p4804 bra BB0_1183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13fc8 (main.1.sm_70.ptx:12245) shfl.sync.idx.b32 %r2714|%p1885, %r14489, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 593 (potential) branch divergence @  PC=0x13fe8 (main.1.sm_70.ptx:12249) @%p4804 bra BB0_1185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14050 (main.1.sm_70.ptx:12265) add.s32 %r24901, %r24901, 1;
GPGPU-Sim PTX: 594 (potential) branch divergence @  PC=0x14060 (main.1.sm_70.ptx:12267) @%p4808 bra BB0_1177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14068 (main.1.sm_70.ptx:12269) xor.b32 %r14552, %r6024, 118;
GPGPU-Sim PTX: 595 (potential) branch divergence @  PC=0x140f0 (main.1.sm_70.ptx:12288) @%p4810 bra BB0_1189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14158 (main.1.sm_70.ptx:12304) shfl.sync.idx.b32 %r2729|%p1893, %r14561, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 596 (potential) branch divergence @  PC=0x14178 (main.1.sm_70.ptx:12308) @%p4810 bra BB0_1191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141e0 (main.1.sm_70.ptx:12324) shfl.sync.idx.b32 %r2733|%p1897, %r14561, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 597 (potential) branch divergence @  PC=0x14200 (main.1.sm_70.ptx:12328) @%p4810 bra BB0_1193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14268 (main.1.sm_70.ptx:12344) shfl.sync.idx.b32 %r2737|%p1901, %r14561, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 598 (potential) branch divergence @  PC=0x14288 (main.1.sm_70.ptx:12348) @%p4810 bra BB0_1195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142f0 (main.1.sm_70.ptx:12364) add.s32 %r24902, %r24902, 1;
GPGPU-Sim PTX: 599 (potential) branch divergence @  PC=0x14300 (main.1.sm_70.ptx:12366) @%p4814 bra BB0_1187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14308 (main.1.sm_70.ptx:12368) xor.b32 %r14624, %r6024, 119;
GPGPU-Sim PTX: 600 (potential) branch divergence @  PC=0x14390 (main.1.sm_70.ptx:12387) @%p4816 bra BB0_1199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143f8 (main.1.sm_70.ptx:12403) shfl.sync.idx.b32 %r2752|%p1909, %r14633, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 601 (potential) branch divergence @  PC=0x14418 (main.1.sm_70.ptx:12407) @%p4816 bra BB0_1201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14480 (main.1.sm_70.ptx:12423) shfl.sync.idx.b32 %r2756|%p1913, %r14633, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 602 (potential) branch divergence @  PC=0x144a0 (main.1.sm_70.ptx:12427) @%p4816 bra BB0_1203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14508 (main.1.sm_70.ptx:12443) shfl.sync.idx.b32 %r2760|%p1917, %r14633, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 603 (potential) branch divergence @  PC=0x14528 (main.1.sm_70.ptx:12447) @%p4816 bra BB0_1205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14590 (main.1.sm_70.ptx:12463) add.s32 %r24903, %r24903, 1;
GPGPU-Sim PTX: 604 (potential) branch divergence @  PC=0x145a0 (main.1.sm_70.ptx:12465) @%p4820 bra BB0_1197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x145a8 (main.1.sm_70.ptx:12467) xor.b32 %r14696, %r6024, 120;
GPGPU-Sim PTX: 605 (potential) branch divergence @  PC=0x14630 (main.1.sm_70.ptx:12486) @%p4822 bra BB0_1209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14698 (main.1.sm_70.ptx:12502) shfl.sync.idx.b32 %r2775|%p1925, %r14705, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 606 (potential) branch divergence @  PC=0x146b8 (main.1.sm_70.ptx:12506) @%p4822 bra BB0_1211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14720 (main.1.sm_70.ptx:12522) shfl.sync.idx.b32 %r2779|%p1929, %r14705, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 607 (potential) branch divergence @  PC=0x14740 (main.1.sm_70.ptx:12526) @%p4822 bra BB0_1213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x147a8 (main.1.sm_70.ptx:12542) shfl.sync.idx.b32 %r2783|%p1933, %r14705, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 608 (potential) branch divergence @  PC=0x147c8 (main.1.sm_70.ptx:12546) @%p4822 bra BB0_1215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14830 (main.1.sm_70.ptx:12562) add.s32 %r24904, %r24904, 1;
GPGPU-Sim PTX: 609 (potential) branch divergence @  PC=0x14840 (main.1.sm_70.ptx:12564) @%p4826 bra BB0_1207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14848 (main.1.sm_70.ptx:12566) xor.b32 %r14768, %r6024, 121;
GPGPU-Sim PTX: 610 (potential) branch divergence @  PC=0x148d0 (main.1.sm_70.ptx:12585) @%p4828 bra BB0_1219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14938 (main.1.sm_70.ptx:12601) shfl.sync.idx.b32 %r2798|%p1941, %r14777, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 611 (potential) branch divergence @  PC=0x14958 (main.1.sm_70.ptx:12605) @%p4828 bra BB0_1221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x149c0 (main.1.sm_70.ptx:12621) shfl.sync.idx.b32 %r2802|%p1945, %r14777, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 612 (potential) branch divergence @  PC=0x149e0 (main.1.sm_70.ptx:12625) @%p4828 bra BB0_1223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14a48 (main.1.sm_70.ptx:12641) shfl.sync.idx.b32 %r2806|%p1949, %r14777, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 613 (potential) branch divergence @  PC=0x14a68 (main.1.sm_70.ptx:12645) @%p4828 bra BB0_1225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ad0 (main.1.sm_70.ptx:12661) add.s32 %r24905, %r24905, 1;
GPGPU-Sim PTX: 614 (potential) branch divergence @  PC=0x14ae0 (main.1.sm_70.ptx:12663) @%p4832 bra BB0_1217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ae8 (main.1.sm_70.ptx:12665) xor.b32 %r14840, %r6024, 122;
GPGPU-Sim PTX: 615 (potential) branch divergence @  PC=0x14b70 (main.1.sm_70.ptx:12684) @%p4834 bra BB0_1229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14bd8 (main.1.sm_70.ptx:12700) shfl.sync.idx.b32 %r2821|%p1957, %r14849, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 616 (potential) branch divergence @  PC=0x14bf8 (main.1.sm_70.ptx:12704) @%p4834 bra BB0_1231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14c60 (main.1.sm_70.ptx:12720) shfl.sync.idx.b32 %r2825|%p1961, %r14849, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 617 (potential) branch divergence @  PC=0x14c80 (main.1.sm_70.ptx:12724) @%p4834 bra BB0_1233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14ce8 (main.1.sm_70.ptx:12740) shfl.sync.idx.b32 %r2829|%p1965, %r14849, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 618 (potential) branch divergence @  PC=0x14d08 (main.1.sm_70.ptx:12744) @%p4834 bra BB0_1235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d70 (main.1.sm_70.ptx:12760) add.s32 %r24906, %r24906, 1;
GPGPU-Sim PTX: 619 (potential) branch divergence @  PC=0x14d80 (main.1.sm_70.ptx:12762) @%p4838 bra BB0_1227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d88 (main.1.sm_70.ptx:12764) xor.b32 %r14912, %r6024, 123;
GPGPU-Sim PTX: 620 (potential) branch divergence @  PC=0x14e10 (main.1.sm_70.ptx:12783) @%p4840 bra BB0_1239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e78 (main.1.sm_70.ptx:12799) shfl.sync.idx.b32 %r2844|%p1973, %r14921, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 621 (potential) branch divergence @  PC=0x14e98 (main.1.sm_70.ptx:12803) @%p4840 bra BB0_1241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f00 (main.1.sm_70.ptx:12819) shfl.sync.idx.b32 %r2848|%p1977, %r14921, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 622 (potential) branch divergence @  PC=0x14f20 (main.1.sm_70.ptx:12823) @%p4840 bra BB0_1243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14f88 (main.1.sm_70.ptx:12839) shfl.sync.idx.b32 %r2852|%p1981, %r14921, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 623 (potential) branch divergence @  PC=0x14fa8 (main.1.sm_70.ptx:12843) @%p4840 bra BB0_1245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15010 (main.1.sm_70.ptx:12859) add.s32 %r24907, %r24907, 1;
GPGPU-Sim PTX: 624 (potential) branch divergence @  PC=0x15020 (main.1.sm_70.ptx:12861) @%p4844 bra BB0_1237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (main.1.sm_70.ptx:12863) xor.b32 %r14984, %r6024, 124;
GPGPU-Sim PTX: 625 (potential) branch divergence @  PC=0x150b0 (main.1.sm_70.ptx:12882) @%p4846 bra BB0_1249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15118 (main.1.sm_70.ptx:12898) shfl.sync.idx.b32 %r2867|%p1989, %r14993, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 626 (potential) branch divergence @  PC=0x15138 (main.1.sm_70.ptx:12902) @%p4846 bra BB0_1251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x151a0 (main.1.sm_70.ptx:12918) shfl.sync.idx.b32 %r2871|%p1993, %r14993, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 627 (potential) branch divergence @  PC=0x151c0 (main.1.sm_70.ptx:12922) @%p4846 bra BB0_1253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15228 (main.1.sm_70.ptx:12938) shfl.sync.idx.b32 %r2875|%p1997, %r14993, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 628 (potential) branch divergence @  PC=0x15248 (main.1.sm_70.ptx:12942) @%p4846 bra BB0_1255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152b0 (main.1.sm_70.ptx:12958) add.s32 %r24908, %r24908, 1;
GPGPU-Sim PTX: 629 (potential) branch divergence @  PC=0x152c0 (main.1.sm_70.ptx:12960) @%p4850 bra BB0_1247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152c8 (main.1.sm_70.ptx:12962) xor.b32 %r15056, %r6024, 125;
GPGPU-Sim PTX: 630 (potential) branch divergence @  PC=0x15350 (main.1.sm_70.ptx:12981) @%p4852 bra BB0_1259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x153b8 (main.1.sm_70.ptx:12997) shfl.sync.idx.b32 %r2890|%p2005, %r15065, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 631 (potential) branch divergence @  PC=0x153d8 (main.1.sm_70.ptx:13001) @%p4852 bra BB0_1261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15440 (main.1.sm_70.ptx:13017) shfl.sync.idx.b32 %r2894|%p2009, %r15065, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 632 (potential) branch divergence @  PC=0x15460 (main.1.sm_70.ptx:13021) @%p4852 bra BB0_1263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x154c8 (main.1.sm_70.ptx:13037) shfl.sync.idx.b32 %r2898|%p2013, %r15065, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 633 (potential) branch divergence @  PC=0x154e8 (main.1.sm_70.ptx:13041) @%p4852 bra BB0_1265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15550 (main.1.sm_70.ptx:13057) add.s32 %r24909, %r24909, 1;
GPGPU-Sim PTX: 634 (potential) branch divergence @  PC=0x15560 (main.1.sm_70.ptx:13059) @%p4856 bra BB0_1257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15568 (main.1.sm_70.ptx:13061) xor.b32 %r15128, %r6024, 126;
GPGPU-Sim PTX: 635 (potential) branch divergence @  PC=0x155f0 (main.1.sm_70.ptx:13080) @%p4858 bra BB0_1269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15658 (main.1.sm_70.ptx:13096) shfl.sync.idx.b32 %r2913|%p2021, %r15137, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 636 (potential) branch divergence @  PC=0x15678 (main.1.sm_70.ptx:13100) @%p4858 bra BB0_1271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x156e0 (main.1.sm_70.ptx:13116) shfl.sync.idx.b32 %r2917|%p2025, %r15137, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 637 (potential) branch divergence @  PC=0x15700 (main.1.sm_70.ptx:13120) @%p4858 bra BB0_1273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15768 (main.1.sm_70.ptx:13136) shfl.sync.idx.b32 %r2921|%p2029, %r15137, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 638 (potential) branch divergence @  PC=0x15788 (main.1.sm_70.ptx:13140) @%p4858 bra BB0_1275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157f0 (main.1.sm_70.ptx:13156) add.s32 %r24910, %r24910, 1;
GPGPU-Sim PTX: 639 (potential) branch divergence @  PC=0x15800 (main.1.sm_70.ptx:13158) @%p4862 bra BB0_1267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15808 (main.1.sm_70.ptx:13160) xor.b32 %r15200, %r6024, 127;
GPGPU-Sim PTX: 640 (potential) branch divergence @  PC=0x15890 (main.1.sm_70.ptx:13179) @%p4864 bra BB0_1279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x158f8 (main.1.sm_70.ptx:13195) shfl.sync.idx.b32 %r2936|%p2037, %r15209, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 641 (potential) branch divergence @  PC=0x15918 (main.1.sm_70.ptx:13199) @%p4864 bra BB0_1281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15980 (main.1.sm_70.ptx:13215) shfl.sync.idx.b32 %r2940|%p2041, %r15209, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 642 (potential) branch divergence @  PC=0x159a0 (main.1.sm_70.ptx:13219) @%p4864 bra BB0_1283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a08 (main.1.sm_70.ptx:13235) shfl.sync.idx.b32 %r2944|%p2045, %r15209, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 643 (potential) branch divergence @  PC=0x15a28 (main.1.sm_70.ptx:13239) @%p4864 bra BB0_1285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15a90 (main.1.sm_70.ptx:13255) add.s32 %r24911, %r24911, 1;
GPGPU-Sim PTX: 644 (potential) branch divergence @  PC=0x15aa0 (main.1.sm_70.ptx:13257) @%p4868 bra BB0_1277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15aa8 (main.1.sm_70.ptx:13259) xor.b32 %r15272, %r6024, 128;
GPGPU-Sim PTX: 645 (potential) branch divergence @  PC=0x15b30 (main.1.sm_70.ptx:13278) @%p4870 bra BB0_1289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15b98 (main.1.sm_70.ptx:13294) shfl.sync.idx.b32 %r2959|%p2053, %r15281, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 646 (potential) branch divergence @  PC=0x15bb8 (main.1.sm_70.ptx:13298) @%p4870 bra BB0_1291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c20 (main.1.sm_70.ptx:13314) shfl.sync.idx.b32 %r2963|%p2057, %r15281, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 647 (potential) branch divergence @  PC=0x15c40 (main.1.sm_70.ptx:13318) @%p4870 bra BB0_1293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ca8 (main.1.sm_70.ptx:13334) shfl.sync.idx.b32 %r2967|%p2061, %r15281, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 648 (potential) branch divergence @  PC=0x15cc8 (main.1.sm_70.ptx:13338) @%p4870 bra BB0_1295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d30 (main.1.sm_70.ptx:13354) add.s32 %r24912, %r24912, 1;
GPGPU-Sim PTX: 649 (potential) branch divergence @  PC=0x15d40 (main.1.sm_70.ptx:13356) @%p4874 bra BB0_1287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d48 (main.1.sm_70.ptx:13358) xor.b32 %r15344, %r6024, 129;
GPGPU-Sim PTX: 650 (potential) branch divergence @  PC=0x15dd0 (main.1.sm_70.ptx:13377) @%p4876 bra BB0_1299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e38 (main.1.sm_70.ptx:13393) shfl.sync.idx.b32 %r2982|%p2069, %r15353, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 651 (potential) branch divergence @  PC=0x15e58 (main.1.sm_70.ptx:13397) @%p4876 bra BB0_1301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ec0 (main.1.sm_70.ptx:13413) shfl.sync.idx.b32 %r2986|%p2073, %r15353, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 652 (potential) branch divergence @  PC=0x15ee0 (main.1.sm_70.ptx:13417) @%p4876 bra BB0_1303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f48 (main.1.sm_70.ptx:13433) shfl.sync.idx.b32 %r2990|%p2077, %r15353, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 653 (potential) branch divergence @  PC=0x15f68 (main.1.sm_70.ptx:13437) @%p4876 bra BB0_1305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fd0 (main.1.sm_70.ptx:13453) add.s32 %r24913, %r24913, 1;
GPGPU-Sim PTX: 654 (potential) branch divergence @  PC=0x15fe0 (main.1.sm_70.ptx:13455) @%p4880 bra BB0_1297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fe8 (main.1.sm_70.ptx:13457) xor.b32 %r15416, %r6024, 130;
GPGPU-Sim PTX: 655 (potential) branch divergence @  PC=0x16070 (main.1.sm_70.ptx:13476) @%p4882 bra BB0_1309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160d8 (main.1.sm_70.ptx:13492) shfl.sync.idx.b32 %r3005|%p2085, %r15425, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 656 (potential) branch divergence @  PC=0x160f8 (main.1.sm_70.ptx:13496) @%p4882 bra BB0_1311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16160 (main.1.sm_70.ptx:13512) shfl.sync.idx.b32 %r3009|%p2089, %r15425, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 657 (potential) branch divergence @  PC=0x16180 (main.1.sm_70.ptx:13516) @%p4882 bra BB0_1313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x161e8 (main.1.sm_70.ptx:13532) shfl.sync.idx.b32 %r3013|%p2093, %r15425, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 658 (potential) branch divergence @  PC=0x16208 (main.1.sm_70.ptx:13536) @%p4882 bra BB0_1315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16270 (main.1.sm_70.ptx:13552) add.s32 %r24914, %r24914, 1;
GPGPU-Sim PTX: 659 (potential) branch divergence @  PC=0x16280 (main.1.sm_70.ptx:13554) @%p4886 bra BB0_1307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16288 (main.1.sm_70.ptx:13556) xor.b32 %r15488, %r6024, 131;
GPGPU-Sim PTX: 660 (potential) branch divergence @  PC=0x16310 (main.1.sm_70.ptx:13575) @%p4888 bra BB0_1319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16378 (main.1.sm_70.ptx:13591) shfl.sync.idx.b32 %r3028|%p2101, %r15497, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 661 (potential) branch divergence @  PC=0x16398 (main.1.sm_70.ptx:13595) @%p4888 bra BB0_1321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16400 (main.1.sm_70.ptx:13611) shfl.sync.idx.b32 %r3032|%p2105, %r15497, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 662 (potential) branch divergence @  PC=0x16420 (main.1.sm_70.ptx:13615) @%p4888 bra BB0_1323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16488 (main.1.sm_70.ptx:13631) shfl.sync.idx.b32 %r3036|%p2109, %r15497, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 663 (potential) branch divergence @  PC=0x164a8 (main.1.sm_70.ptx:13635) @%p4888 bra BB0_1325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16510 (main.1.sm_70.ptx:13651) add.s32 %r24915, %r24915, 1;
GPGPU-Sim PTX: 664 (potential) branch divergence @  PC=0x16520 (main.1.sm_70.ptx:13653) @%p4892 bra BB0_1317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16528 (main.1.sm_70.ptx:13655) xor.b32 %r15560, %r6024, 132;
GPGPU-Sim PTX: 665 (potential) branch divergence @  PC=0x165b0 (main.1.sm_70.ptx:13674) @%p4894 bra BB0_1329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16618 (main.1.sm_70.ptx:13690) shfl.sync.idx.b32 %r3051|%p2117, %r15569, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 666 (potential) branch divergence @  PC=0x16638 (main.1.sm_70.ptx:13694) @%p4894 bra BB0_1331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166a0 (main.1.sm_70.ptx:13710) shfl.sync.idx.b32 %r3055|%p2121, %r15569, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 667 (potential) branch divergence @  PC=0x166c0 (main.1.sm_70.ptx:13714) @%p4894 bra BB0_1333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16728 (main.1.sm_70.ptx:13730) shfl.sync.idx.b32 %r3059|%p2125, %r15569, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 668 (potential) branch divergence @  PC=0x16748 (main.1.sm_70.ptx:13734) @%p4894 bra BB0_1335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167b0 (main.1.sm_70.ptx:13750) add.s32 %r24916, %r24916, 1;
GPGPU-Sim PTX: 669 (potential) branch divergence @  PC=0x167c0 (main.1.sm_70.ptx:13752) @%p4898 bra BB0_1327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167c8 (main.1.sm_70.ptx:13754) xor.b32 %r15632, %r6024, 133;
GPGPU-Sim PTX: 670 (potential) branch divergence @  PC=0x16850 (main.1.sm_70.ptx:13773) @%p4900 bra BB0_1339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x168b8 (main.1.sm_70.ptx:13789) shfl.sync.idx.b32 %r3074|%p2133, %r15641, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 671 (potential) branch divergence @  PC=0x168d8 (main.1.sm_70.ptx:13793) @%p4900 bra BB0_1341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16940 (main.1.sm_70.ptx:13809) shfl.sync.idx.b32 %r3078|%p2137, %r15641, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 672 (potential) branch divergence @  PC=0x16960 (main.1.sm_70.ptx:13813) @%p4900 bra BB0_1343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x169c8 (main.1.sm_70.ptx:13829) shfl.sync.idx.b32 %r3082|%p2141, %r15641, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 673 (potential) branch divergence @  PC=0x169e8 (main.1.sm_70.ptx:13833) @%p4900 bra BB0_1345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a50 (main.1.sm_70.ptx:13849) add.s32 %r24917, %r24917, 1;
GPGPU-Sim PTX: 674 (potential) branch divergence @  PC=0x16a60 (main.1.sm_70.ptx:13851) @%p4904 bra BB0_1337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16a68 (main.1.sm_70.ptx:13853) xor.b32 %r15704, %r6024, 134;
GPGPU-Sim PTX: 675 (potential) branch divergence @  PC=0x16af0 (main.1.sm_70.ptx:13872) @%p4906 bra BB0_1349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b58 (main.1.sm_70.ptx:13888) shfl.sync.idx.b32 %r3097|%p2149, %r15713, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 676 (potential) branch divergence @  PC=0x16b78 (main.1.sm_70.ptx:13892) @%p4906 bra BB0_1351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16be0 (main.1.sm_70.ptx:13908) shfl.sync.idx.b32 %r3101|%p2153, %r15713, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 677 (potential) branch divergence @  PC=0x16c00 (main.1.sm_70.ptx:13912) @%p4906 bra BB0_1353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c68 (main.1.sm_70.ptx:13928) shfl.sync.idx.b32 %r3105|%p2157, %r15713, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 678 (potential) branch divergence @  PC=0x16c88 (main.1.sm_70.ptx:13932) @%p4906 bra BB0_1355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16cf0 (main.1.sm_70.ptx:13948) add.s32 %r24918, %r24918, 1;
GPGPU-Sim PTX: 679 (potential) branch divergence @  PC=0x16d00 (main.1.sm_70.ptx:13950) @%p4910 bra BB0_1347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d08 (main.1.sm_70.ptx:13952) xor.b32 %r15776, %r6024, 135;
GPGPU-Sim PTX: 680 (potential) branch divergence @  PC=0x16d90 (main.1.sm_70.ptx:13971) @%p4912 bra BB0_1359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16df8 (main.1.sm_70.ptx:13987) shfl.sync.idx.b32 %r3120|%p2165, %r15785, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 681 (potential) branch divergence @  PC=0x16e18 (main.1.sm_70.ptx:13991) @%p4912 bra BB0_1361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e80 (main.1.sm_70.ptx:14007) shfl.sync.idx.b32 %r3124|%p2169, %r15785, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 682 (potential) branch divergence @  PC=0x16ea0 (main.1.sm_70.ptx:14011) @%p4912 bra BB0_1363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f08 (main.1.sm_70.ptx:14027) shfl.sync.idx.b32 %r3128|%p2173, %r15785, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 683 (potential) branch divergence @  PC=0x16f28 (main.1.sm_70.ptx:14031) @%p4912 bra BB0_1365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f90 (main.1.sm_70.ptx:14047) add.s32 %r24919, %r24919, 1;
GPGPU-Sim PTX: 684 (potential) branch divergence @  PC=0x16fa0 (main.1.sm_70.ptx:14049) @%p4916 bra BB0_1357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16fa8 (main.1.sm_70.ptx:14051) xor.b32 %r15848, %r6024, 136;
GPGPU-Sim PTX: 685 (potential) branch divergence @  PC=0x17030 (main.1.sm_70.ptx:14070) @%p4918 bra BB0_1369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17098 (main.1.sm_70.ptx:14086) shfl.sync.idx.b32 %r3143|%p2181, %r15857, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 686 (potential) branch divergence @  PC=0x170b8 (main.1.sm_70.ptx:14090) @%p4918 bra BB0_1371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17120 (main.1.sm_70.ptx:14106) shfl.sync.idx.b32 %r3147|%p2185, %r15857, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 687 (potential) branch divergence @  PC=0x17140 (main.1.sm_70.ptx:14110) @%p4918 bra BB0_1373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x171a8 (main.1.sm_70.ptx:14126) shfl.sync.idx.b32 %r3151|%p2189, %r15857, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 688 (potential) branch divergence @  PC=0x171c8 (main.1.sm_70.ptx:14130) @%p4918 bra BB0_1375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17230 (main.1.sm_70.ptx:14146) add.s32 %r24920, %r24920, 1;
GPGPU-Sim PTX: 689 (potential) branch divergence @  PC=0x17240 (main.1.sm_70.ptx:14148) @%p4922 bra BB0_1367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17248 (main.1.sm_70.ptx:14150) xor.b32 %r15920, %r6024, 137;
GPGPU-Sim PTX: 690 (potential) branch divergence @  PC=0x172d0 (main.1.sm_70.ptx:14169) @%p4924 bra BB0_1379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17338 (main.1.sm_70.ptx:14185) shfl.sync.idx.b32 %r3166|%p2197, %r15929, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 691 (potential) branch divergence @  PC=0x17358 (main.1.sm_70.ptx:14189) @%p4924 bra BB0_1381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x173c0 (main.1.sm_70.ptx:14205) shfl.sync.idx.b32 %r3170|%p2201, %r15929, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 692 (potential) branch divergence @  PC=0x173e0 (main.1.sm_70.ptx:14209) @%p4924 bra BB0_1383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17448 (main.1.sm_70.ptx:14225) shfl.sync.idx.b32 %r3174|%p2205, %r15929, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 693 (potential) branch divergence @  PC=0x17468 (main.1.sm_70.ptx:14229) @%p4924 bra BB0_1385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174d0 (main.1.sm_70.ptx:14245) add.s32 %r24921, %r24921, 1;
GPGPU-Sim PTX: 694 (potential) branch divergence @  PC=0x174e0 (main.1.sm_70.ptx:14247) @%p4928 bra BB0_1377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x174e8 (main.1.sm_70.ptx:14249) xor.b32 %r15992, %r6024, 138;
GPGPU-Sim PTX: 695 (potential) branch divergence @  PC=0x17570 (main.1.sm_70.ptx:14268) @%p4930 bra BB0_1389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x175d8 (main.1.sm_70.ptx:14284) shfl.sync.idx.b32 %r3189|%p2213, %r16001, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 696 (potential) branch divergence @  PC=0x175f8 (main.1.sm_70.ptx:14288) @%p4930 bra BB0_1391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17660 (main.1.sm_70.ptx:14304) shfl.sync.idx.b32 %r3193|%p2217, %r16001, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 697 (potential) branch divergence @  PC=0x17680 (main.1.sm_70.ptx:14308) @%p4930 bra BB0_1393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x176e8 (main.1.sm_70.ptx:14324) shfl.sync.idx.b32 %r3197|%p2221, %r16001, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 698 (potential) branch divergence @  PC=0x17708 (main.1.sm_70.ptx:14328) @%p4930 bra BB0_1395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17770 (main.1.sm_70.ptx:14344) add.s32 %r24922, %r24922, 1;
GPGPU-Sim PTX: 699 (potential) branch divergence @  PC=0x17780 (main.1.sm_70.ptx:14346) @%p4934 bra BB0_1387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17788 (main.1.sm_70.ptx:14348) xor.b32 %r16064, %r6024, 139;
GPGPU-Sim PTX: 700 (potential) branch divergence @  PC=0x17810 (main.1.sm_70.ptx:14367) @%p4936 bra BB0_1399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17878 (main.1.sm_70.ptx:14383) shfl.sync.idx.b32 %r3212|%p2229, %r16073, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 701 (potential) branch divergence @  PC=0x17898 (main.1.sm_70.ptx:14387) @%p4936 bra BB0_1401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17900 (main.1.sm_70.ptx:14403) shfl.sync.idx.b32 %r3216|%p2233, %r16073, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 702 (potential) branch divergence @  PC=0x17920 (main.1.sm_70.ptx:14407) @%p4936 bra BB0_1403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17988 (main.1.sm_70.ptx:14423) shfl.sync.idx.b32 %r3220|%p2237, %r16073, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 703 (potential) branch divergence @  PC=0x179a8 (main.1.sm_70.ptx:14427) @%p4936 bra BB0_1405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a10 (main.1.sm_70.ptx:14443) add.s32 %r24923, %r24923, 1;
GPGPU-Sim PTX: 704 (potential) branch divergence @  PC=0x17a20 (main.1.sm_70.ptx:14445) @%p4940 bra BB0_1397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a28 (main.1.sm_70.ptx:14447) xor.b32 %r16136, %r6024, 140;
GPGPU-Sim PTX: 705 (potential) branch divergence @  PC=0x17ab0 (main.1.sm_70.ptx:14466) @%p4942 bra BB0_1409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b18 (main.1.sm_70.ptx:14482) shfl.sync.idx.b32 %r3235|%p2245, %r16145, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 706 (potential) branch divergence @  PC=0x17b38 (main.1.sm_70.ptx:14486) @%p4942 bra BB0_1411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ba0 (main.1.sm_70.ptx:14502) shfl.sync.idx.b32 %r3239|%p2249, %r16145, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 707 (potential) branch divergence @  PC=0x17bc0 (main.1.sm_70.ptx:14506) @%p4942 bra BB0_1413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (main.1.sm_70.ptx:14522) shfl.sync.idx.b32 %r3243|%p2253, %r16145, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 708 (potential) branch divergence @  PC=0x17c48 (main.1.sm_70.ptx:14526) @%p4942 bra BB0_1415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cb0 (main.1.sm_70.ptx:14542) add.s32 %r24924, %r24924, 1;
GPGPU-Sim PTX: 709 (potential) branch divergence @  PC=0x17cc0 (main.1.sm_70.ptx:14544) @%p4946 bra BB0_1407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17cc8 (main.1.sm_70.ptx:14546) xor.b32 %r16208, %r6024, 141;
GPGPU-Sim PTX: 710 (potential) branch divergence @  PC=0x17d50 (main.1.sm_70.ptx:14565) @%p4948 bra BB0_1419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17db8 (main.1.sm_70.ptx:14581) shfl.sync.idx.b32 %r3258|%p2261, %r16217, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 711 (potential) branch divergence @  PC=0x17dd8 (main.1.sm_70.ptx:14585) @%p4948 bra BB0_1421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17e40 (main.1.sm_70.ptx:14601) shfl.sync.idx.b32 %r3262|%p2265, %r16217, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 712 (potential) branch divergence @  PC=0x17e60 (main.1.sm_70.ptx:14605) @%p4948 bra BB0_1423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ec8 (main.1.sm_70.ptx:14621) shfl.sync.idx.b32 %r3266|%p2269, %r16217, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 713 (potential) branch divergence @  PC=0x17ee8 (main.1.sm_70.ptx:14625) @%p4948 bra BB0_1425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f50 (main.1.sm_70.ptx:14641) add.s32 %r24925, %r24925, 1;
GPGPU-Sim PTX: 714 (potential) branch divergence @  PC=0x17f60 (main.1.sm_70.ptx:14643) @%p4952 bra BB0_1417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f68 (main.1.sm_70.ptx:14645) xor.b32 %r16280, %r6024, 142;
GPGPU-Sim PTX: 715 (potential) branch divergence @  PC=0x17ff0 (main.1.sm_70.ptx:14664) @%p4954 bra BB0_1429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18058 (main.1.sm_70.ptx:14680) shfl.sync.idx.b32 %r3281|%p2277, %r16289, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 716 (potential) branch divergence @  PC=0x18078 (main.1.sm_70.ptx:14684) @%p4954 bra BB0_1431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180e0 (main.1.sm_70.ptx:14700) shfl.sync.idx.b32 %r3285|%p2281, %r16289, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 717 (potential) branch divergence @  PC=0x18100 (main.1.sm_70.ptx:14704) @%p4954 bra BB0_1433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18168 (main.1.sm_70.ptx:14720) shfl.sync.idx.b32 %r3289|%p2285, %r16289, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 718 (potential) branch divergence @  PC=0x18188 (main.1.sm_70.ptx:14724) @%p4954 bra BB0_1435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x181f0 (main.1.sm_70.ptx:14740) add.s32 %r24926, %r24926, 1;
GPGPU-Sim PTX: 719 (potential) branch divergence @  PC=0x18200 (main.1.sm_70.ptx:14742) @%p4958 bra BB0_1427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18208 (main.1.sm_70.ptx:14744) xor.b32 %r16352, %r6024, 143;
GPGPU-Sim PTX: 720 (potential) branch divergence @  PC=0x18290 (main.1.sm_70.ptx:14763) @%p4960 bra BB0_1439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x182f8 (main.1.sm_70.ptx:14779) shfl.sync.idx.b32 %r3304|%p2293, %r16361, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 721 (potential) branch divergence @  PC=0x18318 (main.1.sm_70.ptx:14783) @%p4960 bra BB0_1441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18380 (main.1.sm_70.ptx:14799) shfl.sync.idx.b32 %r3308|%p2297, %r16361, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 722 (potential) branch divergence @  PC=0x183a0 (main.1.sm_70.ptx:14803) @%p4960 bra BB0_1443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18408 (main.1.sm_70.ptx:14819) shfl.sync.idx.b32 %r3312|%p2301, %r16361, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 723 (potential) branch divergence @  PC=0x18428 (main.1.sm_70.ptx:14823) @%p4960 bra BB0_1445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18490 (main.1.sm_70.ptx:14839) add.s32 %r24927, %r24927, 1;
GPGPU-Sim PTX: 724 (potential) branch divergence @  PC=0x184a0 (main.1.sm_70.ptx:14841) @%p4964 bra BB0_1437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x184a8 (main.1.sm_70.ptx:14843) xor.b32 %r16424, %r6024, 144;
GPGPU-Sim PTX: 725 (potential) branch divergence @  PC=0x18530 (main.1.sm_70.ptx:14862) @%p4966 bra BB0_1449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18598 (main.1.sm_70.ptx:14878) shfl.sync.idx.b32 %r3327|%p2309, %r16433, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 726 (potential) branch divergence @  PC=0x185b8 (main.1.sm_70.ptx:14882) @%p4966 bra BB0_1451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18620 (main.1.sm_70.ptx:14898) shfl.sync.idx.b32 %r3331|%p2313, %r16433, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 727 (potential) branch divergence @  PC=0x18640 (main.1.sm_70.ptx:14902) @%p4966 bra BB0_1453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x186a8 (main.1.sm_70.ptx:14918) shfl.sync.idx.b32 %r3335|%p2317, %r16433, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 728 (potential) branch divergence @  PC=0x186c8 (main.1.sm_70.ptx:14922) @%p4966 bra BB0_1455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18730 (main.1.sm_70.ptx:14938) add.s32 %r24928, %r24928, 1;
GPGPU-Sim PTX: 729 (potential) branch divergence @  PC=0x18740 (main.1.sm_70.ptx:14940) @%p4970 bra BB0_1447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18748 (main.1.sm_70.ptx:14942) xor.b32 %r16496, %r6024, 145;
GPGPU-Sim PTX: 730 (potential) branch divergence @  PC=0x187d0 (main.1.sm_70.ptx:14961) @%p4972 bra BB0_1459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (main.1.sm_70.ptx:14977) shfl.sync.idx.b32 %r3350|%p2325, %r16505, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 731 (potential) branch divergence @  PC=0x18858 (main.1.sm_70.ptx:14981) @%p4972 bra BB0_1461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x188c0 (main.1.sm_70.ptx:14997) shfl.sync.idx.b32 %r3354|%p2329, %r16505, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 732 (potential) branch divergence @  PC=0x188e0 (main.1.sm_70.ptx:15001) @%p4972 bra BB0_1463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18948 (main.1.sm_70.ptx:15017) shfl.sync.idx.b32 %r3358|%p2333, %r16505, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 733 (potential) branch divergence @  PC=0x18968 (main.1.sm_70.ptx:15021) @%p4972 bra BB0_1465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189d0 (main.1.sm_70.ptx:15037) add.s32 %r24929, %r24929, 1;
GPGPU-Sim PTX: 734 (potential) branch divergence @  PC=0x189e0 (main.1.sm_70.ptx:15039) @%p4976 bra BB0_1457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x189e8 (main.1.sm_70.ptx:15041) xor.b32 %r16568, %r6024, 146;
GPGPU-Sim PTX: 735 (potential) branch divergence @  PC=0x18a70 (main.1.sm_70.ptx:15060) @%p4978 bra BB0_1469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad8 (main.1.sm_70.ptx:15076) shfl.sync.idx.b32 %r3373|%p2341, %r16577, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 736 (potential) branch divergence @  PC=0x18af8 (main.1.sm_70.ptx:15080) @%p4978 bra BB0_1471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b60 (main.1.sm_70.ptx:15096) shfl.sync.idx.b32 %r3377|%p2345, %r16577, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 737 (potential) branch divergence @  PC=0x18b80 (main.1.sm_70.ptx:15100) @%p4978 bra BB0_1473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18be8 (main.1.sm_70.ptx:15116) shfl.sync.idx.b32 %r3381|%p2349, %r16577, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 738 (potential) branch divergence @  PC=0x18c08 (main.1.sm_70.ptx:15120) @%p4978 bra BB0_1475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c70 (main.1.sm_70.ptx:15136) add.s32 %r24930, %r24930, 1;
GPGPU-Sim PTX: 739 (potential) branch divergence @  PC=0x18c80 (main.1.sm_70.ptx:15138) @%p4982 bra BB0_1467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18c88 (main.1.sm_70.ptx:15140) xor.b32 %r16640, %r6024, 147;
GPGPU-Sim PTX: 740 (potential) branch divergence @  PC=0x18d10 (main.1.sm_70.ptx:15159) @%p4984 bra BB0_1479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18d78 (main.1.sm_70.ptx:15175) shfl.sync.idx.b32 %r3396|%p2357, %r16649, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 741 (potential) branch divergence @  PC=0x18d98 (main.1.sm_70.ptx:15179) @%p4984 bra BB0_1481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e00 (main.1.sm_70.ptx:15195) shfl.sync.idx.b32 %r3400|%p2361, %r16649, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 742 (potential) branch divergence @  PC=0x18e20 (main.1.sm_70.ptx:15199) @%p4984 bra BB0_1483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e88 (main.1.sm_70.ptx:15215) shfl.sync.idx.b32 %r3404|%p2365, %r16649, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 743 (potential) branch divergence @  PC=0x18ea8 (main.1.sm_70.ptx:15219) @%p4984 bra BB0_1485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f10 (main.1.sm_70.ptx:15235) add.s32 %r24931, %r24931, 1;
GPGPU-Sim PTX: 744 (potential) branch divergence @  PC=0x18f20 (main.1.sm_70.ptx:15237) @%p4988 bra BB0_1477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18f28 (main.1.sm_70.ptx:15239) xor.b32 %r16712, %r6024, 148;
GPGPU-Sim PTX: 745 (potential) branch divergence @  PC=0x18fb0 (main.1.sm_70.ptx:15258) @%p4990 bra BB0_1489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19018 (main.1.sm_70.ptx:15274) shfl.sync.idx.b32 %r3419|%p2373, %r16721, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 746 (potential) branch divergence @  PC=0x19038 (main.1.sm_70.ptx:15278) @%p4990 bra BB0_1491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (main.1.sm_70.ptx:15294) shfl.sync.idx.b32 %r3423|%p2377, %r16721, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 747 (potential) branch divergence @  PC=0x190c0 (main.1.sm_70.ptx:15298) @%p4990 bra BB0_1493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19128 (main.1.sm_70.ptx:15314) shfl.sync.idx.b32 %r3427|%p2381, %r16721, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 748 (potential) branch divergence @  PC=0x19148 (main.1.sm_70.ptx:15318) @%p4990 bra BB0_1495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191b0 (main.1.sm_70.ptx:15334) add.s32 %r24932, %r24932, 1;
GPGPU-Sim PTX: 749 (potential) branch divergence @  PC=0x191c0 (main.1.sm_70.ptx:15336) @%p4994 bra BB0_1487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x191c8 (main.1.sm_70.ptx:15338) xor.b32 %r16784, %r6024, 149;
GPGPU-Sim PTX: 750 (potential) branch divergence @  PC=0x19250 (main.1.sm_70.ptx:15357) @%p4996 bra BB0_1499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x192b8 (main.1.sm_70.ptx:15373) shfl.sync.idx.b32 %r3442|%p2389, %r16793, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 751 (potential) branch divergence @  PC=0x192d8 (main.1.sm_70.ptx:15377) @%p4996 bra BB0_1501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19340 (main.1.sm_70.ptx:15393) shfl.sync.idx.b32 %r3446|%p2393, %r16793, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 752 (potential) branch divergence @  PC=0x19360 (main.1.sm_70.ptx:15397) @%p4996 bra BB0_1503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193c8 (main.1.sm_70.ptx:15413) shfl.sync.idx.b32 %r3450|%p2397, %r16793, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 753 (potential) branch divergence @  PC=0x193e8 (main.1.sm_70.ptx:15417) @%p4996 bra BB0_1505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19450 (main.1.sm_70.ptx:15433) add.s32 %r24933, %r24933, 1;
GPGPU-Sim PTX: 754 (potential) branch divergence @  PC=0x19460 (main.1.sm_70.ptx:15435) @%p5000 bra BB0_1497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19468 (main.1.sm_70.ptx:15437) xor.b32 %r16856, %r6024, 150;
GPGPU-Sim PTX: 755 (potential) branch divergence @  PC=0x194f0 (main.1.sm_70.ptx:15456) @%p5002 bra BB0_1509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19558 (main.1.sm_70.ptx:15472) shfl.sync.idx.b32 %r3465|%p2405, %r16865, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 756 (potential) branch divergence @  PC=0x19578 (main.1.sm_70.ptx:15476) @%p5002 bra BB0_1511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x195e0 (main.1.sm_70.ptx:15492) shfl.sync.idx.b32 %r3469|%p2409, %r16865, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 757 (potential) branch divergence @  PC=0x19600 (main.1.sm_70.ptx:15496) @%p5002 bra BB0_1513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19668 (main.1.sm_70.ptx:15512) shfl.sync.idx.b32 %r3473|%p2413, %r16865, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 758 (potential) branch divergence @  PC=0x19688 (main.1.sm_70.ptx:15516) @%p5002 bra BB0_1515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196f0 (main.1.sm_70.ptx:15532) add.s32 %r24934, %r24934, 1;
GPGPU-Sim PTX: 759 (potential) branch divergence @  PC=0x19700 (main.1.sm_70.ptx:15534) @%p5006 bra BB0_1507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19708 (main.1.sm_70.ptx:15536) xor.b32 %r16928, %r6024, 151;
GPGPU-Sim PTX: 760 (potential) branch divergence @  PC=0x19790 (main.1.sm_70.ptx:15555) @%p5008 bra BB0_1519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x197f8 (main.1.sm_70.ptx:15571) shfl.sync.idx.b32 %r3488|%p2421, %r16937, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 761 (potential) branch divergence @  PC=0x19818 (main.1.sm_70.ptx:15575) @%p5008 bra BB0_1521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19880 (main.1.sm_70.ptx:15591) shfl.sync.idx.b32 %r3492|%p2425, %r16937, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 762 (potential) branch divergence @  PC=0x198a0 (main.1.sm_70.ptx:15595) @%p5008 bra BB0_1523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19908 (main.1.sm_70.ptx:15611) shfl.sync.idx.b32 %r3496|%p2429, %r16937, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 763 (potential) branch divergence @  PC=0x19928 (main.1.sm_70.ptx:15615) @%p5008 bra BB0_1525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19990 (main.1.sm_70.ptx:15631) add.s32 %r24935, %r24935, 1;
GPGPU-Sim PTX: 764 (potential) branch divergence @  PC=0x199a0 (main.1.sm_70.ptx:15633) @%p5012 bra BB0_1517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (main.1.sm_70.ptx:15635) xor.b32 %r17000, %r6024, 152;
GPGPU-Sim PTX: 765 (potential) branch divergence @  PC=0x19a30 (main.1.sm_70.ptx:15654) @%p5014 bra BB0_1529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a98 (main.1.sm_70.ptx:15670) shfl.sync.idx.b32 %r3511|%p2437, %r17009, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 766 (potential) branch divergence @  PC=0x19ab8 (main.1.sm_70.ptx:15674) @%p5014 bra BB0_1531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b20 (main.1.sm_70.ptx:15690) shfl.sync.idx.b32 %r3515|%p2441, %r17009, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 767 (potential) branch divergence @  PC=0x19b40 (main.1.sm_70.ptx:15694) @%p5014 bra BB0_1533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ba8 (main.1.sm_70.ptx:15710) shfl.sync.idx.b32 %r3519|%p2445, %r17009, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 768 (potential) branch divergence @  PC=0x19bc8 (main.1.sm_70.ptx:15714) @%p5014 bra BB0_1535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c30 (main.1.sm_70.ptx:15730) add.s32 %r24936, %r24936, 1;
GPGPU-Sim PTX: 769 (potential) branch divergence @  PC=0x19c40 (main.1.sm_70.ptx:15732) @%p5018 bra BB0_1527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c48 (main.1.sm_70.ptx:15734) xor.b32 %r17072, %r6024, 153;
GPGPU-Sim PTX: 770 (potential) branch divergence @  PC=0x19cd0 (main.1.sm_70.ptx:15753) @%p5020 bra BB0_1539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19d38 (main.1.sm_70.ptx:15769) shfl.sync.idx.b32 %r3534|%p2453, %r17081, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 771 (potential) branch divergence @  PC=0x19d58 (main.1.sm_70.ptx:15773) @%p5020 bra BB0_1541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19dc0 (main.1.sm_70.ptx:15789) shfl.sync.idx.b32 %r3538|%p2457, %r17081, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 772 (potential) branch divergence @  PC=0x19de0 (main.1.sm_70.ptx:15793) @%p5020 bra BB0_1543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19e48 (main.1.sm_70.ptx:15809) shfl.sync.idx.b32 %r3542|%p2461, %r17081, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 773 (potential) branch divergence @  PC=0x19e68 (main.1.sm_70.ptx:15813) @%p5020 bra BB0_1545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ed0 (main.1.sm_70.ptx:15829) add.s32 %r24937, %r24937, 1;
GPGPU-Sim PTX: 774 (potential) branch divergence @  PC=0x19ee0 (main.1.sm_70.ptx:15831) @%p5024 bra BB0_1537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ee8 (main.1.sm_70.ptx:15833) xor.b32 %r17144, %r6024, 154;
GPGPU-Sim PTX: 775 (potential) branch divergence @  PC=0x19f70 (main.1.sm_70.ptx:15852) @%p5026 bra BB0_1549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (main.1.sm_70.ptx:15868) shfl.sync.idx.b32 %r3557|%p2469, %r17153, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 776 (potential) branch divergence @  PC=0x19ff8 (main.1.sm_70.ptx:15872) @%p5026 bra BB0_1551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a060 (main.1.sm_70.ptx:15888) shfl.sync.idx.b32 %r3561|%p2473, %r17153, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 777 (potential) branch divergence @  PC=0x1a080 (main.1.sm_70.ptx:15892) @%p5026 bra BB0_1553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e8 (main.1.sm_70.ptx:15908) shfl.sync.idx.b32 %r3565|%p2477, %r17153, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 778 (potential) branch divergence @  PC=0x1a108 (main.1.sm_70.ptx:15912) @%p5026 bra BB0_1555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a170 (main.1.sm_70.ptx:15928) add.s32 %r24938, %r24938, 1;
GPGPU-Sim PTX: 779 (potential) branch divergence @  PC=0x1a180 (main.1.sm_70.ptx:15930) @%p5030 bra BB0_1547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a188 (main.1.sm_70.ptx:15932) xor.b32 %r17216, %r6024, 155;
GPGPU-Sim PTX: 780 (potential) branch divergence @  PC=0x1a210 (main.1.sm_70.ptx:15951) @%p5032 bra BB0_1559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a278 (main.1.sm_70.ptx:15967) shfl.sync.idx.b32 %r3580|%p2485, %r17225, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 781 (potential) branch divergence @  PC=0x1a298 (main.1.sm_70.ptx:15971) @%p5032 bra BB0_1561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a300 (main.1.sm_70.ptx:15987) shfl.sync.idx.b32 %r3584|%p2489, %r17225, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 782 (potential) branch divergence @  PC=0x1a320 (main.1.sm_70.ptx:15991) @%p5032 bra BB0_1563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a388 (main.1.sm_70.ptx:16007) shfl.sync.idx.b32 %r3588|%p2493, %r17225, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 783 (potential) branch divergence @  PC=0x1a3a8 (main.1.sm_70.ptx:16011) @%p5032 bra BB0_1565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a410 (main.1.sm_70.ptx:16027) add.s32 %r24939, %r24939, 1;
GPGPU-Sim PTX: 784 (potential) branch divergence @  PC=0x1a420 (main.1.sm_70.ptx:16029) @%p5036 bra BB0_1557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a428 (main.1.sm_70.ptx:16031) xor.b32 %r17288, %r6024, 156;
GPGPU-Sim PTX: 785 (potential) branch divergence @  PC=0x1a4b0 (main.1.sm_70.ptx:16050) @%p5038 bra BB0_1569;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a518 (main.1.sm_70.ptx:16066) shfl.sync.idx.b32 %r3603|%p2501, %r17297, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 786 (potential) branch divergence @  PC=0x1a538 (main.1.sm_70.ptx:16070) @%p5038 bra BB0_1571;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a5a0 (main.1.sm_70.ptx:16086) shfl.sync.idx.b32 %r3607|%p2505, %r17297, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 787 (potential) branch divergence @  PC=0x1a5c0 (main.1.sm_70.ptx:16090) @%p5038 bra BB0_1573;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a628 (main.1.sm_70.ptx:16106) shfl.sync.idx.b32 %r3611|%p2509, %r17297, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 788 (potential) branch divergence @  PC=0x1a648 (main.1.sm_70.ptx:16110) @%p5038 bra BB0_1575;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6b0 (main.1.sm_70.ptx:16126) add.s32 %r24940, %r24940, 1;
GPGPU-Sim PTX: 789 (potential) branch divergence @  PC=0x1a6c0 (main.1.sm_70.ptx:16128) @%p5042 bra BB0_1567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a6c8 (main.1.sm_70.ptx:16130) xor.b32 %r17360, %r6024, 157;
GPGPU-Sim PTX: 790 (potential) branch divergence @  PC=0x1a750 (main.1.sm_70.ptx:16149) @%p5044 bra BB0_1579;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7b8 (main.1.sm_70.ptx:16165) shfl.sync.idx.b32 %r3626|%p2517, %r17369, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 791 (potential) branch divergence @  PC=0x1a7d8 (main.1.sm_70.ptx:16169) @%p5044 bra BB0_1581;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a840 (main.1.sm_70.ptx:16185) shfl.sync.idx.b32 %r3630|%p2521, %r17369, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 792 (potential) branch divergence @  PC=0x1a860 (main.1.sm_70.ptx:16189) @%p5044 bra BB0_1583;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8c8 (main.1.sm_70.ptx:16205) shfl.sync.idx.b32 %r3634|%p2525, %r17369, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 793 (potential) branch divergence @  PC=0x1a8e8 (main.1.sm_70.ptx:16209) @%p5044 bra BB0_1585;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a950 (main.1.sm_70.ptx:16225) add.s32 %r24941, %r24941, 1;
GPGPU-Sim PTX: 794 (potential) branch divergence @  PC=0x1a960 (main.1.sm_70.ptx:16227) @%p5048 bra BB0_1577;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a968 (main.1.sm_70.ptx:16229) xor.b32 %r17432, %r6024, 158;
GPGPU-Sim PTX: 795 (potential) branch divergence @  PC=0x1a9f0 (main.1.sm_70.ptx:16248) @%p5050 bra BB0_1589;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa58 (main.1.sm_70.ptx:16264) shfl.sync.idx.b32 %r3649|%p2533, %r17441, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 796 (potential) branch divergence @  PC=0x1aa78 (main.1.sm_70.ptx:16268) @%p5050 bra BB0_1591;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aae0 (main.1.sm_70.ptx:16284) shfl.sync.idx.b32 %r3653|%p2537, %r17441, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 797 (potential) branch divergence @  PC=0x1ab00 (main.1.sm_70.ptx:16288) @%p5050 bra BB0_1593;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ab68 (main.1.sm_70.ptx:16304) shfl.sync.idx.b32 %r3657|%p2541, %r17441, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 798 (potential) branch divergence @  PC=0x1ab88 (main.1.sm_70.ptx:16308) @%p5050 bra BB0_1595;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1abf0 (main.1.sm_70.ptx:16324) add.s32 %r24942, %r24942, 1;
GPGPU-Sim PTX: 799 (potential) branch divergence @  PC=0x1ac00 (main.1.sm_70.ptx:16326) @%p5054 bra BB0_1587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac08 (main.1.sm_70.ptx:16328) xor.b32 %r17504, %r6024, 159;
GPGPU-Sim PTX: 800 (potential) branch divergence @  PC=0x1ac90 (main.1.sm_70.ptx:16347) @%p5056 bra BB0_1599;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1acf8 (main.1.sm_70.ptx:16363) shfl.sync.idx.b32 %r3672|%p2549, %r17513, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 801 (potential) branch divergence @  PC=0x1ad18 (main.1.sm_70.ptx:16367) @%p5056 bra BB0_1601;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ad80 (main.1.sm_70.ptx:16383) shfl.sync.idx.b32 %r3676|%p2553, %r17513, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 802 (potential) branch divergence @  PC=0x1ada0 (main.1.sm_70.ptx:16387) @%p5056 bra BB0_1603;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae08 (main.1.sm_70.ptx:16403) shfl.sync.idx.b32 %r3680|%p2557, %r17513, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 803 (potential) branch divergence @  PC=0x1ae28 (main.1.sm_70.ptx:16407) @%p5056 bra BB0_1605;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae90 (main.1.sm_70.ptx:16423) add.s32 %r24943, %r24943, 1;
GPGPU-Sim PTX: 804 (potential) branch divergence @  PC=0x1aea0 (main.1.sm_70.ptx:16425) @%p5060 bra BB0_1597;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aea8 (main.1.sm_70.ptx:16427) xor.b32 %r17576, %r6024, 160;
GPGPU-Sim PTX: 805 (potential) branch divergence @  PC=0x1af30 (main.1.sm_70.ptx:16446) @%p5062 bra BB0_1609;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af98 (main.1.sm_70.ptx:16462) shfl.sync.idx.b32 %r3695|%p2565, %r17585, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 806 (potential) branch divergence @  PC=0x1afb8 (main.1.sm_70.ptx:16466) @%p5062 bra BB0_1611;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b020 (main.1.sm_70.ptx:16482) shfl.sync.idx.b32 %r3699|%p2569, %r17585, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 807 (potential) branch divergence @  PC=0x1b040 (main.1.sm_70.ptx:16486) @%p5062 bra BB0_1613;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0a8 (main.1.sm_70.ptx:16502) shfl.sync.idx.b32 %r3703|%p2573, %r17585, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 808 (potential) branch divergence @  PC=0x1b0c8 (main.1.sm_70.ptx:16506) @%p5062 bra BB0_1615;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b130 (main.1.sm_70.ptx:16522) add.s32 %r24944, %r24944, 1;
GPGPU-Sim PTX: 809 (potential) branch divergence @  PC=0x1b140 (main.1.sm_70.ptx:16524) @%p5066 bra BB0_1607;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b148 (main.1.sm_70.ptx:16526) xor.b32 %r17648, %r6024, 161;
GPGPU-Sim PTX: 810 (potential) branch divergence @  PC=0x1b1d0 (main.1.sm_70.ptx:16545) @%p5068 bra BB0_1619;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b238 (main.1.sm_70.ptx:16561) shfl.sync.idx.b32 %r3718|%p2581, %r17657, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 811 (potential) branch divergence @  PC=0x1b258 (main.1.sm_70.ptx:16565) @%p5068 bra BB0_1621;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2c0 (main.1.sm_70.ptx:16581) shfl.sync.idx.b32 %r3722|%p2585, %r17657, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 812 (potential) branch divergence @  PC=0x1b2e0 (main.1.sm_70.ptx:16585) @%p5068 bra BB0_1623;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b348 (main.1.sm_70.ptx:16601) shfl.sync.idx.b32 %r3726|%p2589, %r17657, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 813 (potential) branch divergence @  PC=0x1b368 (main.1.sm_70.ptx:16605) @%p5068 bra BB0_1625;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3d0 (main.1.sm_70.ptx:16621) add.s32 %r24945, %r24945, 1;
GPGPU-Sim PTX: 814 (potential) branch divergence @  PC=0x1b3e0 (main.1.sm_70.ptx:16623) @%p5072 bra BB0_1617;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b3e8 (main.1.sm_70.ptx:16625) xor.b32 %r17720, %r6024, 162;
GPGPU-Sim PTX: 815 (potential) branch divergence @  PC=0x1b470 (main.1.sm_70.ptx:16644) @%p5074 bra BB0_1629;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b4d8 (main.1.sm_70.ptx:16660) shfl.sync.idx.b32 %r3741|%p2597, %r17729, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 816 (potential) branch divergence @  PC=0x1b4f8 (main.1.sm_70.ptx:16664) @%p5074 bra BB0_1631;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b560 (main.1.sm_70.ptx:16680) shfl.sync.idx.b32 %r3745|%p2601, %r17729, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 817 (potential) branch divergence @  PC=0x1b580 (main.1.sm_70.ptx:16684) @%p5074 bra BB0_1633;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5e8 (main.1.sm_70.ptx:16700) shfl.sync.idx.b32 %r3749|%p2605, %r17729, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 818 (potential) branch divergence @  PC=0x1b608 (main.1.sm_70.ptx:16704) @%p5074 bra BB0_1635;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b670 (main.1.sm_70.ptx:16720) add.s32 %r24946, %r24946, 1;
GPGPU-Sim PTX: 819 (potential) branch divergence @  PC=0x1b680 (main.1.sm_70.ptx:16722) @%p5078 bra BB0_1627;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b688 (main.1.sm_70.ptx:16724) xor.b32 %r17792, %r6024, 163;
GPGPU-Sim PTX: 820 (potential) branch divergence @  PC=0x1b710 (main.1.sm_70.ptx:16743) @%p5080 bra BB0_1639;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b778 (main.1.sm_70.ptx:16759) shfl.sync.idx.b32 %r3764|%p2613, %r17801, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 821 (potential) branch divergence @  PC=0x1b798 (main.1.sm_70.ptx:16763) @%p5080 bra BB0_1641;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b800 (main.1.sm_70.ptx:16779) shfl.sync.idx.b32 %r3768|%p2617, %r17801, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 822 (potential) branch divergence @  PC=0x1b820 (main.1.sm_70.ptx:16783) @%p5080 bra BB0_1643;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b888 (main.1.sm_70.ptx:16799) shfl.sync.idx.b32 %r3772|%p2621, %r17801, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 823 (potential) branch divergence @  PC=0x1b8a8 (main.1.sm_70.ptx:16803) @%p5080 bra BB0_1645;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b910 (main.1.sm_70.ptx:16819) add.s32 %r24947, %r24947, 1;
GPGPU-Sim PTX: 824 (potential) branch divergence @  PC=0x1b920 (main.1.sm_70.ptx:16821) @%p5084 bra BB0_1637;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b928 (main.1.sm_70.ptx:16823) xor.b32 %r17864, %r6024, 164;
GPGPU-Sim PTX: 825 (potential) branch divergence @  PC=0x1b9b0 (main.1.sm_70.ptx:16842) @%p5086 bra BB0_1649;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba18 (main.1.sm_70.ptx:16858) shfl.sync.idx.b32 %r3787|%p2629, %r17873, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 826 (potential) branch divergence @  PC=0x1ba38 (main.1.sm_70.ptx:16862) @%p5086 bra BB0_1651;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1baa0 (main.1.sm_70.ptx:16878) shfl.sync.idx.b32 %r3791|%p2633, %r17873, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 827 (potential) branch divergence @  PC=0x1bac0 (main.1.sm_70.ptx:16882) @%p5086 bra BB0_1653;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bb28 (main.1.sm_70.ptx:16898) shfl.sync.idx.b32 %r3795|%p2637, %r17873, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 828 (potential) branch divergence @  PC=0x1bb48 (main.1.sm_70.ptx:16902) @%p5086 bra BB0_1655;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbb0 (main.1.sm_70.ptx:16918) add.s32 %r24948, %r24948, 1;
GPGPU-Sim PTX: 829 (potential) branch divergence @  PC=0x1bbc0 (main.1.sm_70.ptx:16920) @%p5090 bra BB0_1647;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbc8 (main.1.sm_70.ptx:16922) xor.b32 %r17936, %r6024, 165;
GPGPU-Sim PTX: 830 (potential) branch divergence @  PC=0x1bc50 (main.1.sm_70.ptx:16941) @%p5092 bra BB0_1659;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bcb8 (main.1.sm_70.ptx:16957) shfl.sync.idx.b32 %r3810|%p2645, %r17945, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 831 (potential) branch divergence @  PC=0x1bcd8 (main.1.sm_70.ptx:16961) @%p5092 bra BB0_1661;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd40 (main.1.sm_70.ptx:16977) shfl.sync.idx.b32 %r3814|%p2649, %r17945, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 832 (potential) branch divergence @  PC=0x1bd60 (main.1.sm_70.ptx:16981) @%p5092 bra BB0_1663;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bdc8 (main.1.sm_70.ptx:16997) shfl.sync.idx.b32 %r3818|%p2653, %r17945, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 833 (potential) branch divergence @  PC=0x1bde8 (main.1.sm_70.ptx:17001) @%p5092 bra BB0_1665;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be50 (main.1.sm_70.ptx:17017) add.s32 %r24949, %r24949, 1;
GPGPU-Sim PTX: 834 (potential) branch divergence @  PC=0x1be60 (main.1.sm_70.ptx:17019) @%p5096 bra BB0_1657;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be68 (main.1.sm_70.ptx:17021) xor.b32 %r18008, %r6024, 166;
GPGPU-Sim PTX: 835 (potential) branch divergence @  PC=0x1bef0 (main.1.sm_70.ptx:17040) @%p5098 bra BB0_1669;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf58 (main.1.sm_70.ptx:17056) shfl.sync.idx.b32 %r3833|%p2661, %r18017, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 836 (potential) branch divergence @  PC=0x1bf78 (main.1.sm_70.ptx:17060) @%p5098 bra BB0_1671;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bfe0 (main.1.sm_70.ptx:17076) shfl.sync.idx.b32 %r3837|%p2665, %r18017, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 837 (potential) branch divergence @  PC=0x1c000 (main.1.sm_70.ptx:17080) @%p5098 bra BB0_1673;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c068 (main.1.sm_70.ptx:17096) shfl.sync.idx.b32 %r3841|%p2669, %r18017, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 838 (potential) branch divergence @  PC=0x1c088 (main.1.sm_70.ptx:17100) @%p5098 bra BB0_1675;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0f0 (main.1.sm_70.ptx:17116) add.s32 %r24950, %r24950, 1;
GPGPU-Sim PTX: 839 (potential) branch divergence @  PC=0x1c100 (main.1.sm_70.ptx:17118) @%p5102 bra BB0_1667;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c108 (main.1.sm_70.ptx:17120) xor.b32 %r18080, %r6024, 167;
GPGPU-Sim PTX: 840 (potential) branch divergence @  PC=0x1c190 (main.1.sm_70.ptx:17139) @%p5104 bra BB0_1679;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c1f8 (main.1.sm_70.ptx:17155) shfl.sync.idx.b32 %r3856|%p2677, %r18089, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 841 (potential) branch divergence @  PC=0x1c218 (main.1.sm_70.ptx:17159) @%p5104 bra BB0_1681;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c280 (main.1.sm_70.ptx:17175) shfl.sync.idx.b32 %r3860|%p2681, %r18089, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 842 (potential) branch divergence @  PC=0x1c2a0 (main.1.sm_70.ptx:17179) @%p5104 bra BB0_1683;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c308 (main.1.sm_70.ptx:17195) shfl.sync.idx.b32 %r3864|%p2685, %r18089, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 843 (potential) branch divergence @  PC=0x1c328 (main.1.sm_70.ptx:17199) @%p5104 bra BB0_1685;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c390 (main.1.sm_70.ptx:17215) add.s32 %r24951, %r24951, 1;
GPGPU-Sim PTX: 844 (potential) branch divergence @  PC=0x1c3a0 (main.1.sm_70.ptx:17217) @%p5108 bra BB0_1677;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c3a8 (main.1.sm_70.ptx:17219) xor.b32 %r18152, %r6024, 168;
GPGPU-Sim PTX: 845 (potential) branch divergence @  PC=0x1c430 (main.1.sm_70.ptx:17238) @%p5110 bra BB0_1689;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c498 (main.1.sm_70.ptx:17254) shfl.sync.idx.b32 %r3879|%p2693, %r18161, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 846 (potential) branch divergence @  PC=0x1c4b8 (main.1.sm_70.ptx:17258) @%p5110 bra BB0_1691;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c520 (main.1.sm_70.ptx:17274) shfl.sync.idx.b32 %r3883|%p2697, %r18161, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 847 (potential) branch divergence @  PC=0x1c540 (main.1.sm_70.ptx:17278) @%p5110 bra BB0_1693;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5a8 (main.1.sm_70.ptx:17294) shfl.sync.idx.b32 %r3887|%p2701, %r18161, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 848 (potential) branch divergence @  PC=0x1c5c8 (main.1.sm_70.ptx:17298) @%p5110 bra BB0_1695;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c630 (main.1.sm_70.ptx:17314) add.s32 %r24952, %r24952, 1;
GPGPU-Sim PTX: 849 (potential) branch divergence @  PC=0x1c640 (main.1.sm_70.ptx:17316) @%p5114 bra BB0_1687;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c648 (main.1.sm_70.ptx:17318) xor.b32 %r18224, %r6024, 169;
GPGPU-Sim PTX: 850 (potential) branch divergence @  PC=0x1c6d0 (main.1.sm_70.ptx:17337) @%p5116 bra BB0_1699;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c738 (main.1.sm_70.ptx:17353) shfl.sync.idx.b32 %r3902|%p2709, %r18233, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 851 (potential) branch divergence @  PC=0x1c758 (main.1.sm_70.ptx:17357) @%p5116 bra BB0_1701;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c7c0 (main.1.sm_70.ptx:17373) shfl.sync.idx.b32 %r3906|%p2713, %r18233, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 852 (potential) branch divergence @  PC=0x1c7e0 (main.1.sm_70.ptx:17377) @%p5116 bra BB0_1703;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c848 (main.1.sm_70.ptx:17393) shfl.sync.idx.b32 %r3910|%p2717, %r18233, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 853 (potential) branch divergence @  PC=0x1c868 (main.1.sm_70.ptx:17397) @%p5116 bra BB0_1705;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8d0 (main.1.sm_70.ptx:17413) add.s32 %r24953, %r24953, 1;
GPGPU-Sim PTX: 854 (potential) branch divergence @  PC=0x1c8e0 (main.1.sm_70.ptx:17415) @%p5120 bra BB0_1697;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8e8 (main.1.sm_70.ptx:17417) xor.b32 %r18296, %r6024, 170;
GPGPU-Sim PTX: 855 (potential) branch divergence @  PC=0x1c970 (main.1.sm_70.ptx:17436) @%p5122 bra BB0_1709;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c9d8 (main.1.sm_70.ptx:17452) shfl.sync.idx.b32 %r3925|%p2725, %r18305, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 856 (potential) branch divergence @  PC=0x1c9f8 (main.1.sm_70.ptx:17456) @%p5122 bra BB0_1711;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ca60 (main.1.sm_70.ptx:17472) shfl.sync.idx.b32 %r3929|%p2729, %r18305, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 857 (potential) branch divergence @  PC=0x1ca80 (main.1.sm_70.ptx:17476) @%p5122 bra BB0_1713;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cae8 (main.1.sm_70.ptx:17492) shfl.sync.idx.b32 %r3933|%p2733, %r18305, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 858 (potential) branch divergence @  PC=0x1cb08 (main.1.sm_70.ptx:17496) @%p5122 bra BB0_1715;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb70 (main.1.sm_70.ptx:17512) add.s32 %r24954, %r24954, 1;
GPGPU-Sim PTX: 859 (potential) branch divergence @  PC=0x1cb80 (main.1.sm_70.ptx:17514) @%p5126 bra BB0_1707;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cb88 (main.1.sm_70.ptx:17516) xor.b32 %r18368, %r6024, 171;
GPGPU-Sim PTX: 860 (potential) branch divergence @  PC=0x1cc10 (main.1.sm_70.ptx:17535) @%p5128 bra BB0_1719;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cc78 (main.1.sm_70.ptx:17551) shfl.sync.idx.b32 %r3948|%p2741, %r18377, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 861 (potential) branch divergence @  PC=0x1cc98 (main.1.sm_70.ptx:17555) @%p5128 bra BB0_1721;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd00 (main.1.sm_70.ptx:17571) shfl.sync.idx.b32 %r3952|%p2745, %r18377, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 862 (potential) branch divergence @  PC=0x1cd20 (main.1.sm_70.ptx:17575) @%p5128 bra BB0_1723;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cd88 (main.1.sm_70.ptx:17591) shfl.sync.idx.b32 %r3956|%p2749, %r18377, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 863 (potential) branch divergence @  PC=0x1cda8 (main.1.sm_70.ptx:17595) @%p5128 bra BB0_1725;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce10 (main.1.sm_70.ptx:17611) add.s32 %r24955, %r24955, 1;
GPGPU-Sim PTX: 864 (potential) branch divergence @  PC=0x1ce20 (main.1.sm_70.ptx:17613) @%p5132 bra BB0_1717;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ce28 (main.1.sm_70.ptx:17615) xor.b32 %r18440, %r6024, 172;
GPGPU-Sim PTX: 865 (potential) branch divergence @  PC=0x1ceb0 (main.1.sm_70.ptx:17634) @%p5134 bra BB0_1729;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cf18 (main.1.sm_70.ptx:17650) shfl.sync.idx.b32 %r3971|%p2757, %r18449, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 866 (potential) branch divergence @  PC=0x1cf38 (main.1.sm_70.ptx:17654) @%p5134 bra BB0_1731;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1cfa0 (main.1.sm_70.ptx:17670) shfl.sync.idx.b32 %r3975|%p2761, %r18449, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 867 (potential) branch divergence @  PC=0x1cfc0 (main.1.sm_70.ptx:17674) @%p5134 bra BB0_1733;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d028 (main.1.sm_70.ptx:17690) shfl.sync.idx.b32 %r3979|%p2765, %r18449, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 868 (potential) branch divergence @  PC=0x1d048 (main.1.sm_70.ptx:17694) @%p5134 bra BB0_1735;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0b0 (main.1.sm_70.ptx:17710) add.s32 %r24956, %r24956, 1;
GPGPU-Sim PTX: 869 (potential) branch divergence @  PC=0x1d0c0 (main.1.sm_70.ptx:17712) @%p5138 bra BB0_1727;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0c8 (main.1.sm_70.ptx:17714) xor.b32 %r18512, %r6024, 173;
GPGPU-Sim PTX: 870 (potential) branch divergence @  PC=0x1d150 (main.1.sm_70.ptx:17733) @%p5140 bra BB0_1739;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d1b8 (main.1.sm_70.ptx:17749) shfl.sync.idx.b32 %r3994|%p2773, %r18521, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 871 (potential) branch divergence @  PC=0x1d1d8 (main.1.sm_70.ptx:17753) @%p5140 bra BB0_1741;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d240 (main.1.sm_70.ptx:17769) shfl.sync.idx.b32 %r3998|%p2777, %r18521, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 872 (potential) branch divergence @  PC=0x1d260 (main.1.sm_70.ptx:17773) @%p5140 bra BB0_1743;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d2c8 (main.1.sm_70.ptx:17789) shfl.sync.idx.b32 %r4002|%p2781, %r18521, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 873 (potential) branch divergence @  PC=0x1d2e8 (main.1.sm_70.ptx:17793) @%p5140 bra BB0_1745;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d350 (main.1.sm_70.ptx:17809) add.s32 %r24957, %r24957, 1;
GPGPU-Sim PTX: 874 (potential) branch divergence @  PC=0x1d360 (main.1.sm_70.ptx:17811) @%p5144 bra BB0_1737;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d368 (main.1.sm_70.ptx:17813) xor.b32 %r18584, %r6024, 174;
GPGPU-Sim PTX: 875 (potential) branch divergence @  PC=0x1d3f0 (main.1.sm_70.ptx:17832) @%p5146 bra BB0_1749;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d458 (main.1.sm_70.ptx:17848) shfl.sync.idx.b32 %r4017|%p2789, %r18593, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 876 (potential) branch divergence @  PC=0x1d478 (main.1.sm_70.ptx:17852) @%p5146 bra BB0_1751;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4e0 (main.1.sm_70.ptx:17868) shfl.sync.idx.b32 %r4021|%p2793, %r18593, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 877 (potential) branch divergence @  PC=0x1d500 (main.1.sm_70.ptx:17872) @%p5146 bra BB0_1753;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d568 (main.1.sm_70.ptx:17888) shfl.sync.idx.b32 %r4025|%p2797, %r18593, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 878 (potential) branch divergence @  PC=0x1d588 (main.1.sm_70.ptx:17892) @%p5146 bra BB0_1755;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d5f0 (main.1.sm_70.ptx:17908) add.s32 %r24958, %r24958, 1;
GPGPU-Sim PTX: 879 (potential) branch divergence @  PC=0x1d600 (main.1.sm_70.ptx:17910) @%p5150 bra BB0_1747;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d608 (main.1.sm_70.ptx:17912) xor.b32 %r18656, %r6024, 175;
GPGPU-Sim PTX: 880 (potential) branch divergence @  PC=0x1d690 (main.1.sm_70.ptx:17931) @%p5152 bra BB0_1759;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d6f8 (main.1.sm_70.ptx:17947) shfl.sync.idx.b32 %r4040|%p2805, %r18665, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 881 (potential) branch divergence @  PC=0x1d718 (main.1.sm_70.ptx:17951) @%p5152 bra BB0_1761;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d780 (main.1.sm_70.ptx:17967) shfl.sync.idx.b32 %r4044|%p2809, %r18665, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 882 (potential) branch divergence @  PC=0x1d7a0 (main.1.sm_70.ptx:17971) @%p5152 bra BB0_1763;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d808 (main.1.sm_70.ptx:17987) shfl.sync.idx.b32 %r4048|%p2813, %r18665, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 883 (potential) branch divergence @  PC=0x1d828 (main.1.sm_70.ptx:17991) @%p5152 bra BB0_1765;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d890 (main.1.sm_70.ptx:18007) add.s32 %r24959, %r24959, 1;
GPGPU-Sim PTX: 884 (potential) branch divergence @  PC=0x1d8a0 (main.1.sm_70.ptx:18009) @%p5156 bra BB0_1757;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8a8 (main.1.sm_70.ptx:18011) xor.b32 %r18728, %r6024, 176;
GPGPU-Sim PTX: 885 (potential) branch divergence @  PC=0x1d930 (main.1.sm_70.ptx:18030) @%p5158 bra BB0_1769;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d998 (main.1.sm_70.ptx:18046) shfl.sync.idx.b32 %r4063|%p2821, %r18737, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 886 (potential) branch divergence @  PC=0x1d9b8 (main.1.sm_70.ptx:18050) @%p5158 bra BB0_1771;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da20 (main.1.sm_70.ptx:18066) shfl.sync.idx.b32 %r4067|%p2825, %r18737, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 887 (potential) branch divergence @  PC=0x1da40 (main.1.sm_70.ptx:18070) @%p5158 bra BB0_1773;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1daa8 (main.1.sm_70.ptx:18086) shfl.sync.idx.b32 %r4071|%p2829, %r18737, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 888 (potential) branch divergence @  PC=0x1dac8 (main.1.sm_70.ptx:18090) @%p5158 bra BB0_1775;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db30 (main.1.sm_70.ptx:18106) add.s32 %r24960, %r24960, 1;
GPGPU-Sim PTX: 889 (potential) branch divergence @  PC=0x1db40 (main.1.sm_70.ptx:18108) @%p5162 bra BB0_1767;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1db48 (main.1.sm_70.ptx:18110) xor.b32 %r18800, %r6024, 177;
GPGPU-Sim PTX: 890 (potential) branch divergence @  PC=0x1dbd0 (main.1.sm_70.ptx:18129) @%p5164 bra BB0_1779;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dc38 (main.1.sm_70.ptx:18145) shfl.sync.idx.b32 %r4086|%p2837, %r18809, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 891 (potential) branch divergence @  PC=0x1dc58 (main.1.sm_70.ptx:18149) @%p5164 bra BB0_1781;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dcc0 (main.1.sm_70.ptx:18165) shfl.sync.idx.b32 %r4090|%p2841, %r18809, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 892 (potential) branch divergence @  PC=0x1dce0 (main.1.sm_70.ptx:18169) @%p5164 bra BB0_1783;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd48 (main.1.sm_70.ptx:18185) shfl.sync.idx.b32 %r4094|%p2845, %r18809, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 893 (potential) branch divergence @  PC=0x1dd68 (main.1.sm_70.ptx:18189) @%p5164 bra BB0_1785;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ddd0 (main.1.sm_70.ptx:18205) add.s32 %r24961, %r24961, 1;
GPGPU-Sim PTX: 894 (potential) branch divergence @  PC=0x1dde0 (main.1.sm_70.ptx:18207) @%p5168 bra BB0_1777;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dde8 (main.1.sm_70.ptx:18209) xor.b32 %r18872, %r6024, 178;
GPGPU-Sim PTX: 895 (potential) branch divergence @  PC=0x1de70 (main.1.sm_70.ptx:18228) @%p5170 bra BB0_1789;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ded8 (main.1.sm_70.ptx:18244) shfl.sync.idx.b32 %r4109|%p2853, %r18881, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 896 (potential) branch divergence @  PC=0x1def8 (main.1.sm_70.ptx:18248) @%p5170 bra BB0_1791;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1df60 (main.1.sm_70.ptx:18264) shfl.sync.idx.b32 %r4113|%p2857, %r18881, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 897 (potential) branch divergence @  PC=0x1df80 (main.1.sm_70.ptx:18268) @%p5170 bra BB0_1793;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dfe8 (main.1.sm_70.ptx:18284) shfl.sync.idx.b32 %r4117|%p2861, %r18881, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 898 (potential) branch divergence @  PC=0x1e008 (main.1.sm_70.ptx:18288) @%p5170 bra BB0_1795;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e070 (main.1.sm_70.ptx:18304) add.s32 %r24962, %r24962, 1;
GPGPU-Sim PTX: 899 (potential) branch divergence @  PC=0x1e080 (main.1.sm_70.ptx:18306) @%p5174 bra BB0_1787;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e088 (main.1.sm_70.ptx:18308) xor.b32 %r18944, %r6024, 179;
GPGPU-Sim PTX: 900 (potential) branch divergence @  PC=0x1e110 (main.1.sm_70.ptx:18327) @%p5176 bra BB0_1799;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e178 (main.1.sm_70.ptx:18343) shfl.sync.idx.b32 %r4132|%p2869, %r18953, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 901 (potential) branch divergence @  PC=0x1e198 (main.1.sm_70.ptx:18347) @%p5176 bra BB0_1801;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e200 (main.1.sm_70.ptx:18363) shfl.sync.idx.b32 %r4136|%p2873, %r18953, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 902 (potential) branch divergence @  PC=0x1e220 (main.1.sm_70.ptx:18367) @%p5176 bra BB0_1803;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e288 (main.1.sm_70.ptx:18383) shfl.sync.idx.b32 %r4140|%p2877, %r18953, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 903 (potential) branch divergence @  PC=0x1e2a8 (main.1.sm_70.ptx:18387) @%p5176 bra BB0_1805;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e310 (main.1.sm_70.ptx:18403) add.s32 %r24963, %r24963, 1;
GPGPU-Sim PTX: 904 (potential) branch divergence @  PC=0x1e320 (main.1.sm_70.ptx:18405) @%p5180 bra BB0_1797;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e328 (main.1.sm_70.ptx:18407) xor.b32 %r19016, %r6024, 180;
GPGPU-Sim PTX: 905 (potential) branch divergence @  PC=0x1e3b0 (main.1.sm_70.ptx:18426) @%p5182 bra BB0_1809;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e418 (main.1.sm_70.ptx:18442) shfl.sync.idx.b32 %r4155|%p2885, %r19025, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 906 (potential) branch divergence @  PC=0x1e438 (main.1.sm_70.ptx:18446) @%p5182 bra BB0_1811;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e4a0 (main.1.sm_70.ptx:18462) shfl.sync.idx.b32 %r4159|%p2889, %r19025, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 907 (potential) branch divergence @  PC=0x1e4c0 (main.1.sm_70.ptx:18466) @%p5182 bra BB0_1813;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e528 (main.1.sm_70.ptx:18482) shfl.sync.idx.b32 %r4163|%p2893, %r19025, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 908 (potential) branch divergence @  PC=0x1e548 (main.1.sm_70.ptx:18486) @%p5182 bra BB0_1815;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5b0 (main.1.sm_70.ptx:18502) add.s32 %r24964, %r24964, 1;
GPGPU-Sim PTX: 909 (potential) branch divergence @  PC=0x1e5c0 (main.1.sm_70.ptx:18504) @%p5186 bra BB0_1807;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5c8 (main.1.sm_70.ptx:18506) xor.b32 %r19088, %r6024, 181;
GPGPU-Sim PTX: 910 (potential) branch divergence @  PC=0x1e650 (main.1.sm_70.ptx:18525) @%p5188 bra BB0_1819;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e6b8 (main.1.sm_70.ptx:18541) shfl.sync.idx.b32 %r4178|%p2901, %r19097, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 911 (potential) branch divergence @  PC=0x1e6d8 (main.1.sm_70.ptx:18545) @%p5188 bra BB0_1821;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e740 (main.1.sm_70.ptx:18561) shfl.sync.idx.b32 %r4182|%p2905, %r19097, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 912 (potential) branch divergence @  PC=0x1e760 (main.1.sm_70.ptx:18565) @%p5188 bra BB0_1823;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e7c8 (main.1.sm_70.ptx:18581) shfl.sync.idx.b32 %r4186|%p2909, %r19097, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 913 (potential) branch divergence @  PC=0x1e7e8 (main.1.sm_70.ptx:18585) @%p5188 bra BB0_1825;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e850 (main.1.sm_70.ptx:18601) add.s32 %r24965, %r24965, 1;
GPGPU-Sim PTX: 914 (potential) branch divergence @  PC=0x1e860 (main.1.sm_70.ptx:18603) @%p5192 bra BB0_1817;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e868 (main.1.sm_70.ptx:18605) xor.b32 %r19160, %r6024, 182;
GPGPU-Sim PTX: 915 (potential) branch divergence @  PC=0x1e8f0 (main.1.sm_70.ptx:18624) @%p5194 bra BB0_1829;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e958 (main.1.sm_70.ptx:18640) shfl.sync.idx.b32 %r4201|%p2917, %r19169, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 916 (potential) branch divergence @  PC=0x1e978 (main.1.sm_70.ptx:18644) @%p5194 bra BB0_1831;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e9e0 (main.1.sm_70.ptx:18660) shfl.sync.idx.b32 %r4205|%p2921, %r19169, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 917 (potential) branch divergence @  PC=0x1ea00 (main.1.sm_70.ptx:18664) @%p5194 bra BB0_1833;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ea68 (main.1.sm_70.ptx:18680) shfl.sync.idx.b32 %r4209|%p2925, %r19169, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 918 (potential) branch divergence @  PC=0x1ea88 (main.1.sm_70.ptx:18684) @%p5194 bra BB0_1835;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eaf0 (main.1.sm_70.ptx:18700) add.s32 %r24966, %r24966, 1;
GPGPU-Sim PTX: 919 (potential) branch divergence @  PC=0x1eb00 (main.1.sm_70.ptx:18702) @%p5198 bra BB0_1827;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb08 (main.1.sm_70.ptx:18704) xor.b32 %r19232, %r6024, 183;
GPGPU-Sim PTX: 920 (potential) branch divergence @  PC=0x1eb90 (main.1.sm_70.ptx:18723) @%p5200 bra BB0_1839;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ebf8 (main.1.sm_70.ptx:18739) shfl.sync.idx.b32 %r4224|%p2933, %r19241, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 921 (potential) branch divergence @  PC=0x1ec18 (main.1.sm_70.ptx:18743) @%p5200 bra BB0_1841;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ec80 (main.1.sm_70.ptx:18759) shfl.sync.idx.b32 %r4228|%p2937, %r19241, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 922 (potential) branch divergence @  PC=0x1eca0 (main.1.sm_70.ptx:18763) @%p5200 bra BB0_1843;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed08 (main.1.sm_70.ptx:18779) shfl.sync.idx.b32 %r4232|%p2941, %r19241, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 923 (potential) branch divergence @  PC=0x1ed28 (main.1.sm_70.ptx:18783) @%p5200 bra BB0_1845;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed90 (main.1.sm_70.ptx:18799) add.s32 %r24967, %r24967, 1;
GPGPU-Sim PTX: 924 (potential) branch divergence @  PC=0x1eda0 (main.1.sm_70.ptx:18801) @%p5204 bra BB0_1837;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eda8 (main.1.sm_70.ptx:18803) xor.b32 %r19304, %r6024, 184;
GPGPU-Sim PTX: 925 (potential) branch divergence @  PC=0x1ee30 (main.1.sm_70.ptx:18822) @%p5206 bra BB0_1849;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee98 (main.1.sm_70.ptx:18838) shfl.sync.idx.b32 %r4247|%p2949, %r19313, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 926 (potential) branch divergence @  PC=0x1eeb8 (main.1.sm_70.ptx:18842) @%p5206 bra BB0_1851;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ef20 (main.1.sm_70.ptx:18858) shfl.sync.idx.b32 %r4251|%p2953, %r19313, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 927 (potential) branch divergence @  PC=0x1ef40 (main.1.sm_70.ptx:18862) @%p5206 bra BB0_1853;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1efa8 (main.1.sm_70.ptx:18878) shfl.sync.idx.b32 %r4255|%p2957, %r19313, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 928 (potential) branch divergence @  PC=0x1efc8 (main.1.sm_70.ptx:18882) @%p5206 bra BB0_1855;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f030 (main.1.sm_70.ptx:18898) add.s32 %r24968, %r24968, 1;
GPGPU-Sim PTX: 929 (potential) branch divergence @  PC=0x1f040 (main.1.sm_70.ptx:18900) @%p5210 bra BB0_1847;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f048 (main.1.sm_70.ptx:18902) xor.b32 %r19376, %r6024, 185;
GPGPU-Sim PTX: 930 (potential) branch divergence @  PC=0x1f0d0 (main.1.sm_70.ptx:18921) @%p5212 bra BB0_1859;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f138 (main.1.sm_70.ptx:18937) shfl.sync.idx.b32 %r4270|%p2965, %r19385, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 931 (potential) branch divergence @  PC=0x1f158 (main.1.sm_70.ptx:18941) @%p5212 bra BB0_1861;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f1c0 (main.1.sm_70.ptx:18957) shfl.sync.idx.b32 %r4274|%p2969, %r19385, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 932 (potential) branch divergence @  PC=0x1f1e0 (main.1.sm_70.ptx:18961) @%p5212 bra BB0_1863;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f248 (main.1.sm_70.ptx:18977) shfl.sync.idx.b32 %r4278|%p2973, %r19385, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 933 (potential) branch divergence @  PC=0x1f268 (main.1.sm_70.ptx:18981) @%p5212 bra BB0_1865;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2d0 (main.1.sm_70.ptx:18997) add.s32 %r24969, %r24969, 1;
GPGPU-Sim PTX: 934 (potential) branch divergence @  PC=0x1f2e0 (main.1.sm_70.ptx:18999) @%p5216 bra BB0_1857;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f2e8 (main.1.sm_70.ptx:19001) xor.b32 %r19448, %r6024, 186;
GPGPU-Sim PTX: 935 (potential) branch divergence @  PC=0x1f370 (main.1.sm_70.ptx:19020) @%p5218 bra BB0_1869;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3d8 (main.1.sm_70.ptx:19036) shfl.sync.idx.b32 %r4293|%p2981, %r19457, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 936 (potential) branch divergence @  PC=0x1f3f8 (main.1.sm_70.ptx:19040) @%p5218 bra BB0_1871;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f460 (main.1.sm_70.ptx:19056) shfl.sync.idx.b32 %r4297|%p2985, %r19457, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 937 (potential) branch divergence @  PC=0x1f480 (main.1.sm_70.ptx:19060) @%p5218 bra BB0_1873;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f4e8 (main.1.sm_70.ptx:19076) shfl.sync.idx.b32 %r4301|%p2989, %r19457, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 938 (potential) branch divergence @  PC=0x1f508 (main.1.sm_70.ptx:19080) @%p5218 bra BB0_1875;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f570 (main.1.sm_70.ptx:19096) add.s32 %r24970, %r24970, 1;
GPGPU-Sim PTX: 939 (potential) branch divergence @  PC=0x1f580 (main.1.sm_70.ptx:19098) @%p5222 bra BB0_1867;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f588 (main.1.sm_70.ptx:19100) xor.b32 %r19520, %r6024, 187;
GPGPU-Sim PTX: 940 (potential) branch divergence @  PC=0x1f610 (main.1.sm_70.ptx:19119) @%p5224 bra BB0_1879;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f678 (main.1.sm_70.ptx:19135) shfl.sync.idx.b32 %r4316|%p2997, %r19529, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 941 (potential) branch divergence @  PC=0x1f698 (main.1.sm_70.ptx:19139) @%p5224 bra BB0_1881;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f700 (main.1.sm_70.ptx:19155) shfl.sync.idx.b32 %r4320|%p3001, %r19529, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 942 (potential) branch divergence @  PC=0x1f720 (main.1.sm_70.ptx:19159) @%p5224 bra BB0_1883;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f788 (main.1.sm_70.ptx:19175) shfl.sync.idx.b32 %r4324|%p3005, %r19529, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 943 (potential) branch divergence @  PC=0x1f7a8 (main.1.sm_70.ptx:19179) @%p5224 bra BB0_1885;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f810 (main.1.sm_70.ptx:19195) add.s32 %r24971, %r24971, 1;
GPGPU-Sim PTX: 944 (potential) branch divergence @  PC=0x1f820 (main.1.sm_70.ptx:19197) @%p5228 bra BB0_1877;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f828 (main.1.sm_70.ptx:19199) xor.b32 %r19592, %r6024, 188;
GPGPU-Sim PTX: 945 (potential) branch divergence @  PC=0x1f8b0 (main.1.sm_70.ptx:19218) @%p5230 bra BB0_1889;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f918 (main.1.sm_70.ptx:19234) shfl.sync.idx.b32 %r4339|%p3013, %r19601, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 946 (potential) branch divergence @  PC=0x1f938 (main.1.sm_70.ptx:19238) @%p5230 bra BB0_1891;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9a0 (main.1.sm_70.ptx:19254) shfl.sync.idx.b32 %r4343|%p3017, %r19601, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 947 (potential) branch divergence @  PC=0x1f9c0 (main.1.sm_70.ptx:19258) @%p5230 bra BB0_1893;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa28 (main.1.sm_70.ptx:19274) shfl.sync.idx.b32 %r4347|%p3021, %r19601, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 948 (potential) branch divergence @  PC=0x1fa48 (main.1.sm_70.ptx:19278) @%p5230 bra BB0_1895;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fab0 (main.1.sm_70.ptx:19294) add.s32 %r24972, %r24972, 1;
GPGPU-Sim PTX: 949 (potential) branch divergence @  PC=0x1fac0 (main.1.sm_70.ptx:19296) @%p5234 bra BB0_1887;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fac8 (main.1.sm_70.ptx:19298) xor.b32 %r19664, %r6024, 189;
GPGPU-Sim PTX: 950 (potential) branch divergence @  PC=0x1fb50 (main.1.sm_70.ptx:19317) @%p5236 bra BB0_1899;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fbb8 (main.1.sm_70.ptx:19333) shfl.sync.idx.b32 %r4362|%p3029, %r19673, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 951 (potential) branch divergence @  PC=0x1fbd8 (main.1.sm_70.ptx:19337) @%p5236 bra BB0_1901;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc40 (main.1.sm_70.ptx:19353) shfl.sync.idx.b32 %r4366|%p3033, %r19673, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 952 (potential) branch divergence @  PC=0x1fc60 (main.1.sm_70.ptx:19357) @%p5236 bra BB0_1903;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fcc8 (main.1.sm_70.ptx:19373) shfl.sync.idx.b32 %r4370|%p3037, %r19673, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 953 (potential) branch divergence @  PC=0x1fce8 (main.1.sm_70.ptx:19377) @%p5236 bra BB0_1905;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd50 (main.1.sm_70.ptx:19393) add.s32 %r24973, %r24973, 1;
GPGPU-Sim PTX: 954 (potential) branch divergence @  PC=0x1fd60 (main.1.sm_70.ptx:19395) @%p5240 bra BB0_1897;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fd68 (main.1.sm_70.ptx:19397) xor.b32 %r19736, %r6024, 190;
GPGPU-Sim PTX: 955 (potential) branch divergence @  PC=0x1fdf0 (main.1.sm_70.ptx:19416) @%p5242 bra BB0_1909;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe58 (main.1.sm_70.ptx:19432) shfl.sync.idx.b32 %r4385|%p3045, %r19745, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 956 (potential) branch divergence @  PC=0x1fe78 (main.1.sm_70.ptx:19436) @%p5242 bra BB0_1911;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fee0 (main.1.sm_70.ptx:19452) shfl.sync.idx.b32 %r4389|%p3049, %r19745, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 957 (potential) branch divergence @  PC=0x1ff00 (main.1.sm_70.ptx:19456) @%p5242 bra BB0_1913;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff68 (main.1.sm_70.ptx:19472) shfl.sync.idx.b32 %r4393|%p3053, %r19745, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 958 (potential) branch divergence @  PC=0x1ff88 (main.1.sm_70.ptx:19476) @%p5242 bra BB0_1915;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fff0 (main.1.sm_70.ptx:19492) add.s32 %r24974, %r24974, 1;
GPGPU-Sim PTX: 959 (potential) branch divergence @  PC=0x20000 (main.1.sm_70.ptx:19494) @%p5246 bra BB0_1907;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20008 (main.1.sm_70.ptx:19496) xor.b32 %r19808, %r6024, 191;
GPGPU-Sim PTX: 960 (potential) branch divergence @  PC=0x20090 (main.1.sm_70.ptx:19515) @%p5248 bra BB0_1919;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x200f8 (main.1.sm_70.ptx:19531) shfl.sync.idx.b32 %r4408|%p3061, %r19817, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 961 (potential) branch divergence @  PC=0x20118 (main.1.sm_70.ptx:19535) @%p5248 bra BB0_1921;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20180 (main.1.sm_70.ptx:19551) shfl.sync.idx.b32 %r4412|%p3065, %r19817, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 962 (potential) branch divergence @  PC=0x201a0 (main.1.sm_70.ptx:19555) @%p5248 bra BB0_1923;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20208 (main.1.sm_70.ptx:19571) shfl.sync.idx.b32 %r4416|%p3069, %r19817, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 963 (potential) branch divergence @  PC=0x20228 (main.1.sm_70.ptx:19575) @%p5248 bra BB0_1925;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20290 (main.1.sm_70.ptx:19591) add.s32 %r24975, %r24975, 1;
GPGPU-Sim PTX: 964 (potential) branch divergence @  PC=0x202a0 (main.1.sm_70.ptx:19593) @%p5252 bra BB0_1917;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x202a8 (main.1.sm_70.ptx:19595) xor.b32 %r19880, %r6024, 192;
GPGPU-Sim PTX: 965 (potential) branch divergence @  PC=0x20330 (main.1.sm_70.ptx:19614) @%p5254 bra BB0_1929;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20398 (main.1.sm_70.ptx:19630) shfl.sync.idx.b32 %r4431|%p3077, %r19889, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 966 (potential) branch divergence @  PC=0x203b8 (main.1.sm_70.ptx:19634) @%p5254 bra BB0_1931;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20420 (main.1.sm_70.ptx:19650) shfl.sync.idx.b32 %r4435|%p3081, %r19889, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 967 (potential) branch divergence @  PC=0x20440 (main.1.sm_70.ptx:19654) @%p5254 bra BB0_1933;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x204a8 (main.1.sm_70.ptx:19670) shfl.sync.idx.b32 %r4439|%p3085, %r19889, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 968 (potential) branch divergence @  PC=0x204c8 (main.1.sm_70.ptx:19674) @%p5254 bra BB0_1935;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20530 (main.1.sm_70.ptx:19690) add.s32 %r24976, %r24976, 1;
GPGPU-Sim PTX: 969 (potential) branch divergence @  PC=0x20540 (main.1.sm_70.ptx:19692) @%p5258 bra BB0_1927;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20548 (main.1.sm_70.ptx:19694) xor.b32 %r19952, %r6024, 193;
GPGPU-Sim PTX: 970 (potential) branch divergence @  PC=0x205d0 (main.1.sm_70.ptx:19713) @%p5260 bra BB0_1939;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20638 (main.1.sm_70.ptx:19729) shfl.sync.idx.b32 %r4454|%p3093, %r19961, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 971 (potential) branch divergence @  PC=0x20658 (main.1.sm_70.ptx:19733) @%p5260 bra BB0_1941;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x206c0 (main.1.sm_70.ptx:19749) shfl.sync.idx.b32 %r4458|%p3097, %r19961, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 972 (potential) branch divergence @  PC=0x206e0 (main.1.sm_70.ptx:19753) @%p5260 bra BB0_1943;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20748 (main.1.sm_70.ptx:19769) shfl.sync.idx.b32 %r4462|%p3101, %r19961, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 973 (potential) branch divergence @  PC=0x20768 (main.1.sm_70.ptx:19773) @%p5260 bra BB0_1945;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207d0 (main.1.sm_70.ptx:19789) add.s32 %r24977, %r24977, 1;
GPGPU-Sim PTX: 974 (potential) branch divergence @  PC=0x207e0 (main.1.sm_70.ptx:19791) @%p5264 bra BB0_1937;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207e8 (main.1.sm_70.ptx:19793) xor.b32 %r20024, %r6024, 194;
GPGPU-Sim PTX: 975 (potential) branch divergence @  PC=0x20870 (main.1.sm_70.ptx:19812) @%p5266 bra BB0_1949;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x208d8 (main.1.sm_70.ptx:19828) shfl.sync.idx.b32 %r4477|%p3109, %r20033, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 976 (potential) branch divergence @  PC=0x208f8 (main.1.sm_70.ptx:19832) @%p5266 bra BB0_1951;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20960 (main.1.sm_70.ptx:19848) shfl.sync.idx.b32 %r4481|%p3113, %r20033, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 977 (potential) branch divergence @  PC=0x20980 (main.1.sm_70.ptx:19852) @%p5266 bra BB0_1953;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x209e8 (main.1.sm_70.ptx:19868) shfl.sync.idx.b32 %r4485|%p3117, %r20033, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 978 (potential) branch divergence @  PC=0x20a08 (main.1.sm_70.ptx:19872) @%p5266 bra BB0_1955;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a70 (main.1.sm_70.ptx:19888) add.s32 %r24978, %r24978, 1;
GPGPU-Sim PTX: 979 (potential) branch divergence @  PC=0x20a80 (main.1.sm_70.ptx:19890) @%p5270 bra BB0_1947;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20a88 (main.1.sm_70.ptx:19892) xor.b32 %r20096, %r6024, 195;
GPGPU-Sim PTX: 980 (potential) branch divergence @  PC=0x20b10 (main.1.sm_70.ptx:19911) @%p5272 bra BB0_1959;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20b78 (main.1.sm_70.ptx:19927) shfl.sync.idx.b32 %r4500|%p3125, %r20105, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 981 (potential) branch divergence @  PC=0x20b98 (main.1.sm_70.ptx:19931) @%p5272 bra BB0_1961;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c00 (main.1.sm_70.ptx:19947) shfl.sync.idx.b32 %r4504|%p3129, %r20105, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 982 (potential) branch divergence @  PC=0x20c20 (main.1.sm_70.ptx:19951) @%p5272 bra BB0_1963;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20c88 (main.1.sm_70.ptx:19967) shfl.sync.idx.b32 %r4508|%p3133, %r20105, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 983 (potential) branch divergence @  PC=0x20ca8 (main.1.sm_70.ptx:19971) @%p5272 bra BB0_1965;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d10 (main.1.sm_70.ptx:19987) add.s32 %r24979, %r24979, 1;
GPGPU-Sim PTX: 984 (potential) branch divergence @  PC=0x20d20 (main.1.sm_70.ptx:19989) @%p5276 bra BB0_1957;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20d28 (main.1.sm_70.ptx:19991) xor.b32 %r20168, %r6024, 196;
GPGPU-Sim PTX: 985 (potential) branch divergence @  PC=0x20db0 (main.1.sm_70.ptx:20010) @%p5278 bra BB0_1969;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20e18 (main.1.sm_70.ptx:20026) shfl.sync.idx.b32 %r4523|%p3141, %r20177, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 986 (potential) branch divergence @  PC=0x20e38 (main.1.sm_70.ptx:20030) @%p5278 bra BB0_1971;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20ea0 (main.1.sm_70.ptx:20046) shfl.sync.idx.b32 %r4527|%p3145, %r20177, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 987 (potential) branch divergence @  PC=0x20ec0 (main.1.sm_70.ptx:20050) @%p5278 bra BB0_1973;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20f28 (main.1.sm_70.ptx:20066) shfl.sync.idx.b32 %r4531|%p3149, %r20177, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 988 (potential) branch divergence @  PC=0x20f48 (main.1.sm_70.ptx:20070) @%p5278 bra BB0_1975;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fb0 (main.1.sm_70.ptx:20086) add.s32 %r24980, %r24980, 1;
GPGPU-Sim PTX: 989 (potential) branch divergence @  PC=0x20fc0 (main.1.sm_70.ptx:20088) @%p5282 bra BB0_1967;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20fc8 (main.1.sm_70.ptx:20090) xor.b32 %r20240, %r6024, 197;
GPGPU-Sim PTX: 990 (potential) branch divergence @  PC=0x21050 (main.1.sm_70.ptx:20109) @%p5284 bra BB0_1979;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x210b8 (main.1.sm_70.ptx:20125) shfl.sync.idx.b32 %r4546|%p3157, %r20249, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 991 (potential) branch divergence @  PC=0x210d8 (main.1.sm_70.ptx:20129) @%p5284 bra BB0_1981;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21140 (main.1.sm_70.ptx:20145) shfl.sync.idx.b32 %r4550|%p3161, %r20249, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 992 (potential) branch divergence @  PC=0x21160 (main.1.sm_70.ptx:20149) @%p5284 bra BB0_1983;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211c8 (main.1.sm_70.ptx:20165) shfl.sync.idx.b32 %r4554|%p3165, %r20249, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 993 (potential) branch divergence @  PC=0x211e8 (main.1.sm_70.ptx:20169) @%p5284 bra BB0_1985;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21250 (main.1.sm_70.ptx:20185) add.s32 %r24981, %r24981, 1;
GPGPU-Sim PTX: 994 (potential) branch divergence @  PC=0x21260 (main.1.sm_70.ptx:20187) @%p5288 bra BB0_1977;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21268 (main.1.sm_70.ptx:20189) xor.b32 %r20312, %r6024, 198;
GPGPU-Sim PTX: 995 (potential) branch divergence @  PC=0x212f0 (main.1.sm_70.ptx:20208) @%p5290 bra BB0_1989;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21358 (main.1.sm_70.ptx:20224) shfl.sync.idx.b32 %r4569|%p3173, %r20321, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 996 (potential) branch divergence @  PC=0x21378 (main.1.sm_70.ptx:20228) @%p5290 bra BB0_1991;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x213e0 (main.1.sm_70.ptx:20244) shfl.sync.idx.b32 %r4573|%p3177, %r20321, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 997 (potential) branch divergence @  PC=0x21400 (main.1.sm_70.ptx:20248) @%p5290 bra BB0_1993;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21468 (main.1.sm_70.ptx:20264) shfl.sync.idx.b32 %r4577|%p3181, %r20321, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 998 (potential) branch divergence @  PC=0x21488 (main.1.sm_70.ptx:20268) @%p5290 bra BB0_1995;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x214f0 (main.1.sm_70.ptx:20284) add.s32 %r24982, %r24982, 1;
GPGPU-Sim PTX: 999 (potential) branch divergence @  PC=0x21500 (main.1.sm_70.ptx:20286) @%p5294 bra BB0_1987;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21508 (main.1.sm_70.ptx:20288) xor.b32 %r20384, %r6024, 199;
GPGPU-Sim PTX: 1000 (potential) branch divergence @  PC=0x21590 (main.1.sm_70.ptx:20307) @%p5296 bra BB0_1999;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215f8 (main.1.sm_70.ptx:20323) shfl.sync.idx.b32 %r4592|%p3189, %r20393, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1001 (potential) branch divergence @  PC=0x21618 (main.1.sm_70.ptx:20327) @%p5296 bra BB0_2001;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21680 (main.1.sm_70.ptx:20343) shfl.sync.idx.b32 %r4596|%p3193, %r20393, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1002 (potential) branch divergence @  PC=0x216a0 (main.1.sm_70.ptx:20347) @%p5296 bra BB0_2003;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21708 (main.1.sm_70.ptx:20363) shfl.sync.idx.b32 %r4600|%p3197, %r20393, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1003 (potential) branch divergence @  PC=0x21728 (main.1.sm_70.ptx:20367) @%p5296 bra BB0_2005;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21790 (main.1.sm_70.ptx:20383) add.s32 %r24983, %r24983, 1;
GPGPU-Sim PTX: 1004 (potential) branch divergence @  PC=0x217a0 (main.1.sm_70.ptx:20385) @%p5300 bra BB0_1997;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217a8 (main.1.sm_70.ptx:20387) xor.b32 %r20456, %r6024, 200;
GPGPU-Sim PTX: 1005 (potential) branch divergence @  PC=0x21830 (main.1.sm_70.ptx:20406) @%p5302 bra BB0_2009;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21898 (main.1.sm_70.ptx:20422) shfl.sync.idx.b32 %r4615|%p3205, %r20465, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1006 (potential) branch divergence @  PC=0x218b8 (main.1.sm_70.ptx:20426) @%p5302 bra BB0_2011;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21920 (main.1.sm_70.ptx:20442) shfl.sync.idx.b32 %r4619|%p3209, %r20465, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1007 (potential) branch divergence @  PC=0x21940 (main.1.sm_70.ptx:20446) @%p5302 bra BB0_2013;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219a8 (main.1.sm_70.ptx:20462) shfl.sync.idx.b32 %r4623|%p3213, %r20465, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1008 (potential) branch divergence @  PC=0x219c8 (main.1.sm_70.ptx:20466) @%p5302 bra BB0_2015;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a30 (main.1.sm_70.ptx:20482) add.s32 %r24984, %r24984, 1;
GPGPU-Sim PTX: 1009 (potential) branch divergence @  PC=0x21a40 (main.1.sm_70.ptx:20484) @%p5306 bra BB0_2007;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21a48 (main.1.sm_70.ptx:20486) xor.b32 %r20528, %r6024, 201;
GPGPU-Sim PTX: 1010 (potential) branch divergence @  PC=0x21ad0 (main.1.sm_70.ptx:20505) @%p5308 bra BB0_2019;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21b38 (main.1.sm_70.ptx:20521) shfl.sync.idx.b32 %r4638|%p3221, %r20537, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1011 (potential) branch divergence @  PC=0x21b58 (main.1.sm_70.ptx:20525) @%p5308 bra BB0_2021;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bc0 (main.1.sm_70.ptx:20541) shfl.sync.idx.b32 %r4642|%p3225, %r20537, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1012 (potential) branch divergence @  PC=0x21be0 (main.1.sm_70.ptx:20545) @%p5308 bra BB0_2023;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c48 (main.1.sm_70.ptx:20561) shfl.sync.idx.b32 %r4646|%p3229, %r20537, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1013 (potential) branch divergence @  PC=0x21c68 (main.1.sm_70.ptx:20565) @%p5308 bra BB0_2025;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21cd0 (main.1.sm_70.ptx:20581) add.s32 %r24985, %r24985, 1;
GPGPU-Sim PTX: 1014 (potential) branch divergence @  PC=0x21ce0 (main.1.sm_70.ptx:20583) @%p5312 bra BB0_2017;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ce8 (main.1.sm_70.ptx:20585) xor.b32 %r20600, %r6024, 202;
GPGPU-Sim PTX: 1015 (potential) branch divergence @  PC=0x21d70 (main.1.sm_70.ptx:20604) @%p5314 bra BB0_2029;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21dd8 (main.1.sm_70.ptx:20620) shfl.sync.idx.b32 %r4661|%p3237, %r20609, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1016 (potential) branch divergence @  PC=0x21df8 (main.1.sm_70.ptx:20624) @%p5314 bra BB0_2031;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e60 (main.1.sm_70.ptx:20640) shfl.sync.idx.b32 %r4665|%p3241, %r20609, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1017 (potential) branch divergence @  PC=0x21e80 (main.1.sm_70.ptx:20644) @%p5314 bra BB0_2033;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ee8 (main.1.sm_70.ptx:20660) shfl.sync.idx.b32 %r4669|%p3245, %r20609, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1018 (potential) branch divergence @  PC=0x21f08 (main.1.sm_70.ptx:20664) @%p5314 bra BB0_2035;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f70 (main.1.sm_70.ptx:20680) add.s32 %r24986, %r24986, 1;
GPGPU-Sim PTX: 1019 (potential) branch divergence @  PC=0x21f80 (main.1.sm_70.ptx:20682) @%p5318 bra BB0_2027;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f88 (main.1.sm_70.ptx:20684) xor.b32 %r20672, %r6024, 203;
GPGPU-Sim PTX: 1020 (potential) branch divergence @  PC=0x22010 (main.1.sm_70.ptx:20703) @%p5320 bra BB0_2039;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22078 (main.1.sm_70.ptx:20719) shfl.sync.idx.b32 %r4684|%p3253, %r20681, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1021 (potential) branch divergence @  PC=0x22098 (main.1.sm_70.ptx:20723) @%p5320 bra BB0_2041;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22100 (main.1.sm_70.ptx:20739) shfl.sync.idx.b32 %r4688|%p3257, %r20681, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1022 (potential) branch divergence @  PC=0x22120 (main.1.sm_70.ptx:20743) @%p5320 bra BB0_2043;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22188 (main.1.sm_70.ptx:20759) shfl.sync.idx.b32 %r4692|%p3261, %r20681, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1023 (potential) branch divergence @  PC=0x221a8 (main.1.sm_70.ptx:20763) @%p5320 bra BB0_2045;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22210 (main.1.sm_70.ptx:20779) add.s32 %r24987, %r24987, 1;
GPGPU-Sim PTX: 1024 (potential) branch divergence @  PC=0x22220 (main.1.sm_70.ptx:20781) @%p5324 bra BB0_2037;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22228 (main.1.sm_70.ptx:20783) xor.b32 %r20744, %r6024, 204;
GPGPU-Sim PTX: 1025 (potential) branch divergence @  PC=0x222b0 (main.1.sm_70.ptx:20802) @%p5326 bra BB0_2049;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22318 (main.1.sm_70.ptx:20818) shfl.sync.idx.b32 %r4707|%p3269, %r20753, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1026 (potential) branch divergence @  PC=0x22338 (main.1.sm_70.ptx:20822) @%p5326 bra BB0_2051;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x223a0 (main.1.sm_70.ptx:20838) shfl.sync.idx.b32 %r4711|%p3273, %r20753, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1027 (potential) branch divergence @  PC=0x223c0 (main.1.sm_70.ptx:20842) @%p5326 bra BB0_2053;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22428 (main.1.sm_70.ptx:20858) shfl.sync.idx.b32 %r4715|%p3277, %r20753, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1028 (potential) branch divergence @  PC=0x22448 (main.1.sm_70.ptx:20862) @%p5326 bra BB0_2055;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224b0 (main.1.sm_70.ptx:20878) add.s32 %r24988, %r24988, 1;
GPGPU-Sim PTX: 1029 (potential) branch divergence @  PC=0x224c0 (main.1.sm_70.ptx:20880) @%p5330 bra BB0_2047;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x224c8 (main.1.sm_70.ptx:20882) xor.b32 %r20816, %r6024, 205;
GPGPU-Sim PTX: 1030 (potential) branch divergence @  PC=0x22550 (main.1.sm_70.ptx:20901) @%p5332 bra BB0_2059;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x225b8 (main.1.sm_70.ptx:20917) shfl.sync.idx.b32 %r4730|%p3285, %r20825, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1031 (potential) branch divergence @  PC=0x225d8 (main.1.sm_70.ptx:20921) @%p5332 bra BB0_2061;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22640 (main.1.sm_70.ptx:20937) shfl.sync.idx.b32 %r4734|%p3289, %r20825, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1032 (potential) branch divergence @  PC=0x22660 (main.1.sm_70.ptx:20941) @%p5332 bra BB0_2063;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x226c8 (main.1.sm_70.ptx:20957) shfl.sync.idx.b32 %r4738|%p3293, %r20825, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1033 (potential) branch divergence @  PC=0x226e8 (main.1.sm_70.ptx:20961) @%p5332 bra BB0_2065;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22750 (main.1.sm_70.ptx:20977) add.s32 %r24989, %r24989, 1;
GPGPU-Sim PTX: 1034 (potential) branch divergence @  PC=0x22760 (main.1.sm_70.ptx:20979) @%p5336 bra BB0_2057;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22768 (main.1.sm_70.ptx:20981) xor.b32 %r20888, %r6024, 206;
GPGPU-Sim PTX: 1035 (potential) branch divergence @  PC=0x227f0 (main.1.sm_70.ptx:21000) @%p5338 bra BB0_2069;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22858 (main.1.sm_70.ptx:21016) shfl.sync.idx.b32 %r4753|%p3301, %r20897, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1036 (potential) branch divergence @  PC=0x22878 (main.1.sm_70.ptx:21020) @%p5338 bra BB0_2071;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228e0 (main.1.sm_70.ptx:21036) shfl.sync.idx.b32 %r4757|%p3305, %r20897, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1037 (potential) branch divergence @  PC=0x22900 (main.1.sm_70.ptx:21040) @%p5338 bra BB0_2073;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22968 (main.1.sm_70.ptx:21056) shfl.sync.idx.b32 %r4761|%p3309, %r20897, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1038 (potential) branch divergence @  PC=0x22988 (main.1.sm_70.ptx:21060) @%p5338 bra BB0_2075;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x229f0 (main.1.sm_70.ptx:21076) add.s32 %r24990, %r24990, 1;
GPGPU-Sim PTX: 1039 (potential) branch divergence @  PC=0x22a00 (main.1.sm_70.ptx:21078) @%p5342 bra BB0_2067;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a08 (main.1.sm_70.ptx:21080) xor.b32 %r20960, %r6024, 207;
GPGPU-Sim PTX: 1040 (potential) branch divergence @  PC=0x22a90 (main.1.sm_70.ptx:21099) @%p5344 bra BB0_2079;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22af8 (main.1.sm_70.ptx:21115) shfl.sync.idx.b32 %r4776|%p3317, %r20969, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1041 (potential) branch divergence @  PC=0x22b18 (main.1.sm_70.ptx:21119) @%p5344 bra BB0_2081;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22b80 (main.1.sm_70.ptx:21135) shfl.sync.idx.b32 %r4780|%p3321, %r20969, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1042 (potential) branch divergence @  PC=0x22ba0 (main.1.sm_70.ptx:21139) @%p5344 bra BB0_2083;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c08 (main.1.sm_70.ptx:21155) shfl.sync.idx.b32 %r4784|%p3325, %r20969, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1043 (potential) branch divergence @  PC=0x22c28 (main.1.sm_70.ptx:21159) @%p5344 bra BB0_2085;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c90 (main.1.sm_70.ptx:21175) add.s32 %r24991, %r24991, 1;
GPGPU-Sim PTX: 1044 (potential) branch divergence @  PC=0x22ca0 (main.1.sm_70.ptx:21177) @%p5348 bra BB0_2077;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ca8 (main.1.sm_70.ptx:21179) xor.b32 %r21032, %r6024, 208;
GPGPU-Sim PTX: 1045 (potential) branch divergence @  PC=0x22d30 (main.1.sm_70.ptx:21198) @%p5350 bra BB0_2089;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22d98 (main.1.sm_70.ptx:21214) shfl.sync.idx.b32 %r4799|%p3333, %r21041, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1046 (potential) branch divergence @  PC=0x22db8 (main.1.sm_70.ptx:21218) @%p5350 bra BB0_2091;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e20 (main.1.sm_70.ptx:21234) shfl.sync.idx.b32 %r4803|%p3337, %r21041, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1047 (potential) branch divergence @  PC=0x22e40 (main.1.sm_70.ptx:21238) @%p5350 bra BB0_2093;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ea8 (main.1.sm_70.ptx:21254) shfl.sync.idx.b32 %r4807|%p3341, %r21041, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1048 (potential) branch divergence @  PC=0x22ec8 (main.1.sm_70.ptx:21258) @%p5350 bra BB0_2095;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f30 (main.1.sm_70.ptx:21274) add.s32 %r24992, %r24992, 1;
GPGPU-Sim PTX: 1049 (potential) branch divergence @  PC=0x22f40 (main.1.sm_70.ptx:21276) @%p5354 bra BB0_2087;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22f48 (main.1.sm_70.ptx:21278) xor.b32 %r21104, %r6024, 209;
GPGPU-Sim PTX: 1050 (potential) branch divergence @  PC=0x22fd0 (main.1.sm_70.ptx:21297) @%p5356 bra BB0_2099;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23038 (main.1.sm_70.ptx:21313) shfl.sync.idx.b32 %r4822|%p3349, %r21113, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1051 (potential) branch divergence @  PC=0x23058 (main.1.sm_70.ptx:21317) @%p5356 bra BB0_2101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x230c0 (main.1.sm_70.ptx:21333) shfl.sync.idx.b32 %r4826|%p3353, %r21113, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1052 (potential) branch divergence @  PC=0x230e0 (main.1.sm_70.ptx:21337) @%p5356 bra BB0_2103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23148 (main.1.sm_70.ptx:21353) shfl.sync.idx.b32 %r4830|%p3357, %r21113, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1053 (potential) branch divergence @  PC=0x23168 (main.1.sm_70.ptx:21357) @%p5356 bra BB0_2105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231d0 (main.1.sm_70.ptx:21373) add.s32 %r24993, %r24993, 1;
GPGPU-Sim PTX: 1054 (potential) branch divergence @  PC=0x231e0 (main.1.sm_70.ptx:21375) @%p5360 bra BB0_2097;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231e8 (main.1.sm_70.ptx:21377) xor.b32 %r21176, %r6024, 210;
GPGPU-Sim PTX: 1055 (potential) branch divergence @  PC=0x23270 (main.1.sm_70.ptx:21396) @%p5362 bra BB0_2109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x232d8 (main.1.sm_70.ptx:21412) shfl.sync.idx.b32 %r4845|%p3365, %r21185, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1056 (potential) branch divergence @  PC=0x232f8 (main.1.sm_70.ptx:21416) @%p5362 bra BB0_2111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23360 (main.1.sm_70.ptx:21432) shfl.sync.idx.b32 %r4849|%p3369, %r21185, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1057 (potential) branch divergence @  PC=0x23380 (main.1.sm_70.ptx:21436) @%p5362 bra BB0_2113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x233e8 (main.1.sm_70.ptx:21452) shfl.sync.idx.b32 %r4853|%p3373, %r21185, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1058 (potential) branch divergence @  PC=0x23408 (main.1.sm_70.ptx:21456) @%p5362 bra BB0_2115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23470 (main.1.sm_70.ptx:21472) add.s32 %r24994, %r24994, 1;
GPGPU-Sim PTX: 1059 (potential) branch divergence @  PC=0x23480 (main.1.sm_70.ptx:21474) @%p5366 bra BB0_2107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23488 (main.1.sm_70.ptx:21476) xor.b32 %r21248, %r6024, 211;
GPGPU-Sim PTX: 1060 (potential) branch divergence @  PC=0x23510 (main.1.sm_70.ptx:21495) @%p5368 bra BB0_2119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23578 (main.1.sm_70.ptx:21511) shfl.sync.idx.b32 %r4868|%p3381, %r21257, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1061 (potential) branch divergence @  PC=0x23598 (main.1.sm_70.ptx:21515) @%p5368 bra BB0_2121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23600 (main.1.sm_70.ptx:21531) shfl.sync.idx.b32 %r4872|%p3385, %r21257, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1062 (potential) branch divergence @  PC=0x23620 (main.1.sm_70.ptx:21535) @%p5368 bra BB0_2123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23688 (main.1.sm_70.ptx:21551) shfl.sync.idx.b32 %r4876|%p3389, %r21257, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1063 (potential) branch divergence @  PC=0x236a8 (main.1.sm_70.ptx:21555) @%p5368 bra BB0_2125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23710 (main.1.sm_70.ptx:21571) add.s32 %r24995, %r24995, 1;
GPGPU-Sim PTX: 1064 (potential) branch divergence @  PC=0x23720 (main.1.sm_70.ptx:21573) @%p5372 bra BB0_2117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23728 (main.1.sm_70.ptx:21575) xor.b32 %r21320, %r6024, 212;
GPGPU-Sim PTX: 1065 (potential) branch divergence @  PC=0x237b0 (main.1.sm_70.ptx:21594) @%p5374 bra BB0_2129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23818 (main.1.sm_70.ptx:21610) shfl.sync.idx.b32 %r4891|%p3397, %r21329, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1066 (potential) branch divergence @  PC=0x23838 (main.1.sm_70.ptx:21614) @%p5374 bra BB0_2131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238a0 (main.1.sm_70.ptx:21630) shfl.sync.idx.b32 %r4895|%p3401, %r21329, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1067 (potential) branch divergence @  PC=0x238c0 (main.1.sm_70.ptx:21634) @%p5374 bra BB0_2133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23928 (main.1.sm_70.ptx:21650) shfl.sync.idx.b32 %r4899|%p3405, %r21329, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1068 (potential) branch divergence @  PC=0x23948 (main.1.sm_70.ptx:21654) @%p5374 bra BB0_2135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239b0 (main.1.sm_70.ptx:21670) add.s32 %r24996, %r24996, 1;
GPGPU-Sim PTX: 1069 (potential) branch divergence @  PC=0x239c0 (main.1.sm_70.ptx:21672) @%p5378 bra BB0_2127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x239c8 (main.1.sm_70.ptx:21674) xor.b32 %r21392, %r6024, 213;
GPGPU-Sim PTX: 1070 (potential) branch divergence @  PC=0x23a50 (main.1.sm_70.ptx:21693) @%p5380 bra BB0_2139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ab8 (main.1.sm_70.ptx:21709) shfl.sync.idx.b32 %r4914|%p3413, %r21401, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1071 (potential) branch divergence @  PC=0x23ad8 (main.1.sm_70.ptx:21713) @%p5380 bra BB0_2141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23b40 (main.1.sm_70.ptx:21729) shfl.sync.idx.b32 %r4918|%p3417, %r21401, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1072 (potential) branch divergence @  PC=0x23b60 (main.1.sm_70.ptx:21733) @%p5380 bra BB0_2143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23bc8 (main.1.sm_70.ptx:21749) shfl.sync.idx.b32 %r4922|%p3421, %r21401, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1073 (potential) branch divergence @  PC=0x23be8 (main.1.sm_70.ptx:21753) @%p5380 bra BB0_2145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c50 (main.1.sm_70.ptx:21769) add.s32 %r24997, %r24997, 1;
GPGPU-Sim PTX: 1074 (potential) branch divergence @  PC=0x23c60 (main.1.sm_70.ptx:21771) @%p5384 bra BB0_2137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c68 (main.1.sm_70.ptx:21773) xor.b32 %r21464, %r6024, 214;
GPGPU-Sim PTX: 1075 (potential) branch divergence @  PC=0x23cf0 (main.1.sm_70.ptx:21792) @%p5386 bra BB0_2149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23d58 (main.1.sm_70.ptx:21808) shfl.sync.idx.b32 %r4937|%p3429, %r21473, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1076 (potential) branch divergence @  PC=0x23d78 (main.1.sm_70.ptx:21812) @%p5386 bra BB0_2151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23de0 (main.1.sm_70.ptx:21828) shfl.sync.idx.b32 %r4941|%p3433, %r21473, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1077 (potential) branch divergence @  PC=0x23e00 (main.1.sm_70.ptx:21832) @%p5386 bra BB0_2153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e68 (main.1.sm_70.ptx:21848) shfl.sync.idx.b32 %r4945|%p3437, %r21473, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1078 (potential) branch divergence @  PC=0x23e88 (main.1.sm_70.ptx:21852) @%p5386 bra BB0_2155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ef0 (main.1.sm_70.ptx:21868) add.s32 %r24998, %r24998, 1;
GPGPU-Sim PTX: 1079 (potential) branch divergence @  PC=0x23f00 (main.1.sm_70.ptx:21870) @%p5390 bra BB0_2147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f08 (main.1.sm_70.ptx:21872) xor.b32 %r21536, %r6024, 215;
GPGPU-Sim PTX: 1080 (potential) branch divergence @  PC=0x23f90 (main.1.sm_70.ptx:21891) @%p5392 bra BB0_2159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23ff8 (main.1.sm_70.ptx:21907) shfl.sync.idx.b32 %r4960|%p3445, %r21545, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1081 (potential) branch divergence @  PC=0x24018 (main.1.sm_70.ptx:21911) @%p5392 bra BB0_2161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24080 (main.1.sm_70.ptx:21927) shfl.sync.idx.b32 %r4964|%p3449, %r21545, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1082 (potential) branch divergence @  PC=0x240a0 (main.1.sm_70.ptx:21931) @%p5392 bra BB0_2163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24108 (main.1.sm_70.ptx:21947) shfl.sync.idx.b32 %r4968|%p3453, %r21545, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1083 (potential) branch divergence @  PC=0x24128 (main.1.sm_70.ptx:21951) @%p5392 bra BB0_2165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24190 (main.1.sm_70.ptx:21967) add.s32 %r24999, %r24999, 1;
GPGPU-Sim PTX: 1084 (potential) branch divergence @  PC=0x241a0 (main.1.sm_70.ptx:21969) @%p5396 bra BB0_2157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241a8 (main.1.sm_70.ptx:21971) xor.b32 %r21608, %r6024, 216;
GPGPU-Sim PTX: 1085 (potential) branch divergence @  PC=0x24230 (main.1.sm_70.ptx:21990) @%p5398 bra BB0_2169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24298 (main.1.sm_70.ptx:22006) shfl.sync.idx.b32 %r4983|%p3461, %r21617, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1086 (potential) branch divergence @  PC=0x242b8 (main.1.sm_70.ptx:22010) @%p5398 bra BB0_2171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24320 (main.1.sm_70.ptx:22026) shfl.sync.idx.b32 %r4987|%p3465, %r21617, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1087 (potential) branch divergence @  PC=0x24340 (main.1.sm_70.ptx:22030) @%p5398 bra BB0_2173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x243a8 (main.1.sm_70.ptx:22046) shfl.sync.idx.b32 %r4991|%p3469, %r21617, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1088 (potential) branch divergence @  PC=0x243c8 (main.1.sm_70.ptx:22050) @%p5398 bra BB0_2175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24430 (main.1.sm_70.ptx:22066) add.s32 %r25000, %r25000, 1;
GPGPU-Sim PTX: 1089 (potential) branch divergence @  PC=0x24440 (main.1.sm_70.ptx:22068) @%p5402 bra BB0_2167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24448 (main.1.sm_70.ptx:22070) xor.b32 %r21680, %r6024, 217;
GPGPU-Sim PTX: 1090 (potential) branch divergence @  PC=0x244d0 (main.1.sm_70.ptx:22089) @%p5404 bra BB0_2179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24538 (main.1.sm_70.ptx:22105) shfl.sync.idx.b32 %r5006|%p3477, %r21689, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1091 (potential) branch divergence @  PC=0x24558 (main.1.sm_70.ptx:22109) @%p5404 bra BB0_2181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x245c0 (main.1.sm_70.ptx:22125) shfl.sync.idx.b32 %r5010|%p3481, %r21689, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1092 (potential) branch divergence @  PC=0x245e0 (main.1.sm_70.ptx:22129) @%p5404 bra BB0_2183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24648 (main.1.sm_70.ptx:22145) shfl.sync.idx.b32 %r5014|%p3485, %r21689, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1093 (potential) branch divergence @  PC=0x24668 (main.1.sm_70.ptx:22149) @%p5404 bra BB0_2185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246d0 (main.1.sm_70.ptx:22165) add.s32 %r25001, %r25001, 1;
GPGPU-Sim PTX: 1094 (potential) branch divergence @  PC=0x246e0 (main.1.sm_70.ptx:22167) @%p5408 bra BB0_2177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x246e8 (main.1.sm_70.ptx:22169) xor.b32 %r21752, %r6024, 218;
GPGPU-Sim PTX: 1095 (potential) branch divergence @  PC=0x24770 (main.1.sm_70.ptx:22188) @%p5410 bra BB0_2189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247d8 (main.1.sm_70.ptx:22204) shfl.sync.idx.b32 %r5029|%p3493, %r21761, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1096 (potential) branch divergence @  PC=0x247f8 (main.1.sm_70.ptx:22208) @%p5410 bra BB0_2191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24860 (main.1.sm_70.ptx:22224) shfl.sync.idx.b32 %r5033|%p3497, %r21761, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1097 (potential) branch divergence @  PC=0x24880 (main.1.sm_70.ptx:22228) @%p5410 bra BB0_2193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x248e8 (main.1.sm_70.ptx:22244) shfl.sync.idx.b32 %r5037|%p3501, %r21761, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1098 (potential) branch divergence @  PC=0x24908 (main.1.sm_70.ptx:22248) @%p5410 bra BB0_2195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24970 (main.1.sm_70.ptx:22264) add.s32 %r25002, %r25002, 1;
GPGPU-Sim PTX: 1099 (potential) branch divergence @  PC=0x24980 (main.1.sm_70.ptx:22266) @%p5414 bra BB0_2187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24988 (main.1.sm_70.ptx:22268) xor.b32 %r21824, %r6024, 219;
GPGPU-Sim PTX: 1100 (potential) branch divergence @  PC=0x24a10 (main.1.sm_70.ptx:22287) @%p5416 bra BB0_2199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24a78 (main.1.sm_70.ptx:22303) shfl.sync.idx.b32 %r5052|%p3509, %r21833, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1101 (potential) branch divergence @  PC=0x24a98 (main.1.sm_70.ptx:22307) @%p5416 bra BB0_2201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b00 (main.1.sm_70.ptx:22323) shfl.sync.idx.b32 %r5056|%p3513, %r21833, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1102 (potential) branch divergence @  PC=0x24b20 (main.1.sm_70.ptx:22327) @%p5416 bra BB0_2203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24b88 (main.1.sm_70.ptx:22343) shfl.sync.idx.b32 %r5060|%p3517, %r21833, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1103 (potential) branch divergence @  PC=0x24ba8 (main.1.sm_70.ptx:22347) @%p5416 bra BB0_2205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c10 (main.1.sm_70.ptx:22363) add.s32 %r25003, %r25003, 1;
GPGPU-Sim PTX: 1104 (potential) branch divergence @  PC=0x24c20 (main.1.sm_70.ptx:22365) @%p5420 bra BB0_2197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24c28 (main.1.sm_70.ptx:22367) xor.b32 %r21896, %r6024, 220;
GPGPU-Sim PTX: 1105 (potential) branch divergence @  PC=0x24cb0 (main.1.sm_70.ptx:22386) @%p5422 bra BB0_2209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24d18 (main.1.sm_70.ptx:22402) shfl.sync.idx.b32 %r5075|%p3525, %r21905, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1106 (potential) branch divergence @  PC=0x24d38 (main.1.sm_70.ptx:22406) @%p5422 bra BB0_2211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24da0 (main.1.sm_70.ptx:22422) shfl.sync.idx.b32 %r5079|%p3529, %r21905, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1107 (potential) branch divergence @  PC=0x24dc0 (main.1.sm_70.ptx:22426) @%p5422 bra BB0_2213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e28 (main.1.sm_70.ptx:22442) shfl.sync.idx.b32 %r5083|%p3533, %r21905, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1108 (potential) branch divergence @  PC=0x24e48 (main.1.sm_70.ptx:22446) @%p5422 bra BB0_2215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24eb0 (main.1.sm_70.ptx:22462) add.s32 %r25004, %r25004, 1;
GPGPU-Sim PTX: 1109 (potential) branch divergence @  PC=0x24ec0 (main.1.sm_70.ptx:22464) @%p5426 bra BB0_2207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24ec8 (main.1.sm_70.ptx:22466) xor.b32 %r21968, %r6024, 221;
GPGPU-Sim PTX: 1110 (potential) branch divergence @  PC=0x24f50 (main.1.sm_70.ptx:22485) @%p5428 bra BB0_2219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24fb8 (main.1.sm_70.ptx:22501) shfl.sync.idx.b32 %r5098|%p3541, %r21977, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1111 (potential) branch divergence @  PC=0x24fd8 (main.1.sm_70.ptx:22505) @%p5428 bra BB0_2221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25040 (main.1.sm_70.ptx:22521) shfl.sync.idx.b32 %r5102|%p3545, %r21977, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1112 (potential) branch divergence @  PC=0x25060 (main.1.sm_70.ptx:22525) @%p5428 bra BB0_2223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250c8 (main.1.sm_70.ptx:22541) shfl.sync.idx.b32 %r5106|%p3549, %r21977, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1113 (potential) branch divergence @  PC=0x250e8 (main.1.sm_70.ptx:22545) @%p5428 bra BB0_2225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25150 (main.1.sm_70.ptx:22561) add.s32 %r25005, %r25005, 1;
GPGPU-Sim PTX: 1114 (potential) branch divergence @  PC=0x25160 (main.1.sm_70.ptx:22563) @%p5432 bra BB0_2217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25168 (main.1.sm_70.ptx:22565) xor.b32 %r22040, %r6024, 222;
GPGPU-Sim PTX: 1115 (potential) branch divergence @  PC=0x251f0 (main.1.sm_70.ptx:22584) @%p5434 bra BB0_2229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25258 (main.1.sm_70.ptx:22600) shfl.sync.idx.b32 %r5121|%p3557, %r22049, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1116 (potential) branch divergence @  PC=0x25278 (main.1.sm_70.ptx:22604) @%p5434 bra BB0_2231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x252e0 (main.1.sm_70.ptx:22620) shfl.sync.idx.b32 %r5125|%p3561, %r22049, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1117 (potential) branch divergence @  PC=0x25300 (main.1.sm_70.ptx:22624) @%p5434 bra BB0_2233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25368 (main.1.sm_70.ptx:22640) shfl.sync.idx.b32 %r5129|%p3565, %r22049, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1118 (potential) branch divergence @  PC=0x25388 (main.1.sm_70.ptx:22644) @%p5434 bra BB0_2235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x253f0 (main.1.sm_70.ptx:22660) add.s32 %r25006, %r25006, 1;
GPGPU-Sim PTX: 1119 (potential) branch divergence @  PC=0x25400 (main.1.sm_70.ptx:22662) @%p5438 bra BB0_2227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25408 (main.1.sm_70.ptx:22664) xor.b32 %r22112, %r6024, 223;
GPGPU-Sim PTX: 1120 (potential) branch divergence @  PC=0x25490 (main.1.sm_70.ptx:22683) @%p5440 bra BB0_2239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x254f8 (main.1.sm_70.ptx:22699) shfl.sync.idx.b32 %r5144|%p3573, %r22121, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1121 (potential) branch divergence @  PC=0x25518 (main.1.sm_70.ptx:22703) @%p5440 bra BB0_2241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25580 (main.1.sm_70.ptx:22719) shfl.sync.idx.b32 %r5148|%p3577, %r22121, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1122 (potential) branch divergence @  PC=0x255a0 (main.1.sm_70.ptx:22723) @%p5440 bra BB0_2243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25608 (main.1.sm_70.ptx:22739) shfl.sync.idx.b32 %r5152|%p3581, %r22121, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1123 (potential) branch divergence @  PC=0x25628 (main.1.sm_70.ptx:22743) @%p5440 bra BB0_2245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25690 (main.1.sm_70.ptx:22759) add.s32 %r25007, %r25007, 1;
GPGPU-Sim PTX: 1124 (potential) branch divergence @  PC=0x256a0 (main.1.sm_70.ptx:22761) @%p5444 bra BB0_2237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x256a8 (main.1.sm_70.ptx:22763) xor.b32 %r22184, %r6024, 224;
GPGPU-Sim PTX: 1125 (potential) branch divergence @  PC=0x25730 (main.1.sm_70.ptx:22782) @%p5446 bra BB0_2249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25798 (main.1.sm_70.ptx:22798) shfl.sync.idx.b32 %r5167|%p3589, %r22193, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1126 (potential) branch divergence @  PC=0x257b8 (main.1.sm_70.ptx:22802) @%p5446 bra BB0_2251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25820 (main.1.sm_70.ptx:22818) shfl.sync.idx.b32 %r5171|%p3593, %r22193, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1127 (potential) branch divergence @  PC=0x25840 (main.1.sm_70.ptx:22822) @%p5446 bra BB0_2253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x258a8 (main.1.sm_70.ptx:22838) shfl.sync.idx.b32 %r5175|%p3597, %r22193, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1128 (potential) branch divergence @  PC=0x258c8 (main.1.sm_70.ptx:22842) @%p5446 bra BB0_2255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25930 (main.1.sm_70.ptx:22858) add.s32 %r25008, %r25008, 1;
GPGPU-Sim PTX: 1129 (potential) branch divergence @  PC=0x25940 (main.1.sm_70.ptx:22860) @%p5450 bra BB0_2247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25948 (main.1.sm_70.ptx:22862) xor.b32 %r22256, %r6024, 225;
GPGPU-Sim PTX: 1130 (potential) branch divergence @  PC=0x259d0 (main.1.sm_70.ptx:22881) @%p5452 bra BB0_2259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25a38 (main.1.sm_70.ptx:22897) shfl.sync.idx.b32 %r5190|%p3605, %r22265, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1131 (potential) branch divergence @  PC=0x25a58 (main.1.sm_70.ptx:22901) @%p5452 bra BB0_2261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25ac0 (main.1.sm_70.ptx:22917) shfl.sync.idx.b32 %r5194|%p3609, %r22265, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1132 (potential) branch divergence @  PC=0x25ae0 (main.1.sm_70.ptx:22921) @%p5452 bra BB0_2263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25b48 (main.1.sm_70.ptx:22937) shfl.sync.idx.b32 %r5198|%p3613, %r22265, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1133 (potential) branch divergence @  PC=0x25b68 (main.1.sm_70.ptx:22941) @%p5452 bra BB0_2265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bd0 (main.1.sm_70.ptx:22957) add.s32 %r25009, %r25009, 1;
GPGPU-Sim PTX: 1134 (potential) branch divergence @  PC=0x25be0 (main.1.sm_70.ptx:22959) @%p5456 bra BB0_2257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25be8 (main.1.sm_70.ptx:22961) xor.b32 %r22328, %r6024, 226;
GPGPU-Sim PTX: 1135 (potential) branch divergence @  PC=0x25c70 (main.1.sm_70.ptx:22980) @%p5458 bra BB0_2269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25cd8 (main.1.sm_70.ptx:22996) shfl.sync.idx.b32 %r5213|%p3621, %r22337, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1136 (potential) branch divergence @  PC=0x25cf8 (main.1.sm_70.ptx:23000) @%p5458 bra BB0_2271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25d60 (main.1.sm_70.ptx:23016) shfl.sync.idx.b32 %r5217|%p3625, %r22337, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1137 (potential) branch divergence @  PC=0x25d80 (main.1.sm_70.ptx:23020) @%p5458 bra BB0_2273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25de8 (main.1.sm_70.ptx:23036) shfl.sync.idx.b32 %r5221|%p3629, %r22337, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1138 (potential) branch divergence @  PC=0x25e08 (main.1.sm_70.ptx:23040) @%p5458 bra BB0_2275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e70 (main.1.sm_70.ptx:23056) add.s32 %r25010, %r25010, 1;
GPGPU-Sim PTX: 1139 (potential) branch divergence @  PC=0x25e80 (main.1.sm_70.ptx:23058) @%p5462 bra BB0_2267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25e88 (main.1.sm_70.ptx:23060) xor.b32 %r22400, %r6024, 227;
GPGPU-Sim PTX: 1140 (potential) branch divergence @  PC=0x25f10 (main.1.sm_70.ptx:23079) @%p5464 bra BB0_2279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f78 (main.1.sm_70.ptx:23095) shfl.sync.idx.b32 %r5236|%p3637, %r22409, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1141 (potential) branch divergence @  PC=0x25f98 (main.1.sm_70.ptx:23099) @%p5464 bra BB0_2281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26000 (main.1.sm_70.ptx:23115) shfl.sync.idx.b32 %r5240|%p3641, %r22409, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1142 (potential) branch divergence @  PC=0x26020 (main.1.sm_70.ptx:23119) @%p5464 bra BB0_2283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26088 (main.1.sm_70.ptx:23135) shfl.sync.idx.b32 %r5244|%p3645, %r22409, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1143 (potential) branch divergence @  PC=0x260a8 (main.1.sm_70.ptx:23139) @%p5464 bra BB0_2285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26110 (main.1.sm_70.ptx:23155) add.s32 %r25011, %r25011, 1;
GPGPU-Sim PTX: 1144 (potential) branch divergence @  PC=0x26120 (main.1.sm_70.ptx:23157) @%p5468 bra BB0_2277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26128 (main.1.sm_70.ptx:23159) xor.b32 %r22472, %r6024, 228;
GPGPU-Sim PTX: 1145 (potential) branch divergence @  PC=0x261b0 (main.1.sm_70.ptx:23178) @%p5470 bra BB0_2289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26218 (main.1.sm_70.ptx:23194) shfl.sync.idx.b32 %r5259|%p3653, %r22481, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1146 (potential) branch divergence @  PC=0x26238 (main.1.sm_70.ptx:23198) @%p5470 bra BB0_2291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x262a0 (main.1.sm_70.ptx:23214) shfl.sync.idx.b32 %r5263|%p3657, %r22481, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1147 (potential) branch divergence @  PC=0x262c0 (main.1.sm_70.ptx:23218) @%p5470 bra BB0_2293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26328 (main.1.sm_70.ptx:23234) shfl.sync.idx.b32 %r5267|%p3661, %r22481, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1148 (potential) branch divergence @  PC=0x26348 (main.1.sm_70.ptx:23238) @%p5470 bra BB0_2295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263b0 (main.1.sm_70.ptx:23254) add.s32 %r25012, %r25012, 1;
GPGPU-Sim PTX: 1149 (potential) branch divergence @  PC=0x263c0 (main.1.sm_70.ptx:23256) @%p5474 bra BB0_2287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x263c8 (main.1.sm_70.ptx:23258) xor.b32 %r22544, %r6024, 229;
GPGPU-Sim PTX: 1150 (potential) branch divergence @  PC=0x26450 (main.1.sm_70.ptx:23277) @%p5476 bra BB0_2299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x264b8 (main.1.sm_70.ptx:23293) shfl.sync.idx.b32 %r5282|%p3669, %r22553, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1151 (potential) branch divergence @  PC=0x264d8 (main.1.sm_70.ptx:23297) @%p5476 bra BB0_2301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26540 (main.1.sm_70.ptx:23313) shfl.sync.idx.b32 %r5286|%p3673, %r22553, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1152 (potential) branch divergence @  PC=0x26560 (main.1.sm_70.ptx:23317) @%p5476 bra BB0_2303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x265c8 (main.1.sm_70.ptx:23333) shfl.sync.idx.b32 %r5290|%p3677, %r22553, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1153 (potential) branch divergence @  PC=0x265e8 (main.1.sm_70.ptx:23337) @%p5476 bra BB0_2305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26650 (main.1.sm_70.ptx:23353) add.s32 %r25013, %r25013, 1;
GPGPU-Sim PTX: 1154 (potential) branch divergence @  PC=0x26660 (main.1.sm_70.ptx:23355) @%p5480 bra BB0_2297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26668 (main.1.sm_70.ptx:23357) xor.b32 %r22616, %r6024, 230;
GPGPU-Sim PTX: 1155 (potential) branch divergence @  PC=0x266f0 (main.1.sm_70.ptx:23376) @%p5482 bra BB0_2309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26758 (main.1.sm_70.ptx:23392) shfl.sync.idx.b32 %r5305|%p3685, %r22625, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1156 (potential) branch divergence @  PC=0x26778 (main.1.sm_70.ptx:23396) @%p5482 bra BB0_2311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267e0 (main.1.sm_70.ptx:23412) shfl.sync.idx.b32 %r5309|%p3689, %r22625, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1157 (potential) branch divergence @  PC=0x26800 (main.1.sm_70.ptx:23416) @%p5482 bra BB0_2313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26868 (main.1.sm_70.ptx:23432) shfl.sync.idx.b32 %r5313|%p3693, %r22625, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1158 (potential) branch divergence @  PC=0x26888 (main.1.sm_70.ptx:23436) @%p5482 bra BB0_2315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268f0 (main.1.sm_70.ptx:23452) add.s32 %r25014, %r25014, 1;
GPGPU-Sim PTX: 1159 (potential) branch divergence @  PC=0x26900 (main.1.sm_70.ptx:23454) @%p5486 bra BB0_2307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26908 (main.1.sm_70.ptx:23456) xor.b32 %r22688, %r6024, 231;
GPGPU-Sim PTX: 1160 (potential) branch divergence @  PC=0x26998 (main.1.sm_70.ptx:23476) @%p5488 bra BB0_2319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a00 (main.1.sm_70.ptx:23492) shfl.sync.idx.b32 %r5329|%p3701, %r22697, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1161 (potential) branch divergence @  PC=0x26a20 (main.1.sm_70.ptx:23496) @%p5488 bra BB0_2321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26a88 (main.1.sm_70.ptx:23512) shfl.sync.idx.b32 %r5333|%p3705, %r22697, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1162 (potential) branch divergence @  PC=0x26aa8 (main.1.sm_70.ptx:23516) @%p5488 bra BB0_2323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b10 (main.1.sm_70.ptx:23532) shfl.sync.idx.b32 %r5337|%p3709, %r22697, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1163 (potential) branch divergence @  PC=0x26b30 (main.1.sm_70.ptx:23536) @%p5488 bra BB0_2325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b98 (main.1.sm_70.ptx:23552) add.s32 %r25015, %r25015, 1;
GPGPU-Sim PTX: 1164 (potential) branch divergence @  PC=0x26ba8 (main.1.sm_70.ptx:23554) @%p5492 bra BB0_2317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26bb0 (main.1.sm_70.ptx:23556) xor.b32 %r22760, %r6024, 232;
GPGPU-Sim PTX: 1165 (potential) branch divergence @  PC=0x26c40 (main.1.sm_70.ptx:23576) @%p5494 bra BB0_2329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ca8 (main.1.sm_70.ptx:23592) shfl.sync.idx.b32 %r5354|%p3717, %r22771, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1166 (potential) branch divergence @  PC=0x26cc8 (main.1.sm_70.ptx:23596) @%p5494 bra BB0_2331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26d30 (main.1.sm_70.ptx:23612) shfl.sync.idx.b32 %r5358|%p3721, %r22771, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1167 (potential) branch divergence @  PC=0x26d50 (main.1.sm_70.ptx:23616) @%p5494 bra BB0_2333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26db8 (main.1.sm_70.ptx:23632) shfl.sync.idx.b32 %r5362|%p3725, %r22771, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1168 (potential) branch divergence @  PC=0x26dd8 (main.1.sm_70.ptx:23636) @%p5494 bra BB0_2335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e40 (main.1.sm_70.ptx:23652) add.s32 %r25016, %r25016, 1;
GPGPU-Sim PTX: 1169 (potential) branch divergence @  PC=0x26e58 (main.1.sm_70.ptx:23655) @%p5498 bra BB0_2327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26e60 (main.1.sm_70.ptx:23657) xor.b32 %r22834, %r6024, 233;
GPGPU-Sim PTX: 1170 (potential) branch divergence @  PC=0x26ef0 (main.1.sm_70.ptx:23677) @%p5500 bra BB0_2339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f58 (main.1.sm_70.ptx:23693) shfl.sync.idx.b32 %r5380|%p3733, %r22845, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1171 (potential) branch divergence @  PC=0x26f78 (main.1.sm_70.ptx:23697) @%p5500 bra BB0_2341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26fe0 (main.1.sm_70.ptx:23713) shfl.sync.idx.b32 %r5384|%p3737, %r22845, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1172 (potential) branch divergence @  PC=0x27000 (main.1.sm_70.ptx:23717) @%p5500 bra BB0_2343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27068 (main.1.sm_70.ptx:23733) shfl.sync.idx.b32 %r5388|%p3741, %r22845, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1173 (potential) branch divergence @  PC=0x27088 (main.1.sm_70.ptx:23737) @%p5500 bra BB0_2345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x270f0 (main.1.sm_70.ptx:23753) add.s32 %r25018, %r25018, 1;
GPGPU-Sim PTX: 1174 (potential) branch divergence @  PC=0x27108 (main.1.sm_70.ptx:23756) @%p5504 bra BB0_2337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27110 (main.1.sm_70.ptx:23758) xor.b32 %r22908, %r6024, 234;
GPGPU-Sim PTX: 1175 (potential) branch divergence @  PC=0x271a0 (main.1.sm_70.ptx:23778) @%p5506 bra BB0_2349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27208 (main.1.sm_70.ptx:23794) shfl.sync.idx.b32 %r5406|%p3749, %r22919, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1176 (potential) branch divergence @  PC=0x27228 (main.1.sm_70.ptx:23798) @%p5506 bra BB0_2351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27290 (main.1.sm_70.ptx:23814) shfl.sync.idx.b32 %r5410|%p3753, %r22919, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1177 (potential) branch divergence @  PC=0x272b0 (main.1.sm_70.ptx:23818) @%p5506 bra BB0_2353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27318 (main.1.sm_70.ptx:23834) shfl.sync.idx.b32 %r5414|%p3757, %r22919, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1178 (potential) branch divergence @  PC=0x27338 (main.1.sm_70.ptx:23838) @%p5506 bra BB0_2355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273a0 (main.1.sm_70.ptx:23854) add.s32 %r25020, %r25020, 1;
GPGPU-Sim PTX: 1179 (potential) branch divergence @  PC=0x273b8 (main.1.sm_70.ptx:23857) @%p5510 bra BB0_2347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x273c0 (main.1.sm_70.ptx:23859) xor.b32 %r22982, %r6024, 235;
GPGPU-Sim PTX: 1180 (potential) branch divergence @  PC=0x27450 (main.1.sm_70.ptx:23879) @%p5512 bra BB0_2359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274b8 (main.1.sm_70.ptx:23895) shfl.sync.idx.b32 %r5432|%p3765, %r22993, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1181 (potential) branch divergence @  PC=0x274d8 (main.1.sm_70.ptx:23899) @%p5512 bra BB0_2361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27540 (main.1.sm_70.ptx:23915) shfl.sync.idx.b32 %r5436|%p3769, %r22993, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1182 (potential) branch divergence @  PC=0x27560 (main.1.sm_70.ptx:23919) @%p5512 bra BB0_2363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275c8 (main.1.sm_70.ptx:23935) shfl.sync.idx.b32 %r5440|%p3773, %r22993, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1183 (potential) branch divergence @  PC=0x275e8 (main.1.sm_70.ptx:23939) @%p5512 bra BB0_2365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27650 (main.1.sm_70.ptx:23955) add.s32 %r25022, %r25022, 1;
GPGPU-Sim PTX: 1184 (potential) branch divergence @  PC=0x27668 (main.1.sm_70.ptx:23958) @%p5516 bra BB0_2357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27670 (main.1.sm_70.ptx:23960) xor.b32 %r23056, %r6024, 236;
GPGPU-Sim PTX: 1185 (potential) branch divergence @  PC=0x27700 (main.1.sm_70.ptx:23980) @%p5518 bra BB0_2369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27768 (main.1.sm_70.ptx:23996) shfl.sync.idx.b32 %r5458|%p3781, %r23067, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1186 (potential) branch divergence @  PC=0x27788 (main.1.sm_70.ptx:24000) @%p5518 bra BB0_2371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x277f0 (main.1.sm_70.ptx:24016) shfl.sync.idx.b32 %r5462|%p3785, %r23067, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1187 (potential) branch divergence @  PC=0x27810 (main.1.sm_70.ptx:24020) @%p5518 bra BB0_2373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27878 (main.1.sm_70.ptx:24036) shfl.sync.idx.b32 %r5466|%p3789, %r23067, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1188 (potential) branch divergence @  PC=0x27898 (main.1.sm_70.ptx:24040) @%p5518 bra BB0_2375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27900 (main.1.sm_70.ptx:24056) add.s32 %r25024, %r25024, 1;
GPGPU-Sim PTX: 1189 (potential) branch divergence @  PC=0x27918 (main.1.sm_70.ptx:24059) @%p5522 bra BB0_2367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27920 (main.1.sm_70.ptx:24061) xor.b32 %r23130, %r6024, 237;
GPGPU-Sim PTX: 1190 (potential) branch divergence @  PC=0x279b0 (main.1.sm_70.ptx:24081) @%p5524 bra BB0_2379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a18 (main.1.sm_70.ptx:24097) shfl.sync.idx.b32 %r5484|%p3797, %r23141, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1191 (potential) branch divergence @  PC=0x27a38 (main.1.sm_70.ptx:24101) @%p5524 bra BB0_2381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27aa0 (main.1.sm_70.ptx:24117) shfl.sync.idx.b32 %r5488|%p3801, %r23141, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1192 (potential) branch divergence @  PC=0x27ac0 (main.1.sm_70.ptx:24121) @%p5524 bra BB0_2383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27b28 (main.1.sm_70.ptx:24137) shfl.sync.idx.b32 %r5492|%p3805, %r23141, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1193 (potential) branch divergence @  PC=0x27b48 (main.1.sm_70.ptx:24141) @%p5524 bra BB0_2385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bb0 (main.1.sm_70.ptx:24157) add.s32 %r25026, %r25026, 1;
GPGPU-Sim PTX: 1194 (potential) branch divergence @  PC=0x27bc8 (main.1.sm_70.ptx:24160) @%p5528 bra BB0_2377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27bd0 (main.1.sm_70.ptx:24162) xor.b32 %r23204, %r6024, 238;
GPGPU-Sim PTX: 1195 (potential) branch divergence @  PC=0x27c60 (main.1.sm_70.ptx:24182) @%p5530 bra BB0_2389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27cc8 (main.1.sm_70.ptx:24198) shfl.sync.idx.b32 %r5510|%p3813, %r23215, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1196 (potential) branch divergence @  PC=0x27ce8 (main.1.sm_70.ptx:24202) @%p5530 bra BB0_2391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27d50 (main.1.sm_70.ptx:24218) shfl.sync.idx.b32 %r5514|%p3817, %r23215, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1197 (potential) branch divergence @  PC=0x27d70 (main.1.sm_70.ptx:24222) @%p5530 bra BB0_2393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27dd8 (main.1.sm_70.ptx:24238) shfl.sync.idx.b32 %r5518|%p3821, %r23215, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1198 (potential) branch divergence @  PC=0x27df8 (main.1.sm_70.ptx:24242) @%p5530 bra BB0_2395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e60 (main.1.sm_70.ptx:24258) add.s32 %r25028, %r25028, 1;
GPGPU-Sim PTX: 1199 (potential) branch divergence @  PC=0x27e78 (main.1.sm_70.ptx:24261) @%p5534 bra BB0_2387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27e80 (main.1.sm_70.ptx:24263) xor.b32 %r23278, %r6024, 239;
GPGPU-Sim PTX: 1200 (potential) branch divergence @  PC=0x27f10 (main.1.sm_70.ptx:24283) @%p5536 bra BB0_2399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f78 (main.1.sm_70.ptx:24299) shfl.sync.idx.b32 %r5536|%p3829, %r23289, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1201 (potential) branch divergence @  PC=0x27f98 (main.1.sm_70.ptx:24303) @%p5536 bra BB0_2401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28000 (main.1.sm_70.ptx:24319) shfl.sync.idx.b32 %r5540|%p3833, %r23289, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1202 (potential) branch divergence @  PC=0x28020 (main.1.sm_70.ptx:24323) @%p5536 bra BB0_2403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28088 (main.1.sm_70.ptx:24339) shfl.sync.idx.b32 %r5544|%p3837, %r23289, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1203 (potential) branch divergence @  PC=0x280a8 (main.1.sm_70.ptx:24343) @%p5536 bra BB0_2405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28110 (main.1.sm_70.ptx:24359) add.s32 %r25030, %r25030, 1;
GPGPU-Sim PTX: 1204 (potential) branch divergence @  PC=0x28128 (main.1.sm_70.ptx:24362) @%p5540 bra BB0_2397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28130 (main.1.sm_70.ptx:24364) xor.b32 %r23352, %r6024, 240;
GPGPU-Sim PTX: 1205 (potential) branch divergence @  PC=0x281c0 (main.1.sm_70.ptx:24384) @%p5542 bra BB0_2409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28228 (main.1.sm_70.ptx:24400) shfl.sync.idx.b32 %r5562|%p3845, %r23363, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1206 (potential) branch divergence @  PC=0x28248 (main.1.sm_70.ptx:24404) @%p5542 bra BB0_2411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x282b0 (main.1.sm_70.ptx:24420) shfl.sync.idx.b32 %r5566|%p3849, %r23363, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1207 (potential) branch divergence @  PC=0x282d0 (main.1.sm_70.ptx:24424) @%p5542 bra BB0_2413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28338 (main.1.sm_70.ptx:24440) shfl.sync.idx.b32 %r5570|%p3853, %r23363, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1208 (potential) branch divergence @  PC=0x28358 (main.1.sm_70.ptx:24444) @%p5542 bra BB0_2415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283c0 (main.1.sm_70.ptx:24460) add.s32 %r25032, %r25032, 1;
GPGPU-Sim PTX: 1209 (potential) branch divergence @  PC=0x283d8 (main.1.sm_70.ptx:24463) @%p5546 bra BB0_2407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x283e0 (main.1.sm_70.ptx:24465) xor.b32 %r23426, %r6024, 241;
GPGPU-Sim PTX: 1210 (potential) branch divergence @  PC=0x28470 (main.1.sm_70.ptx:24485) @%p5548 bra BB0_2419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x284d8 (main.1.sm_70.ptx:24501) shfl.sync.idx.b32 %r5588|%p3861, %r23437, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1211 (potential) branch divergence @  PC=0x284f8 (main.1.sm_70.ptx:24505) @%p5548 bra BB0_2421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28560 (main.1.sm_70.ptx:24521) shfl.sync.idx.b32 %r5592|%p3865, %r23437, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1212 (potential) branch divergence @  PC=0x28580 (main.1.sm_70.ptx:24525) @%p5548 bra BB0_2423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x285e8 (main.1.sm_70.ptx:24541) shfl.sync.idx.b32 %r5596|%p3869, %r23437, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1213 (potential) branch divergence @  PC=0x28608 (main.1.sm_70.ptx:24545) @%p5548 bra BB0_2425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28670 (main.1.sm_70.ptx:24561) add.s32 %r25034, %r25034, 1;
GPGPU-Sim PTX: 1214 (potential) branch divergence @  PC=0x28688 (main.1.sm_70.ptx:24564) @%p5552 bra BB0_2417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28690 (main.1.sm_70.ptx:24566) xor.b32 %r23500, %r6024, 242;
GPGPU-Sim PTX: 1215 (potential) branch divergence @  PC=0x28720 (main.1.sm_70.ptx:24586) @%p5554 bra BB0_2429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28788 (main.1.sm_70.ptx:24602) shfl.sync.idx.b32 %r5614|%p3877, %r23511, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1216 (potential) branch divergence @  PC=0x287a8 (main.1.sm_70.ptx:24606) @%p5554 bra BB0_2431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28810 (main.1.sm_70.ptx:24622) shfl.sync.idx.b32 %r5618|%p3881, %r23511, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1217 (potential) branch divergence @  PC=0x28830 (main.1.sm_70.ptx:24626) @%p5554 bra BB0_2433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28898 (main.1.sm_70.ptx:24642) shfl.sync.idx.b32 %r5622|%p3885, %r23511, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1218 (potential) branch divergence @  PC=0x288b8 (main.1.sm_70.ptx:24646) @%p5554 bra BB0_2435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28920 (main.1.sm_70.ptx:24662) add.s32 %r25036, %r25036, 1;
GPGPU-Sim PTX: 1219 (potential) branch divergence @  PC=0x28938 (main.1.sm_70.ptx:24665) @%p5558 bra BB0_2427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28940 (main.1.sm_70.ptx:24667) xor.b32 %r23574, %r6024, 243;
GPGPU-Sim PTX: 1220 (potential) branch divergence @  PC=0x289d0 (main.1.sm_70.ptx:24687) @%p5560 bra BB0_2439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a38 (main.1.sm_70.ptx:24703) shfl.sync.idx.b32 %r5640|%p3893, %r23585, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1221 (potential) branch divergence @  PC=0x28a58 (main.1.sm_70.ptx:24707) @%p5560 bra BB0_2441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ac0 (main.1.sm_70.ptx:24723) shfl.sync.idx.b32 %r5644|%p3897, %r23585, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1222 (potential) branch divergence @  PC=0x28ae0 (main.1.sm_70.ptx:24727) @%p5560 bra BB0_2443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28b48 (main.1.sm_70.ptx:24743) shfl.sync.idx.b32 %r5648|%p3901, %r23585, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1223 (potential) branch divergence @  PC=0x28b68 (main.1.sm_70.ptx:24747) @%p5560 bra BB0_2445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bd0 (main.1.sm_70.ptx:24763) add.s32 %r25038, %r25038, 1;
GPGPU-Sim PTX: 1224 (potential) branch divergence @  PC=0x28be8 (main.1.sm_70.ptx:24766) @%p5564 bra BB0_2437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28bf0 (main.1.sm_70.ptx:24768) xor.b32 %r23648, %r6024, 244;
GPGPU-Sim PTX: 1225 (potential) branch divergence @  PC=0x28c80 (main.1.sm_70.ptx:24788) @%p5566 bra BB0_2449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ce8 (main.1.sm_70.ptx:24804) shfl.sync.idx.b32 %r5666|%p3909, %r23659, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1226 (potential) branch divergence @  PC=0x28d08 (main.1.sm_70.ptx:24808) @%p5566 bra BB0_2451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d70 (main.1.sm_70.ptx:24824) shfl.sync.idx.b32 %r5670|%p3913, %r23659, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1227 (potential) branch divergence @  PC=0x28d90 (main.1.sm_70.ptx:24828) @%p5566 bra BB0_2453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28df8 (main.1.sm_70.ptx:24844) shfl.sync.idx.b32 %r5674|%p3917, %r23659, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1228 (potential) branch divergence @  PC=0x28e18 (main.1.sm_70.ptx:24848) @%p5566 bra BB0_2455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e80 (main.1.sm_70.ptx:24864) add.s32 %r25040, %r25040, 1;
GPGPU-Sim PTX: 1229 (potential) branch divergence @  PC=0x28e98 (main.1.sm_70.ptx:24867) @%p5570 bra BB0_2447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28ea0 (main.1.sm_70.ptx:24869) xor.b32 %r23722, %r6024, 245;
GPGPU-Sim PTX: 1230 (potential) branch divergence @  PC=0x28f30 (main.1.sm_70.ptx:24889) @%p5572 bra BB0_2459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f98 (main.1.sm_70.ptx:24905) shfl.sync.idx.b32 %r5692|%p3925, %r23733, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1231 (potential) branch divergence @  PC=0x28fb8 (main.1.sm_70.ptx:24909) @%p5572 bra BB0_2461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29020 (main.1.sm_70.ptx:24925) shfl.sync.idx.b32 %r5696|%p3929, %r23733, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1232 (potential) branch divergence @  PC=0x29040 (main.1.sm_70.ptx:24929) @%p5572 bra BB0_2463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x290a8 (main.1.sm_70.ptx:24945) shfl.sync.idx.b32 %r5700|%p3933, %r23733, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1233 (potential) branch divergence @  PC=0x290c8 (main.1.sm_70.ptx:24949) @%p5572 bra BB0_2465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29130 (main.1.sm_70.ptx:24965) add.s32 %r25042, %r25042, 1;
GPGPU-Sim PTX: 1234 (potential) branch divergence @  PC=0x29148 (main.1.sm_70.ptx:24968) @%p5576 bra BB0_2457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29150 (main.1.sm_70.ptx:24970) xor.b32 %r23796, %r6024, 246;
GPGPU-Sim PTX: 1235 (potential) branch divergence @  PC=0x291e0 (main.1.sm_70.ptx:24990) @%p5578 bra BB0_2469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29248 (main.1.sm_70.ptx:25006) shfl.sync.idx.b32 %r5718|%p3941, %r23807, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1236 (potential) branch divergence @  PC=0x29268 (main.1.sm_70.ptx:25010) @%p5578 bra BB0_2471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x292d0 (main.1.sm_70.ptx:25026) shfl.sync.idx.b32 %r5722|%p3945, %r23807, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1237 (potential) branch divergence @  PC=0x292f0 (main.1.sm_70.ptx:25030) @%p5578 bra BB0_2473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29358 (main.1.sm_70.ptx:25046) shfl.sync.idx.b32 %r5726|%p3949, %r23807, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1238 (potential) branch divergence @  PC=0x29378 (main.1.sm_70.ptx:25050) @%p5578 bra BB0_2475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293e0 (main.1.sm_70.ptx:25066) add.s32 %r25044, %r25044, 1;
GPGPU-Sim PTX: 1239 (potential) branch divergence @  PC=0x293f8 (main.1.sm_70.ptx:25069) @%p5582 bra BB0_2467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29400 (main.1.sm_70.ptx:25071) xor.b32 %r23870, %r6024, 247;
GPGPU-Sim PTX: 1240 (potential) branch divergence @  PC=0x29490 (main.1.sm_70.ptx:25091) @%p5584 bra BB0_2479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x294f8 (main.1.sm_70.ptx:25107) shfl.sync.idx.b32 %r5744|%p3957, %r23881, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1241 (potential) branch divergence @  PC=0x29518 (main.1.sm_70.ptx:25111) @%p5584 bra BB0_2481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29580 (main.1.sm_70.ptx:25127) shfl.sync.idx.b32 %r5748|%p3961, %r23881, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1242 (potential) branch divergence @  PC=0x295a0 (main.1.sm_70.ptx:25131) @%p5584 bra BB0_2483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29608 (main.1.sm_70.ptx:25147) shfl.sync.idx.b32 %r5752|%p3965, %r23881, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1243 (potential) branch divergence @  PC=0x29628 (main.1.sm_70.ptx:25151) @%p5584 bra BB0_2485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29690 (main.1.sm_70.ptx:25167) add.s32 %r25046, %r25046, 1;
GPGPU-Sim PTX: 1244 (potential) branch divergence @  PC=0x296a8 (main.1.sm_70.ptx:25170) @%p5588 bra BB0_2477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x296b0 (main.1.sm_70.ptx:25172) xor.b32 %r23944, %r6024, 248;
GPGPU-Sim PTX: 1245 (potential) branch divergence @  PC=0x29740 (main.1.sm_70.ptx:25192) @%p5590 bra BB0_2489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x297a8 (main.1.sm_70.ptx:25208) shfl.sync.idx.b32 %r5770|%p3973, %r23955, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1246 (potential) branch divergence @  PC=0x297c8 (main.1.sm_70.ptx:25212) @%p5590 bra BB0_2491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29830 (main.1.sm_70.ptx:25228) shfl.sync.idx.b32 %r5774|%p3977, %r23955, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1247 (potential) branch divergence @  PC=0x29850 (main.1.sm_70.ptx:25232) @%p5590 bra BB0_2493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298b8 (main.1.sm_70.ptx:25248) shfl.sync.idx.b32 %r5778|%p3981, %r23955, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1248 (potential) branch divergence @  PC=0x298d8 (main.1.sm_70.ptx:25252) @%p5590 bra BB0_2495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29940 (main.1.sm_70.ptx:25268) add.s32 %r25048, %r25048, 1;
GPGPU-Sim PTX: 1249 (potential) branch divergence @  PC=0x29958 (main.1.sm_70.ptx:25271) @%p5594 bra BB0_2487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29960 (main.1.sm_70.ptx:25273) xor.b32 %r24018, %r6024, 249;
GPGPU-Sim PTX: 1250 (potential) branch divergence @  PC=0x299f0 (main.1.sm_70.ptx:25293) @%p5596 bra BB0_2499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a58 (main.1.sm_70.ptx:25309) shfl.sync.idx.b32 %r5796|%p3989, %r24029, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1251 (potential) branch divergence @  PC=0x29a78 (main.1.sm_70.ptx:25313) @%p5596 bra BB0_2501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ae0 (main.1.sm_70.ptx:25329) shfl.sync.idx.b32 %r5800|%p3993, %r24029, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1252 (potential) branch divergence @  PC=0x29b00 (main.1.sm_70.ptx:25333) @%p5596 bra BB0_2503;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b68 (main.1.sm_70.ptx:25349) shfl.sync.idx.b32 %r5804|%p3997, %r24029, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1253 (potential) branch divergence @  PC=0x29b88 (main.1.sm_70.ptx:25353) @%p5596 bra BB0_2505;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bf0 (main.1.sm_70.ptx:25369) add.s32 %r25050, %r25050, 1;
GPGPU-Sim PTX: 1254 (potential) branch divergence @  PC=0x29c08 (main.1.sm_70.ptx:25372) @%p5600 bra BB0_2497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (main.1.sm_70.ptx:25374) xor.b32 %r24092, %r6024, 250;
GPGPU-Sim PTX: 1255 (potential) branch divergence @  PC=0x29ca0 (main.1.sm_70.ptx:25394) @%p5602 bra BB0_2509;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d08 (main.1.sm_70.ptx:25410) shfl.sync.idx.b32 %r5822|%p4005, %r24103, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1256 (potential) branch divergence @  PC=0x29d28 (main.1.sm_70.ptx:25414) @%p5602 bra BB0_2511;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29d90 (main.1.sm_70.ptx:25430) shfl.sync.idx.b32 %r5826|%p4009, %r24103, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1257 (potential) branch divergence @  PC=0x29db0 (main.1.sm_70.ptx:25434) @%p5602 bra BB0_2513;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29e18 (main.1.sm_70.ptx:25450) shfl.sync.idx.b32 %r5830|%p4013, %r24103, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1258 (potential) branch divergence @  PC=0x29e38 (main.1.sm_70.ptx:25454) @%p5602 bra BB0_2515;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ea0 (main.1.sm_70.ptx:25470) add.s32 %r25052, %r25052, 1;
GPGPU-Sim PTX: 1259 (potential) branch divergence @  PC=0x29eb8 (main.1.sm_70.ptx:25473) @%p5606 bra BB0_2507;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29ec0 (main.1.sm_70.ptx:25475) xor.b32 %r24166, %r6024, 251;
GPGPU-Sim PTX: 1260 (potential) branch divergence @  PC=0x29f50 (main.1.sm_70.ptx:25495) @%p5608 bra BB0_2519;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29fb8 (main.1.sm_70.ptx:25511) shfl.sync.idx.b32 %r5848|%p4021, %r24177, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1261 (potential) branch divergence @  PC=0x29fd8 (main.1.sm_70.ptx:25515) @%p5608 bra BB0_2521;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a040 (main.1.sm_70.ptx:25531) shfl.sync.idx.b32 %r5852|%p4025, %r24177, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1262 (potential) branch divergence @  PC=0x2a060 (main.1.sm_70.ptx:25535) @%p5608 bra BB0_2523;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0c8 (main.1.sm_70.ptx:25551) shfl.sync.idx.b32 %r5856|%p4029, %r24177, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1263 (potential) branch divergence @  PC=0x2a0e8 (main.1.sm_70.ptx:25555) @%p5608 bra BB0_2525;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a150 (main.1.sm_70.ptx:25571) add.s32 %r25054, %r25054, 1;
GPGPU-Sim PTX: 1264 (potential) branch divergence @  PC=0x2a168 (main.1.sm_70.ptx:25574) @%p5612 bra BB0_2517;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a170 (main.1.sm_70.ptx:25576) xor.b32 %r24240, %r6024, 252;
GPGPU-Sim PTX: 1265 (potential) branch divergence @  PC=0x2a200 (main.1.sm_70.ptx:25596) @%p5614 bra BB0_2529;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a268 (main.1.sm_70.ptx:25612) shfl.sync.idx.b32 %r5874|%p4037, %r24251, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1266 (potential) branch divergence @  PC=0x2a288 (main.1.sm_70.ptx:25616) @%p5614 bra BB0_2531;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a2f0 (main.1.sm_70.ptx:25632) shfl.sync.idx.b32 %r5878|%p4041, %r24251, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1267 (potential) branch divergence @  PC=0x2a310 (main.1.sm_70.ptx:25636) @%p5614 bra BB0_2533;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a378 (main.1.sm_70.ptx:25652) shfl.sync.idx.b32 %r5882|%p4045, %r24251, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1268 (potential) branch divergence @  PC=0x2a398 (main.1.sm_70.ptx:25656) @%p5614 bra BB0_2535;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a400 (main.1.sm_70.ptx:25672) add.s32 %r25056, %r25056, 1;
GPGPU-Sim PTX: 1269 (potential) branch divergence @  PC=0x2a418 (main.1.sm_70.ptx:25675) @%p5618 bra BB0_2527;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a420 (main.1.sm_70.ptx:25677) xor.b32 %r24314, %r6024, 253;
GPGPU-Sim PTX: 1270 (potential) branch divergence @  PC=0x2a4b0 (main.1.sm_70.ptx:25697) @%p5620 bra BB0_2539;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a518 (main.1.sm_70.ptx:25713) shfl.sync.idx.b32 %r5900|%p4053, %r24325, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1271 (potential) branch divergence @  PC=0x2a538 (main.1.sm_70.ptx:25717) @%p5620 bra BB0_2541;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a5a0 (main.1.sm_70.ptx:25733) shfl.sync.idx.b32 %r5904|%p4057, %r24325, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1272 (potential) branch divergence @  PC=0x2a5c0 (main.1.sm_70.ptx:25737) @%p5620 bra BB0_2543;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a628 (main.1.sm_70.ptx:25753) shfl.sync.idx.b32 %r5908|%p4061, %r24325, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1273 (potential) branch divergence @  PC=0x2a648 (main.1.sm_70.ptx:25757) @%p5620 bra BB0_2545;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6b0 (main.1.sm_70.ptx:25773) add.s32 %r25058, %r25058, 1;
GPGPU-Sim PTX: 1274 (potential) branch divergence @  PC=0x2a6c8 (main.1.sm_70.ptx:25776) @%p5624 bra BB0_2537;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a6d0 (main.1.sm_70.ptx:25778) xor.b32 %r24388, %r6024, 254;
GPGPU-Sim PTX: 1275 (potential) branch divergence @  PC=0x2a760 (main.1.sm_70.ptx:25798) @%p5626 bra BB0_2549;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a7c8 (main.1.sm_70.ptx:25814) shfl.sync.idx.b32 %r5926|%p4069, %r24399, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1276 (potential) branch divergence @  PC=0x2a7e8 (main.1.sm_70.ptx:25818) @%p5626 bra BB0_2551;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a850 (main.1.sm_70.ptx:25834) shfl.sync.idx.b32 %r5930|%p4073, %r24399, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1277 (potential) branch divergence @  PC=0x2a870 (main.1.sm_70.ptx:25838) @%p5626 bra BB0_2553;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a8d8 (main.1.sm_70.ptx:25854) shfl.sync.idx.b32 %r5934|%p4077, %r24399, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1278 (potential) branch divergence @  PC=0x2a8f8 (main.1.sm_70.ptx:25858) @%p5626 bra BB0_2555;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a960 (main.1.sm_70.ptx:25874) add.s32 %r25060, %r25060, 1;
GPGPU-Sim PTX: 1279 (potential) branch divergence @  PC=0x2a978 (main.1.sm_70.ptx:25877) @%p5630 bra BB0_2547;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a980 (main.1.sm_70.ptx:25879) xor.b32 %r24462, %r6024, 255;
GPGPU-Sim PTX: 1280 (potential) branch divergence @  PC=0x2aa10 (main.1.sm_70.ptx:25899) @%p5632 bra BB0_2559;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa78 (main.1.sm_70.ptx:25915) shfl.sync.idx.b32 %r5952|%p4085, %r24473, %r6032, %r6062, %r6063;
GPGPU-Sim PTX: 1281 (potential) branch divergence @  PC=0x2aa98 (main.1.sm_70.ptx:25919) @%p5632 bra BB0_2561;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab00 (main.1.sm_70.ptx:25935) shfl.sync.idx.b32 %r5956|%p4089, %r24473, %r6042, %r6062, %r6063;
GPGPU-Sim PTX: 1282 (potential) branch divergence @  PC=0x2ab20 (main.1.sm_70.ptx:25939) @%p5632 bra BB0_2563;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab88 (main.1.sm_70.ptx:25955) shfl.sync.idx.b32 %r5960|%p4093, %r24473, %r6033, %r6062, %r6063;
GPGPU-Sim PTX: 1283 (potential) branch divergence @  PC=0x2aba8 (main.1.sm_70.ptx:25959) @%p5632 bra BB0_2565;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac10 (main.1.sm_70.ptx:25975) add.s32 %r25062, %r25062, 1;
GPGPU-Sim PTX: 1284 (potential) branch divergence @  PC=0x2ac40 (main.1.sm_70.ptx:25981) @%p5636 bra BB0_2557;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ac48 (main.1.sm_70.ptx:25983) mov.u64 %rd11831, keccakf_rndc;
GPGPU-Sim PTX: 1285 (potential) branch divergence @  PC=0x2b520 (main.1.sm_70.ptx:26471) @%p5637 bra BB0_2567;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b528 (main.1.sm_70.ptx:26473) cvt.u32.u64%r5968, %rd7742;
GPGPU-Sim PTX: 1286 (potential) branch divergence @  PC=0x2b5a8 (main.1.sm_70.ptx:26493) @%p5640 bra BB0_2570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b5f0 (main.1.sm_70.ptx:26508) mov.b64 {%r24572,%r24573}, %rd2;
GPGPU-Sim PTX: 1287 (potential) branch divergence @  PC=0x2b628 (main.1.sm_70.ptx:26518) @%p5643 bra BB0_2572;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b670 (main.1.sm_70.ptx:26533) mov.b64 {%r24580,%r24581}, %rd2;
GPGPU-Sim PTX: 1288 (potential) branch divergence @  PC=0x2b6a8 (main.1.sm_70.ptx:26543) @%p5646 bra BB0_2574;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b6f0 (main.1.sm_70.ptx:26558) mov.b64 {%r24588,%r24589}, %rd2;
GPGPU-Sim PTX: 1289 (potential) branch divergence @  PC=0x2b728 (main.1.sm_70.ptx:26568) @%p5649 bra BB0_2576;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b770 (main.1.sm_70.ptx:26583) membar.gl;
GPGPU-Sim PTX: 1290 (potential) branch divergence @  PC=0x2b7d0 (main.1.sm_70.ptx:26596) @%p5650 bra BB0_2578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b848 (main.1.sm_70.ptx:26620) add.u64 %rd7658, %SPL, 0;
GPGPU-Sim PTX: 1291 (potential) branch divergence @  PC=0x2b978 (main.1.sm_70.ptx:26662) @%p5669 bra BB0_2580;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b9c0 (main.1.sm_70.ptx:26677) mov.b64 {%r24652,%r24653}, %rd2;
GPGPU-Sim PTX: 1292 (potential) branch divergence @  PC=0x2ba98 (main.1.sm_70.ptx:26707) @%p5688 bra BB0_2582;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bae0 (main.1.sm_70.ptx:26722) mov.b64 {%r24684,%r24685}, %rd2;
GPGPU-Sim PTX: 1293 (potential) branch divergence @  PC=0x2bbb8 (main.1.sm_70.ptx:26752) @%p5707 bra BB0_2584;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc00 (main.1.sm_70.ptx:26767) mov.b64 {%r24716,%r24717}, %rd2;
GPGPU-Sim PTX: 1294 (potential) branch divergence @  PC=0x2bcd8 (main.1.sm_70.ptx:26797) @%p5726 bra BB0_2586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd20 (main.1.sm_70.ptx:26811) setp.eq.s32%p4097, %r5976, %r5977;
GPGPU-Sim PTX: 1295 (potential) branch divergence @  PC=0x2bd38 (main.1.sm_70.ptx:26816) @!%p4097 bra BB0_2588;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bdb8 (main.1.sm_70.ptx:26842) ret;
GPGPU-Sim PTX: 1296 (potential) branch divergence @  PC=0x2bd40 (main.1.sm_70.ptx:26817) bra.uni BB0_2587;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd48 (main.1.sm_70.ptx:26820) mov.u32 %r24781, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'.
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: CTA/core = 3, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 1: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 1 
gpu_sim_cycle = 448325
gpu_sim_insn = 60378572
gpu_ipc =     134.6759
gpu_tot_sim_cycle = 448325
gpu_tot_sim_insn = 60378572
gpu_tot_ipc =     134.6759
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0092
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.1040
partiton_level_parallism_util_total  =       1.1040
L2_BW  =       0.3329 GB/Sec
L2_BW_total  =       0.3329 GB/Sec
gpu_total_sim_rate=57833

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 71690
	L1D_total_cache_misses = 4118
	L1D_total_cache_miss_rate = 0.0574
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 67572
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1032
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 2048
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 69634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 8
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 99444704
gpgpu_n_tot_w_icount = 3107647
gpgpu_n_stall_shd_mem = 38274
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 2048
gpgpu_n_mem_read_global = 2056
gpgpu_n_mem_write_global = 16
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1052672
gpgpu_n_store_insn = 16400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 49152
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 38274
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:761918	W0_Idle:13124	W0_Scoreboard:3219078	W1:116	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:1572864	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1436192
single_issue_nums: WS0:752380	WS1:752264	WS2:752264	WS3:752264	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16448 {8:2056,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 384 {8:8,40:8,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82240 {40:2056,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 128 {8:16,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 16384 {8:2048,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 36 
max_icnt2sh_latency = 4 
averagemflatency = 442 
avg_icnt2mem_latency = 157 
avg_mrq_latency = 17 
avg_icnt2sh_latency = 2 
mrq_lat_table:203 	81 	195 	388 	960 	227 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2072 	130 	1916 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	8 	0 	0 	2075 	59 	115 	472 	1238 	153 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4117 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    430918      5899         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 19.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2054/65 = 31.600000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2048
min_bank_accesses = 0!
chip skew: 64/64 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 6
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        902       713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        847       703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        779       694    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        828       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        820       677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        810       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        800       658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        792       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        605       748    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        596       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        588       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        569       712    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        560       703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        552       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        543       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        677       819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        667       810    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        657       800    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        649       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        641       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        631       774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        621       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        641       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        631       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        621       766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        613       756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        595       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        585       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        576       720    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[1]:       1017       730       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:       1007       721       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        999       713       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        991       704       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        981       695       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        971       685       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        963       677       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        720       810       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        711       802       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        703       794       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        695       784       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        684       774       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        675       766       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        667       758       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        659       748       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        718       955         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        710       945         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        700       935         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        690       926         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        682       918         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        674       909         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        664       899         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        654       890         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        718       882         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        710       874         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        700       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        690       854         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        681       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        673       838         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        664       828         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        655       818         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231702
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227246
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 448898 -   mf: uid=1629455, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (448298), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336566 n_act=3 n_pre=1 n_ref_event=0 n_req=70 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=6 bw_util=0.0002079
n_activity=278 dram_eff=0.2518
bk0: 32a 336578i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.088050
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000208 
total_CMD = 336640 
util_bw = 70 
Wasted_Col = 92 
Wasted_Row = 12 
Idle = 336466 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 9 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336566 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 6 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 70 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227543
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231702
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227246
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336599i bk1: 32a 336599i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 336494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00215067
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336599i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227543
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231702
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022279
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336599i bk1: 32a 336599i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 82 
Wasted_Row = 0 
Idle = 336494 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002151 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00215067
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230513
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00224572
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00230513
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002237 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223681
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336599i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0022279
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227543
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00231702
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227246
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336599i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336599i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002275 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227543
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227246
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336599i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00218928
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336599i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002201 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00220116
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227246
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00229028
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336598i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 84 
Wasted_Row = 0 
Idle = 336492 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00227246
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336640 n_nop=336574 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=196 dram_eff=0.3265
bk0: 32a 336598i bk1: 32a 336599i bk2: 0a 336640i bk3: 0a 336640i bk4: 0a 336640i bk5: 0a 336640i bk6: 0a 336640i bk7: 0a 336640i bk8: 0a 336640i bk9: 0a 336640i bk10: 0a 336640i bk11: 0a 336640i bk12: 0a 336640i bk13: 0a 336640i bk14: 0a 336640i bk15: 0a 336640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 336640 
util_bw = 64 
Wasted_Col = 83 
Wasted_Row = 0 
Idle = 336493 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 59 
rwq = 0 
CCDLc_limit_alone = 59 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 336640 
n_nop = 336574 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000196 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00223384

========= L2 cache stats =========
L2_cache_bank[0]: Access = 168, Miss = 64, Miss_rate = 0.381, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 176, Miss = 73, Miss_rate = 0.415, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 160, Miss = 64, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 32, Miss = 32, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4120
L2_total_cache_misses = 2569
L2_total_cache_miss_rate = 0.6235
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 512
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 1536
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 2048
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4120
icnt_total_pkts_simt_to_mem=4120
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4120
Req_Network_cycles = 448325
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2307
Req_Bank_Level_Parallism =       1.1040
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0154
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 4120
Reply_Network_cycles = 448325
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0058
Reply_Bank_Level_Parallism =       1.2642
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 24 sec (1044 sec)
gpgpu_simulation_rate = 57833 (inst/sec)
gpgpu_simulation_rate = 429 (cycle/sec)
gpgpu_silicon_slowdown = 2638694x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 2: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 2 
gpu_sim_cycle = 448325
gpu_sim_insn = 60378380
gpu_ipc =     134.6755
gpu_tot_sim_cycle = 896650
gpu_tot_sim_insn = 120756952
gpu_tot_ipc =     134.6757
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0092
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.2264
partiton_level_parallism_util_total  =       1.1620
L2_BW  =       0.3331 GB/Sec
L2_BW_total  =       0.3330 GB/Sec
gpu_total_sim_rate=47023

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 143380
	L1D_total_cache_misses = 8240
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 135140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2062
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2066
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 4096
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 139268
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 16
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 198889216
gpgpu_n_tot_w_icount = 6215288
gpgpu_n_stall_shd_mem = 76548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 4096
gpgpu_n_mem_read_global = 4114
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2105344
gpgpu_n_store_insn = 32800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 98304
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 76548
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1556111	W0_Idle:27255	W0_Scoreboard:6430958	W1:232	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:3145728	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:2872384
single_issue_nums: WS0:1504760	WS1:1504528	WS2:1504528	WS3:1504528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32912 {8:4114,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 768 {8:16,40:16,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 163840 {40:4096,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 164560 {40:4114,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 32768 {8:4096,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 159 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:486 	228 	580 	1157 	1415 	242 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4146 	290 	3804 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16 	0 	0 	4152 	118 	230 	734 	2686 	306 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8239 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 19.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4108/67 = 61.313435
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4096
min_bank_accesses = 0!
chip skew: 128/128 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 12
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        907       713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        846       703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        784       694    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        819       677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        809       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        799       658    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        605       748    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        596       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        588       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        569       712    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        560       703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        552       695    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        543       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        677       819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        667       810    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        657       800    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        649       791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        641       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        631       774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        621       765    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       755    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        641       783    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        631       775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        621       766    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        613       756    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        604       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        595       739    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        585       730    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        576       720    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[1]:       1017       730       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[2]:       1023       721       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[3]:        999       713       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[4]:        991       704       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[5]:        981       695       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[6]:        971       685       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[7]:        963       677       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[8]:        736       810       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[9]:        727       802       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[10]:        719       794       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[11]:        711       784       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[12]:        700       774       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[13]:        691       766       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[14]:        683       758       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[15]:        675       748       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[16]:        734       955       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        726       945       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        716       935       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        706       926       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        698       918       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        690       909       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        680       899       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        670       890       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        734       882       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        726       874       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        716       864       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        706       854       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        697       846       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        689       838       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        680       828       187         0         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        671       818       187         0         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178232
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173925
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 897223 -   mf: uid=3258909, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (896623), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673132 n_act=5 n_pre=3 n_ref_event=0 n_req=140 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=12 bw_util=0.0002079
n_activity=556 dram_eff=0.2518
bk0: 64a 673144i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.976562
Row_Buffer_Locality_write = 0.833333
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.091205
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000208 
total_CMD = 673280 
util_bw = 140 
Wasted_Col = 172 
Wasted_Row = 36 
Idle = 672932 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673132 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 12 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 140 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002234 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223384
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174073
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178232
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173925
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673210i bk1: 64a 673210i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 673012 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169914
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673210i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169914
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174073
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178232
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673209i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169617
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673210i bk1: 64a 673210i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 140 
Wasted_Row = 0 
Idle = 673012 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 116 
rwq = 0 
CCDLc_limit_alone = 116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161597
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169914
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177044
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171251
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177044
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017036
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673210i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016932
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174073
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178232
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173925
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673210i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169914
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673210i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169914
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174073
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673209i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173925
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673210i bk1: 64a 673209i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 141 
Wasted_Row = 0 
Idle = 673011 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 117 
rwq = 0 
CCDLc_limit_alone = 117 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165607
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673210i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166647
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173776
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673208i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 144 
Wasted_Row = 0 
Idle = 673008 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 120 
rwq = 0 
CCDLc_limit_alone = 120 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175558
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673209i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 143 
Wasted_Row = 0 
Idle = 673009 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 119 
rwq = 0 
CCDLc_limit_alone = 119 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173925
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=673280 n_nop=673150 n_act=2 n_pre=0 n_ref_event=0 n_req=128 n_rd=128 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=368 dram_eff=0.3478
bk0: 64a 673208i bk1: 64a 673210i bk2: 0a 673280i bk3: 0a 673280i bk4: 0a 673280i bk5: 0a 673280i bk6: 0a 673280i bk7: 0a 673280i bk8: 0a 673280i bk9: 0a 673280i bk10: 0a 673280i bk11: 0a 673280i bk12: 0a 673280i bk13: 0a 673280i bk14: 0a 673280i bk15: 0a 673280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 673280 
util_bw = 128 
Wasted_Col = 142 
Wasted_Row = 0 
Idle = 673010 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 673280 
n_nop = 673150 
Read = 128 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 128 
total_req = 128 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 128 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169914

========= L2 cache stats =========
L2_cache_bank[0]: Access = 210, Miss = 96, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 224, Miss = 113, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 192, Miss = 96, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 64, Miss = 64, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8242
L2_total_cache_misses = 5137
L2_total_cache_miss_rate = 0.6233
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 3072
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 4096
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8242
icnt_total_pkts_simt_to_mem=8242
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8242
Req_Network_cycles = 896650
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.2951
Req_Bank_Level_Parallism =       1.1620
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 8242
Reply_Network_cycles = 896650
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0037
Reply_Bank_Level_Parallism =       1.3395
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 42 min, 48 sec (2568 sec)
gpgpu_simulation_rate = 47023 (inst/sec)
gpgpu_simulation_rate = 349 (cycle/sec)
gpgpu_silicon_slowdown = 3243553x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 3: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 3 
gpu_sim_cycle = 444856
gpu_sim_insn = 60378284
gpu_ipc =     135.7255
gpu_tot_sim_cycle = 1341506
gpu_tot_sim_insn = 181135236
gpu_tot_ipc =     135.0238
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4940% 
gpu_tot_occupancy = 12.4940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0093
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.2263
partiton_level_parallism_util_total  =       1.1827
L2_BW  =       0.3358 GB/Sec
L2_BW_total  =       0.3339 GB/Sec
gpu_total_sim_rate=43647

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 215072
	L1D_total_cache_misses = 12364
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 202708
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3102
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6144
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 208904
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 24
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 298333632
gpgpu_n_tot_w_icount = 9322926
gpgpu_n_stall_shd_mem = 114824
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 6144
gpgpu_n_mem_read_global = 6174
gpgpu_n_mem_write_global = 48
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3158016
gpgpu_n_store_insn = 49200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 147456
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 114824
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2307460	W0_Idle:42079	W0_Scoreboard:9656265	W1:348	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:4718592	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4308576
single_issue_nums: WS0:2257140	WS1:2256792	WS2:2256792	WS3:2256792	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49392 {8:6174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1152 {8:24,40:24,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 245760 {40:6144,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 246960 {40:6174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 384 {8:48,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 49152 {8:6144,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 158 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:690 	308 	775 	1545 	2375 	469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6222 	420 	5720 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	24 	0 	0 	6231 	177 	345 	1206 	3924 	459 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	12360 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926      6341      5926         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912      6326      5912         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899      6313      5899         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887      6301      5887         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874      6289      5874         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860      6274      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847      6261      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835      6249      5835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028      5614      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016      5602      6016         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004      5589      6004         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989      5575      5989         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976      5562      5976         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964      5550      5964         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952      5538      5952         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938      5523      5938         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237      5823      6237         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223      5808      6223         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209      5795      6209         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196      5783      6196         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184      5771      6184         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171      5756      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157      5743      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144      5731      6144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132      5719      6132         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120      5704      6120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105      5691      6105         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092      5679      6092         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080      5667      6080         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068      5653      6068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053      5639      6053         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040      5626      6040         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.500000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 6162/131 = 47.038166
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 6144
min_bank_accesses = 0!
chip skew: 192/192 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        18         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 18
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        942       713      1043       900    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        846       703      1034       890    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        761       694      1023       881    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685      1015       872    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        819       677      1007       864    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        809       668       997       855    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        799       658       987       845    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       979       836    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        605       748       792       935    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        596       739       783       926    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        588       731       775       918    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       722       766       909    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        569       712       756       899    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        560       703       747       890    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        552       695       739       882    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        543       685       730       872    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        677       819       864       819    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        667       810       854       810    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        657       800       844       800    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        649       791       836       791    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        641       783       828       783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        631       774       818       774    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        621       765       808       765    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       755       800       755    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        641       783       828       783    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        631       775       818       775    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        621       766       808       766    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        613       756       800       756    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        604       747       791       747    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        595       739       782       739    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        585       730       772       730    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        576       720       763       720    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740      1027       740         0         0       187       187       187       187         0         0       187       187         0         0
dram[1]:       1017       730      1017       730         0         0       187       187       187       187         0         0       187       187         0         0
dram[2]:       1023       721      1007       721         0         0       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       713       999       713         0         0       187       187       187       187         0         0       187       187         0         0
dram[4]:        991       704       991       704         0         0       187       187       187       187         0         0       187       187         0         0
dram[5]:        981       695       981       695         0         0       187       187       187       187         0         0       187       187         0         0
dram[6]:        971       685       971       685         0         0       187       187       187       187         0         0       187       187         0         0
dram[7]:        963       677       963       677         0         0       187       187       187       187         0         0       187       187         0         0
dram[8]:        736       810       720       810         0         0       187       187       187       187         0         0       187       187         0         0
dram[9]:        727       802       711       802         0         0       187       187       187       187         0         0       187       187         0         0
dram[10]:        719       794       703       794         0         0       187       187       187       187         0         0       187       187         0         0
dram[11]:        711       784       695       784         0         0       187       187       187       187         0         0       187       187         0         0
dram[12]:        700       774       684       774         0         0       187       187       187       187         0         0       187       187         0         0
dram[13]:        691       766       675       766         0         0       187       187       187       187         0         0       187       187         0         0
dram[14]:        683       758       667       758         0         0       187       187       187       187         0         0       187       187         0         0
dram[15]:        675       748       659       748         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:        734       955       718       955         0         0       187         0       187         0         0         0       187         0         0         0
dram[17]:        726       945       710       945         0         0       187         0       187         0         0         0       187         0         0         0
dram[18]:        716       935       700       935         0         0       187         0       187         0         0         0       187         0         0         0
dram[19]:        706       926       690       926         0         0       187         0       187         0         0         0       187         0         0         0
dram[20]:        698       918       682       918         0         0       187         0       187         0         0         0       187         0         0         0
dram[21]:        690       909       674       909         0         0       187         0       187         0         0         0       187         0         0         0
dram[22]:        680       899       664       899         0         0       187         0       187         0         0         0       187         0         0         0
dram[23]:        670       890       654       890         0         0       187         0       187         0         0         0       187         0         0         0
dram[24]:        734       882       718       882         0         0       187         0       187         0         0         0       187         0         0         0
dram[25]:        726       874       710       874         0         0       187         0       187         0         0         0       187         0         0         0
dram[26]:        716       864       700       864         0         0       187         0       187         0         0         0       187         0         0         0
dram[27]:        706       854       690       854         0         0       187         0       187         0         0         0       187         0         0         0
dram[28]:        697       846       681       846         0         0       187         0       187         0         0         0       187         0         0         0
dram[29]:        689       838       673       838         0         0       187         0       187         0         0         0       187         0         0         0
dram[30]:        680       828       664       828         0         0       187         0       187         0         0         0       187         0         0         0
dram[31]:        671       818       655       818         0         0       187         0       187         0         0         0       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00196562
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192194
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1342079 -   mf: uid=4888367, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1341479), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007095 n_act=7 n_pre=3 n_ref_event=0 n_req=210 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=18 bw_util=0.0002085
n_activity=788 dram_eff=0.2665
bk0: 64a 1007179i bk1: 64a 1007243i bk2: 32a 1007274i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.973958
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.074236
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000208 
total_CMD = 1007315 
util_bw = 210 
Wasted_Col = 255 
Wasted_Row = 36 
Idle = 1006814 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007095 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 18 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 210 
total_req = 210 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 210 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002240 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00223962
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192393
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00196562
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192194
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007245i bk1: 64a 1007245i bk2: 32a 1007274i bk3: 32a 1007274i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 1006901 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179884
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188223
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007245i bk2: 32a 1007273i bk3: 32a 1007274i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1006898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188223
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192393
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00196562
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007244i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 226 
Wasted_Row = 0 
Idle = 1006897 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 178 
rwq = 0 
CCDLc_limit_alone = 178 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187826
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007245i bk1: 64a 1007245i bk2: 32a 1007274i bk3: 32a 1007274i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 222 
Wasted_Row = 0 
Idle = 1006901 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 174 
rwq = 0 
CCDLc_limit_alone = 174 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00179884
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188223
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195371
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189514
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00195371
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001886 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0018862
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007245i bk1: 64a 1007243i bk2: 32a 1007274i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1006898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00187628
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192393
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001966 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00196562
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192194
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007245i bk1: 64a 1007243i bk2: 32a 1007274i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1006898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188223
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007245i bk2: 32a 1007273i bk3: 32a 1007274i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1006898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188223
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192393
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007244i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192194
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007245i bk1: 64a 1007244i bk2: 32a 1007274i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 224 
Wasted_Row = 0 
Idle = 1006899 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 176 
rwq = 0 
CCDLc_limit_alone = 176 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001839 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183855
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007245i bk2: 32a 1007273i bk3: 32a 1007274i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1006898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184947
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192095
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007243i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 228 
Wasted_Row = 0 
Idle = 1006895 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 180 
rwq = 0 
CCDLc_limit_alone = 180 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00193882
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007244i bk2: 32a 1007273i bk3: 32a 1007273i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 227 
Wasted_Row = 0 
Idle = 1006896 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00192194
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1007315 n_nop=1007119 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=192 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001906
n_activity=564 dram_eff=0.3404
bk0: 64a 1007243i bk1: 64a 1007245i bk2: 32a 1007273i bk3: 32a 1007274i bk4: 0a 1007315i bk5: 0a 1007315i bk6: 0a 1007315i bk7: 0a 1007315i bk8: 0a 1007315i bk9: 0a 1007315i bk10: 0a 1007315i bk11: 0a 1007315i bk12: 0a 1007315i bk13: 0a 1007315i bk14: 0a 1007315i bk15: 0a 1007315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 1007315 
util_bw = 192 
Wasted_Col = 225 
Wasted_Row = 0 
Idle = 1006898 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 177 
rwq = 0 
CCDLc_limit_alone = 177 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1007315 
n_nop = 1007119 
Read = 192 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000195 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188223

========= L2 cache stats =========
L2_cache_bank[0]: Access = 254, Miss = 128, Miss_rate = 0.504, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 272, Miss = 153, Miss_rate = 0.562, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 224, Miss = 128, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 12366
L2_total_cache_misses = 7705
L2_total_cache_miss_rate = 0.6231
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 4608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1152
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 6144
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12366
icnt_total_pkts_simt_to_mem=12366
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12366
Req_Network_cycles = 1341506
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0103
Req_Network_conflicts_per_cycle_util =       1.3178
Req_Bank_Level_Parallism =       1.1827
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12366
Reply_Network_cycles = 1341506
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0046
Reply_Bank_Level_Parallism =       1.3675
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 9 min, 10 sec (4150 sec)
gpgpu_simulation_rate = 43647 (inst/sec)
gpgpu_simulation_rate = 323 (cycle/sec)
gpgpu_silicon_slowdown = 3504643x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 4: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 4 
gpu_sim_cycle = 448325
gpu_sim_insn = 60378476
gpu_ipc =     134.6757
gpu_tot_sim_cycle = 1789831
gpu_tot_sim_insn = 241513712
gpu_tot_ipc =     134.9366
gpu_tot_issued_cta = 16
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4940% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0092
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.2266
partiton_level_parallism_util_total  =       1.1933
L2_BW  =       0.3329 GB/Sec
L2_BW_total  =       0.3337 GB/Sec
gpu_total_sim_rate=42075

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 286760
	L1D_total_cache_misses = 16484
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 270276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4126
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4134
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 8192
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 278536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 397778240
gpgpu_n_tot_w_icount = 12430570
gpgpu_n_stall_shd_mem = 153096
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 8192
gpgpu_n_mem_read_global = 8230
gpgpu_n_mem_write_global = 64
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4210688
gpgpu_n_store_insn = 65600
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 196608
gpgpu_n_param_mem_insn = 20480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 153096
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3092639	W0_Idle:55610	W0_Scoreboard:12871175	W1:464	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:6291456	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:5744768
single_issue_nums: WS0:3009520	WS1:3009056	WS2:3009056	WS3:3009056	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 65840 {8:8230,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1536 {8:32,40:32,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 327680 {40:8192,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 329200 {40:8230,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 512 {8:64,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 65536 {8:8192,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 158 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:974 	457 	1163 	2320 	2833 	469 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8294 	580 	7608 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	32 	0 	0 	8306 	236 	460 	1463 	5377 	612 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	16480 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926      6341      5926         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912      6326      5912         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899      6313      5899         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887      6301      5887         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874      6289      5874         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860      6274      5860         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847      6261      5847         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835      6249      5835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028      5614      6028         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016      5602      6016         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004      5589      6004         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989      5575      5989         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976      5562      5976         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964      5550      5964         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952      5538      5952         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938      5523      5938         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237      5823      6237         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223      5808      6223         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209      5795      6209         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196      5783      6196         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184      5771      6184         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171      5756      6171         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157      5743      6157         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144      5731      6144         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132      5719      6132         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120      5704      6120         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105      5691      6105         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092      5679      6092         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080      5667      6080         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068      5653      6068         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053      5639      6053         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040      5626      6040         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 22.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 8216/131 = 62.717556
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 8192
min_bank_accesses = 0!
chip skew: 256/256 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 24
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        966       713       949       806    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        846       703       940       797    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        742       694       930       788    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685       921       779    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        819       677       913       770    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        809       668       904       762    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        799       658       894       752    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       885       743    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        605       748       698       841    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        596       739       690       833    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        588       731       681       825    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       722       673       815    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        569       712       663       805    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        560       703       654       797    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        552       695       646       788    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        543       685       637       779    none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        677       819       770       913    none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        667       810       761       903    none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        657       800       751       894    none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        649       791       742       885    none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        641       783       734       876    none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        631       774       725       868    none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        621       765       715       859    none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       755       706       849    none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        641       783       734       877    none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        631       775       725       869    none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        621       766       715       859    none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        613       756       706       849    none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        604       747       698       841    none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        595       739       688       833    none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        585       730       679       823    none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        576       720       670       813    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740      1027       740         0         0       187       187       187       187         0         0       187       187         0         0
dram[1]:       1017       730      1017       730         0         0       187       187       187       187         0         0       187       187         0         0
dram[2]:       1023       721      1007       721         0         0       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       713       999       713         0         0       187       187       187       187         0         0       187       187         0         0
dram[4]:        991       704       991       704         0         0       187       187       187       187         0         0       187       187         0         0
dram[5]:        981       695       981       695         0         0       187       187       187       187         0         0       187       187         0         0
dram[6]:        971       685       971       685         0         0       187       187       187       187         0         0       187       187         0         0
dram[7]:        963       677       963       677         0         0       187       187       187       187         0         0       187       187         0         0
dram[8]:        736       810       736       810         0         0       187       187       187       187         0         0       187       187         0         0
dram[9]:        727       802       727       802         0         0       187       187       187       187         0         0       187       187         0         0
dram[10]:        719       794       719       794         0         0       187       187       187       187         0         0       187       187         0         0
dram[11]:        711       784       711       784         0         0       187       187       187       187         0         0       187       187         0         0
dram[12]:        700       774       700       774         0         0       187       187       187       187         0         0       187       187         0         0
dram[13]:        691       766       691       766         0         0       187       187       187       187         0         0       187       187         0         0
dram[14]:        683       758       683       758         0         0       187       187       187       187         0         0       187       187         0         0
dram[15]:        675       748       675       748         0         0       187       187       187       187         0         0       187       187         0         0
dram[16]:        734       955       734       955         0         0       187       187       187       187         0         0       187       187         0         0
dram[17]:        726       945       726       945         0         0       187       187       187       187         0         0       187       187         0         0
dram[18]:        716       935       716       935         0         0       187       187       187       187         0         0       187       187         0         0
dram[19]:        706       926       706       926         0         0       187       187       187       187         0         0       187       187         0         0
dram[20]:        698       918       698       918         0         0       187       187       187       187         0         0       187       187         0         0
dram[21]:        690       909       690       909         0         0       187       187       187       187         0         0       187       187         0         0
dram[22]:        680       899       680       899         0         0       187       187       187       187         0         0       187       187         0         0
dram[23]:        670       890       670       890         0         0       187       187       187       187         0         0       187       187         0         0
dram[24]:        734       882       734       882         0         0       187       187       187       187         0         0       187       187         0         0
dram[25]:        726       874       726       874         0         0       187       187       187       187         0         0       187       187         0         0
dram[26]:        716       864       716       864         0         0       187       187       187       187         0         0       187       187         0         0
dram[27]:        706       854       706       854         0         0       187       187       187       187         0         0       187       187         0         0
dram[28]:        697       846       697       846         0         0       187       187       187       187         0         0       187       187         0         0
dram[29]:        689       838       689       838         0         0       187       187       187       187         0         0       187       187         0         0
dram[30]:        680       828       680       828         0         0       187       187       187       187         0         0       187       187         0         0
dram[31]:        671       818       671       818         0         0       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343883i bk2: 64a 1343884i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174262
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1790404 -   mf: uid=6517817, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1789804), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343665 n_act=7 n_pre=3 n_ref_event=0 n_req=280 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=24 bw_util=0.0002083
n_activity=996 dram_eff=0.2811
bk0: 64a 1343819i bk1: 64a 1343883i bk2: 64a 1343885i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975000
Row_Buffer_Locality_read = 0.980469
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.068143
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000208 
total_CMD = 1343955 
util_bw = 280 
Wasted_Col = 314 
Wasted_Row = 36 
Idle = 1343325 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343665 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 24 
n_act = 7 
n_pre = 3 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 280 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000208 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0019703
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174411
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178577
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343883i bk2: 64a 1343884i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174262
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343885i bk1: 64a 1343885i bk2: 64a 1343885i bk3: 64a 1343885i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1343419 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016191
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170244
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343885i bk2: 64a 1343883i bk3: 64a 1343885i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174411
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178577
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343884i bk2: 64a 1343884i bk3: 64a 1343884i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169946
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343885i bk1: 64a 1343885i bk2: 64a 1343885i bk3: 64a 1343885i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 280 
Wasted_Row = 0 
Idle = 1343419 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 232 
rwq = 0 
CCDLc_limit_alone = 232 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016191
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170244
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177387
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343883i bk2: 64a 1343884i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171583
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177387
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343883i bk2: 64a 1343884i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017069
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343885i bk1: 64a 1343883i bk2: 64a 1343885i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169649
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174411
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178577
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343883i bk2: 64a 1343884i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174262
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343885i bk1: 64a 1343883i bk2: 64a 1343885i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170244
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343885i bk2: 64a 1343883i bk3: 64a 1343885i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170244
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174411
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343884i bk1: 64a 1343883i bk2: 64a 1343884i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174262
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343885i bk1: 64a 1343884i bk2: 64a 1343885i bk3: 64a 1343884i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 1343417 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 234 
rwq = 0 
CCDLc_limit_alone = 234 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165928
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343885i bk2: 64a 1343883i bk3: 64a 1343885i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001670 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0016697
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174113
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343883i bk2: 64a 1343883i bk3: 64a 1343883i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 288 
Wasted_Row = 0 
Idle = 1343411 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 240 
rwq = 0 
CCDLc_limit_alone = 240 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175899
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343884i bk2: 64a 1343883i bk3: 64a 1343884i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 286 
Wasted_Row = 0 
Idle = 1343413 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 238 
rwq = 0 
CCDLc_limit_alone = 238 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174262
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1343955 n_nop=1343695 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=256 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=736 dram_eff=0.3478
bk0: 64a 1343883i bk1: 64a 1343885i bk2: 64a 1343883i bk3: 64a 1343885i bk4: 0a 1343955i bk5: 0a 1343955i bk6: 0a 1343955i bk7: 0a 1343955i bk8: 0a 1343955i bk9: 0a 1343955i bk10: 0a 1343955i bk11: 0a 1343955i bk12: 0a 1343955i bk13: 0a 1343955i bk14: 0a 1343955i bk15: 0a 1343955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1343955 
util_bw = 256 
Wasted_Col = 284 
Wasted_Row = 0 
Idle = 1343415 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 236 
rwq = 0 
CCDLc_limit_alone = 236 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1343955 
n_nop = 1343695 
Read = 256 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170244

========= L2 cache stats =========
L2_cache_bank[0]: Access = 294, Miss = 160, Miss_rate = 0.544, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 320, Miss = 193, Miss_rate = 0.603, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 256, Miss = 160, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16486
L2_total_cache_misses = 10273
L2_total_cache_miss_rate = 0.6231
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 6144
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 512
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1536
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8230
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 8192
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16486
icnt_total_pkts_simt_to_mem=16486
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 16486
Req_Network_cycles = 1789831
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0103
Req_Network_conflicts_per_cycle_util =       1.3299
Req_Bank_Level_Parallism =       1.1933
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 16486
Reply_Network_cycles = 1789831
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0035
Reply_Bank_Level_Parallism =       1.3815
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 35 min, 40 sec (5740 sec)
gpgpu_simulation_rate = 42075 (inst/sec)
gpgpu_simulation_rate = 311 (cycle/sec)
gpgpu_silicon_slowdown = 3639871x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 5: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 5 
gpu_sim_cycle = 448325
gpu_sim_insn = 60378380
gpu_ipc =     134.6755
gpu_tot_sim_cycle = 2238156
gpu_tot_sim_insn = 301892092
gpu_tot_ipc =     134.8843
gpu_tot_issued_cta = 20
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0092
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.1042
partiton_level_parallism_util_total  =       1.1744
L2_BW  =       0.3331 GB/Sec
L2_BW_total  =       0.3335 GB/Sec
gpu_total_sim_rate=41157

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 358450
	L1D_total_cache_misses = 20606
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337844
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 5168
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 10240
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 348170
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 40
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 497222752
gpgpu_n_tot_w_icount = 15538211
gpgpu_n_stall_shd_mem = 191370
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 10240
gpgpu_n_mem_read_global = 10288
gpgpu_n_mem_write_global = 80
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5263360
gpgpu_n_store_insn = 82000
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 245760
gpgpu_n_param_mem_insn = 25600
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 191370
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3885621	W0_Idle:69141	W0_Scoreboard:16083002	W1:580	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:7864320	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7180960
single_issue_nums: WS0:3761900	WS1:3761320	WS2:3761320	WS3:3761320	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 82304 {8:10288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1920 {8:40,40:40,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 409600 {40:10240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 411520 {40:10288,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 640 {8:80,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 81920 {8:10240,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 158 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 2 
mrq_lat_table:1180 	537 	1358 	2708 	3793 	696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10368 	710 	9524 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	40 	0 	0 	10383 	295 	575 	1935 	6615 	765 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	20599 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926      6341      5926      6341      5926         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912      6326      5912      6326      5912         0         0         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899      6313      5899      6313      5899         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887      6301      5887      6301      5887         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874      6289      5874      6289      5874         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860      6274      5860      6274      5860         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847      6261      5847      6261      5847         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835      6249      5835      6249      5835         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028      5614      6028      5614      6028         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016      5602      6016      5602      6016         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004      5589      6004      5589      6004         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989      5575      5989      5575      5989         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976      5562      5976      5562      5976         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964      5550      5964      5550      5964         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952      5538      5952      5538      5952         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938      5523      5938      5523      5938         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237      5823      6237      5823      6237         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223      5808      6223      5808      6223         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209      5795      6209      5795      6209         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196      5783      6196      5783      6196         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184      5771      6184      5771      6184         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171      5756      6171      5756      6171         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157      5743      6157      5743      6157         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144      5731      6144      5731      6144         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132      5719      6132      5719      6132         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120      5704      6120      5704      6120         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105      5691      6105      5691      6105         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092      5679      6092      5679      6092         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080      5667      6080      5667      6080         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068      5653      6068      5653      6068         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053      5639      6053      5639      6053         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040      5626      6040      5626      6040         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 24.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10272/195 = 52.676922
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        32        32         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10240
min_bank_accesses = 0!
chip skew: 320/320 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        995       713      1043       806       856       713    none      none      none      none      none      none      none      none      none      none  
dram[1]:        846       703      1034       797       847       703    none      none      none      none      none      none      none      none      none      none  
dram[2]:        709       694      1023       788       836       694    none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685      1015       779       828       685    none      none      none      none      none      none      none      none      none      none  
dram[4]:        819       677      1007       770       820       677    none      none      none      none      none      none      none      none      none      none  
dram[5]:        809       668       997       762       810       668    none      none      none      none      none      none      none      none      none      none  
dram[6]:        799       658       987       752       800       658    none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       979       743       792       649    none      none      none      none      none      none      none      none      none      none  
dram[8]:        605       748       792       841       605       748    none      none      none      none      none      none      none      none      none      none  
dram[9]:        596       739       783       833       596       739    none      none      none      none      none      none      none      none      none      none  
dram[10]:        588       731       775       825       588       731    none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       722       766       815       579       722    none      none      none      none      none      none      none      none      none      none  
dram[12]:        569       712       756       805       569       712    none      none      none      none      none      none      none      none      none      none  
dram[13]:        560       703       747       797       560       703    none      none      none      none      none      none      none      none      none      none  
dram[14]:        552       695       739       788       552       695    none      none      none      none      none      none      none      none      none      none  
dram[15]:        543       685       730       779       543       685    none      none      none      none      none      none      none      none      none      none  
dram[16]:        677       819       770       913       677       819    none      none      none      none      none      none      none      none      none      none  
dram[17]:        667       810       761       903       667       810    none      none      none      none      none      none      none      none      none      none  
dram[18]:        657       800       751       894       657       800    none      none      none      none      none      none      none      none      none      none  
dram[19]:        649       791       742       885       649       791    none      none      none      none      none      none      none      none      none      none  
dram[20]:        641       783       734       876       641       783    none      none      none      none      none      none      none      none      none      none  
dram[21]:        631       774       725       868       631       774    none      none      none      none      none      none      none      none      none      none  
dram[22]:        621       765       715       859       621       765    none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       755       706       849       613       755    none      none      none      none      none      none      none      none      none      none  
dram[24]:        641       783       734       877       641       783    none      none      none      none      none      none      none      none      none      none  
dram[25]:        631       775       725       869       631       775    none      none      none      none      none      none      none      none      none      none  
dram[26]:        621       766       715       859       621       766    none      none      none      none      none      none      none      none      none      none  
dram[27]:        613       756       706       849       613       756    none      none      none      none      none      none      none      none      none      none  
dram[28]:        604       747       698       841       604       747    none      none      none      none      none      none      none      none      none      none  
dram[29]:        595       739       688       833       595       739    none      none      none      none      none      none      none      none      none      none  
dram[30]:        585       730       679       823       585       730    none      none      none      none      none      none      none      none      none      none  
dram[31]:        576       720       670       813       576       720    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740      1027       740      1027       740       187       187       187       187         0         0       187       187         0         0
dram[1]:       1017       730      1017       730      1017       730       187       187       187       187         0         0       187       187         0         0
dram[2]:       1023       721      1007       721      1007       721       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       713       999       713       999       713       187       187       187       187         0         0       187       187         0         0
dram[4]:        991       704       991       704       991       704       187       187       187       187         0         0       187       187         0         0
dram[5]:        981       695       981       695       981       695       187       187       187       187         0         0       187       187         0         0
dram[6]:        971       685       971       685       971       685       187       187       187       187         0         0       187       187         0         0
dram[7]:        963       677       963       677       963       677       187       187       187       187         0         0       187       187         0         0
dram[8]:        736       810       736       810       720       810       187       187       187       187         0         0       187       187         0         0
dram[9]:        727       802       727       802       711       802       187       187       187       187         0         0       187       187         0         0
dram[10]:        719       794       719       794       703       794       187       187       187       187         0         0       187       187         0         0
dram[11]:        711       784       711       784       695       784       187       187       187       187         0         0       187       187         0         0
dram[12]:        700       774       700       774       684       774       187       187       187       187         0         0       187       187         0         0
dram[13]:        691       766       691       766       675       766       187       187       187       187         0         0       187       187         0         0
dram[14]:        683       758       683       758       667       758       187       187       187       187         0         0       187       187         0         0
dram[15]:        675       748       675       748       659       748       187       187       187       187         0         0       187       187         0         0
dram[16]:        734       955       734       955       718       955       187       187       187       187         0         0       187       187         0         0
dram[17]:        726       945       726       945       710       945       187       187       187       187         0         0       187       187         0         0
dram[18]:        716       935       716       935       700       935       187       187       187       187         0         0       187       187         0         0
dram[19]:        706       926       706       926       690       926       187       187       187       187         0         0       187       187         0         0
dram[20]:        698       918       698       918       682       918       187       187       187       187         0         0       187       187         0         0
dram[21]:        690       909       690       909       674       909       187       187       187       187         0         0       187       187         0         0
dram[22]:        680       899       680       899       664       899       187       187       187       187         0         0       187       187         0         0
dram[23]:        670       890       670       890       654       890       187       187       187       187         0         0       187       187         0         0
dram[24]:        734       882       734       882       718       882       187       187       187       187         0         0       187       187         0         0
dram[25]:        726       874       726       874       710       874       187       187       187       187         0         0       187       187         0         0
dram[26]:        716       864       716       864       700       864       187       187       187       187         0         0       187       187         0         0
dram[27]:        706       854       706       854       690       854       187       187       187       187         0         0       187       187         0         0
dram[28]:        697       846       697       846       681       846       187       187       187       187         0         0       187       187         0         0
dram[29]:        689       838       689       838       673       838       187       187       187       187         0         0       187       187         0         0
dram[30]:        680       828       680       828       664       828       187       187       187       187         0         0       187       187         0         0
dram[31]:        671       818       671       818       655       818       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189219
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680523i bk2: 64a 1680524i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184875
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 2238729 -   mf: uid=8147273, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2238129), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680231 n_act=9 n_pre=3 n_ref_event=0 n_req=352 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=32 bw_util=0.0002094
n_activity=1240 dram_eff=0.2839
bk0: 64a 1680459i bk1: 64a 1680523i bk2: 64a 1680525i bk3: 64a 1680523i bk4: 32a 1680554i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974432
Row_Buffer_Locality_read = 0.978125
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.064865
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 1680595 
util_bw = 352 
Wasted_Col = 397 
Wasted_Row = 36 
Idle = 1679810 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680231 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 32 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 352 
total_req = 352 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 352 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000217 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00202309
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185054
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189219
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680523i bk2: 64a 1680524i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184875
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680525i bk1: 64a 1680525i bk2: 64a 1680525i bk3: 64a 1680525i bk4: 32a 1680554i bk5: 32a 1680554i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 1679913 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172558
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180888
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680525i bk2: 64a 1680523i bk3: 64a 1680525i bk4: 32a 1680553i bk5: 32a 1680554i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1679908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180888
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185054
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189219
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680524i bk2: 64a 1680524i bk3: 64a 1680524i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 368 
Wasted_Row = 0 
Idle = 1679907 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 296 
rwq = 0 
CCDLc_limit_alone = 296 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180531
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680525i bk1: 64a 1680525i bk2: 64a 1680525i bk3: 64a 1680525i bk4: 32a 1680554i bk5: 32a 1680554i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 362 
Wasted_Row = 0 
Idle = 1679913 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 290 
rwq = 0 
CCDLc_limit_alone = 290 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00172558
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180888
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188029
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680523i bk2: 64a 1680524i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00182197
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00188029
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680523i bk2: 64a 1680524i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001813 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181305
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680525i bk1: 64a 1680523i bk2: 64a 1680525i bk3: 64a 1680523i bk4: 32a 1680554i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1679908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180293
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185054
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00189219
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680523i bk2: 64a 1680524i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184875
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680525i bk1: 64a 1680523i bk2: 64a 1680525i bk3: 64a 1680523i bk4: 32a 1680554i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1679908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180888
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680525i bk2: 64a 1680523i bk3: 64a 1680525i bk4: 32a 1680553i bk5: 32a 1680554i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1679908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180888
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185054
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680524i bk1: 64a 1680523i bk2: 64a 1680524i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184875
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680525i bk1: 64a 1680524i bk2: 64a 1680525i bk3: 64a 1680524i bk4: 32a 1680554i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 365 
Wasted_Row = 0 
Idle = 1679910 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 293 
rwq = 0 
CCDLc_limit_alone = 293 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001765 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176545
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680525i bk2: 64a 1680523i bk3: 64a 1680525i bk4: 32a 1680553i bk5: 32a 1680554i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1679908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177616
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184756
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680523i bk2: 64a 1680523i bk3: 64a 1680523i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 372 
Wasted_Row = 0 
Idle = 1679903 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 300 
rwq = 0 
CCDLc_limit_alone = 300 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00186541
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680524i bk2: 64a 1680523i bk3: 64a 1680524i bk4: 32a 1680553i bk5: 32a 1680553i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 370 
Wasted_Row = 0 
Idle = 1679905 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184875
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1680595 n_nop=1680269 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=320 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=932 dram_eff=0.3433
bk0: 64a 1680523i bk1: 64a 1680525i bk2: 64a 1680523i bk3: 64a 1680525i bk4: 32a 1680553i bk5: 32a 1680554i bk6: 0a 1680595i bk7: 0a 1680595i bk8: 0a 1680595i bk9: 0a 1680595i bk10: 0a 1680595i bk11: 0a 1680595i bk12: 0a 1680595i bk13: 0a 1680595i bk14: 0a 1680595i bk15: 0a 1680595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.981250
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 1680595 
util_bw = 320 
Wasted_Col = 367 
Wasted_Row = 0 
Idle = 1679908 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 295 
rwq = 0 
CCDLc_limit_alone = 295 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1680595 
n_nop = 1680269 
Read = 320 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000004 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000194 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00180888

========= L2 cache stats =========
L2_cache_bank[0]: Access = 464, Miss = 224, Miss_rate = 0.483, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 496, Miss = 265, Miss_rate = 0.534, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 416, Miss = 224, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 288, Miss = 192, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 20608
L2_total_cache_misses = 12841
L2_total_cache_miss_rate = 0.6231
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 48
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2560
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 39
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 7680
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 640
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 1920
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10288
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 80
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 10240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=20608
icnt_total_pkts_simt_to_mem=20608
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 20608
Req_Network_cycles = 2238156
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0103
Req_Network_conflicts_per_cycle_util =       1.3087
Req_Bank_Level_Parallism =       1.1744
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 20608
Reply_Network_cycles = 2238156
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0040
Reply_Bank_Level_Parallism =       1.3564
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 2 min, 15 sec (7335 sec)
gpgpu_simulation_rate = 41157 (inst/sec)
gpgpu_simulation_rate = 305 (cycle/sec)
gpgpu_silicon_slowdown = 3711475x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 6: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 6 
gpu_sim_cycle = 448325
gpu_sim_insn = 60378380
gpu_ipc =     134.6755
gpu_tot_sim_cycle = 2686481
gpu_tot_sim_insn = 362270472
gpu_tot_ipc =     134.8494
gpu_tot_issued_cta = 24
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0092
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.2264
partiton_level_parallism_util_total  =       1.1827
L2_BW  =       0.3331 GB/Sec
L2_BW_total  =       0.3335 GB/Sec
gpu_total_sim_rate=40567

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 430140
	L1D_total_cache_misses = 24728
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6190
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6202
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 48
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 12288
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 417804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 48
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 596667264
gpgpu_n_tot_w_icount = 18645852
gpgpu_n_stall_shd_mem = 229644
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 12288
gpgpu_n_mem_read_global = 12346
gpgpu_n_mem_write_global = 96
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6316032
gpgpu_n_store_insn = 98400
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 294912
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 229644
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4667736	W0_Idle:82525	W0_Scoreboard:19299115	W1:696	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:9437184	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8617152
single_issue_nums: WS0:4514280	WS1:4513584	WS2:4513584	WS3:4513584	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 98768 {8:12346,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2304 {8:48,40:48,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 491520 {40:12288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 493840 {40:12346,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 768 {8:96,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 98304 {8:12288,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 158 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1464 	686 	1746 	3483 	4251 	696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	12442 	870 	11412 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	48 	0 	0 	12460 	354 	690 	2192 	8068 	918 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	24721 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	82 	0 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926      6341      5926      6341      5926         0         0         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912      6326      5912      6326      5912         0         0         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899      6313      5899      6313      5899         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887      6301      5887      6301      5887         0         0         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874      6289      5874      6289      5874         0         0         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860      6274      5860      6274      5860         0         0         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847      6261      5847      6261      5847         0         0         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835      6249      5835      6249      5835         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028      5614      6028      5614      6028         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016      5602      6016      5602      6016         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004      5589      6004      5589      6004         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989      5575      5989      5575      5989         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976      5562      5976      5562      5976         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964      5550      5964      5550      5964         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952      5538      5952      5538      5952         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938      5523      5938      5523      5938         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237      5823      6237      5823      6237         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223      5808      6223      5808      6223         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209      5795      6209      5795      6209         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196      5783      6196      5783      6196         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184      5771      6184      5771      6184         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171      5756      6171      5756      6171         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157      5743      6157      5743      6157         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144      5731      6144      5731      6144         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132      5719      6132      5719      6132         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120      5704      6120      5704      6120         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105      5691      6105      5691      6105         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092      5679      6092      5679      6092         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080      5667      6080      5667      6080         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068      5653      6068      5653      6068         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053      5639      6053      5639      6053         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040      5626      6040      5626      6040         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 25.500000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 12326/195 = 63.210255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64         0         0         0         0         0         0         0         0         0         0 
total dram reads = 12288
min_bank_accesses = 0!
chip skew: 384/384 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        38         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 38
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1024       713      1043       806       856       713    none      none      none      none      none      none      none      none      none      none  
dram[1]:        846       703      1034       797       847       703    none      none      none      none      none      none      none      none      none      none  
dram[2]:        695       694      1023       788       836       694    none      none      none      none      none      none      none      none      none      none  
dram[3]:        827       685      1015       779       828       685    none      none      none      none      none      none      none      none      none      none  
dram[4]:        819       677      1007       770       820       677    none      none      none      none      none      none      none      none      none      none  
dram[5]:        809       668       997       762       810       668    none      none      none      none      none      none      none      none      none      none  
dram[6]:        799       658       987       752       800       658    none      none      none      none      none      none      none      none      none      none  
dram[7]:        791       649       979       743       792       649    none      none      none      none      none      none      none      none      none      none  
dram[8]:        605       748       792       841       605       748    none      none      none      none      none      none      none      none      none      none  
dram[9]:        596       739       783       833       596       739    none      none      none      none      none      none      none      none      none      none  
dram[10]:        588       731       775       825       588       731    none      none      none      none      none      none      none      none      none      none  
dram[11]:        579       722       766       815       579       722    none      none      none      none      none      none      none      none      none      none  
dram[12]:        569       712       756       805       569       712    none      none      none      none      none      none      none      none      none      none  
dram[13]:        560       703       747       797       560       703    none      none      none      none      none      none      none      none      none      none  
dram[14]:        552       695       739       788       552       695    none      none      none      none      none      none      none      none      none      none  
dram[15]:        543       685       730       779       543       685    none      none      none      none      none      none      none      none      none      none  
dram[16]:        677       819       864       913       677       819    none      none      none      none      none      none      none      none      none      none  
dram[17]:        667       810       854       903       667       810    none      none      none      none      none      none      none      none      none      none  
dram[18]:        657       800       844       894       657       800    none      none      none      none      none      none      none      none      none      none  
dram[19]:        649       791       836       885       649       791    none      none      none      none      none      none      none      none      none      none  
dram[20]:        641       783       828       876       641       783    none      none      none      none      none      none      none      none      none      none  
dram[21]:        631       774       818       868       631       774    none      none      none      none      none      none      none      none      none      none  
dram[22]:        621       765       808       859       621       765    none      none      none      none      none      none      none      none      none      none  
dram[23]:        613       755       800       849       613       755    none      none      none      none      none      none      none      none      none      none  
dram[24]:        641       783       828       877       641       783    none      none      none      none      none      none      none      none      none      none  
dram[25]:        631       775       818       869       631       775    none      none      none      none      none      none      none      none      none      none  
dram[26]:        621       766       808       859       621       766    none      none      none      none      none      none      none      none      none      none  
dram[27]:        613       756       800       849       613       756    none      none      none      none      none      none      none      none      none      none  
dram[28]:        604       747       791       841       604       747    none      none      none      none      none      none      none      none      none      none  
dram[29]:        595       739       782       833       595       739    none      none      none      none      none      none      none      none      none      none  
dram[30]:        585       730       772       823       585       730    none      none      none      none      none      none      none      none      none      none  
dram[31]:        576       720       763       813       576       720    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740      1027       740      1027       740       187       187       187       187         0         0       187       187         0         0
dram[1]:       1017       730      1017       730      1017       730       187       187       187       187         0         0       187       187         0         0
dram[2]:       1023       721      1007       721      1007       721       187       187       187       187         0         0       187       187         0         0
dram[3]:        999       713       999       713       999       713       187       187       187       187         0         0       187       187         0         0
dram[4]:        991       704       991       704       991       704       187       187       187       187         0         0       187       187         0         0
dram[5]:        981       695       981       695       981       695       187       187       187       187         0         0       187       187         0         0
dram[6]:        971       685       971       685       971       685       187       187       187       187         0         0       187       187         0         0
dram[7]:        963       677       963       677       963       677       187       187       187       187         0         0       187       187         0         0
dram[8]:        736       810       736       810       736       810       187       187       187       187         0         0       187       187         0         0
dram[9]:        727       802       727       802       727       802       187       187       187       187         0         0       187       187         0         0
dram[10]:        719       794       719       794       719       794       187       187       187       187         0         0       187       187         0         0
dram[11]:        711       784       711       784       711       784       187       187       187       187         0         0       187       187         0         0
dram[12]:        700       774       700       774       700       774       187       187       187       187         0         0       187       187         0         0
dram[13]:        691       766       691       766       691       766       187       187       187       187         0         0       187       187         0         0
dram[14]:        683       758       683       758       683       758       187       187       187       187         0         0       187       187         0         0
dram[15]:        675       748       675       748       675       748       187       187       187       187         0         0       187       187         0         0
dram[16]:        734       955       734       955       734       955       187       187       187       187         0         0       187       187         0         0
dram[17]:        726       945       726       945       726       945       187       187       187       187         0         0       187       187         0         0
dram[18]:        716       935       716       935       716       935       187       187       187       187         0         0       187       187         0         0
dram[19]:        706       926       706       926       706       926       187       187       187       187         0         0       187       187         0         0
dram[20]:        698       918       698       918       698       918       187       187       187       187         0         0       187       187         0         0
dram[21]:        690       909       690       909       690       909       187       187       187       187         0         0       187       187         0         0
dram[22]:        680       899       680       899       680       899       187       187       187       187         0         0       187       187         0         0
dram[23]:        670       890       670       890       670       890       187       187       187       187         0         0       187       187         0         0
dram[24]:        734       882       734       882       734       882       187       187       187       187         0         0       187       187         0         0
dram[25]:        726       874       726       874       726       874       187       187       187       187         0         0       187       187         0         0
dram[26]:        716       864       716       864       716       864       187       187       187       187         0         0       187       187         0         0
dram[27]:        706       854       706       854       706       854       187       187       187       187         0         0       187       187         0         0
dram[28]:        697       846       697       846       697       846       187       187       187       187         0         0       187       187         0         0
dram[29]:        689       838       689       838       689       838       187       187       187       187         0         0       187       187         0         0
dram[30]:        680       828       680       828       680       828       187       187       187       187         0         0       187       187         0         0
dram[31]:        671       818       671       818       671       818       187       187       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178462
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017163i bk2: 64a 2017164i bk3: 64a 2017163i bk4: 64a 2017164i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174149
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 2687054 -   mf: uid=9776727, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (2686454), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016801 n_act=9 n_pre=3 n_ref_event=0 n_req=422 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=38 bw_util=0.0002092
n_activity=1448 dram_eff=0.2914
bk0: 64a 2017099i bk1: 64a 2017163i bk2: 64a 2017165i bk3: 64a 2017163i bk4: 64a 2017165i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978673
Row_Buffer_Locality_read = 0.981771
Row_Buffer_Locality_write = 0.947368
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.062140
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 2017235 
util_bw = 422 
Wasted_Col = 456 
Wasted_Row = 36 
Idle = 2016321 

BW Util Bottlenecks: 
RCDc_limit = 84 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016801 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 38 
n_act = 9 
n_pre = 3 
n_ref = 0 
n_req = 422 
total_req = 422 

Dual Bus Interface Util: 
issued_total_row = 12 
issued_total_col = 422 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001880 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0018798
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174298
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178462
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017163i bk2: 64a 2017164i bk3: 64a 2017163i bk4: 64a 2017164i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174149
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017165i bk1: 64a 2017165i bk2: 64a 2017165i bk3: 64a 2017165i bk4: 64a 2017165i bk5: 64a 2017165i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2016431 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161806
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170134
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017165i bk2: 64a 2017163i bk3: 64a 2017165i bk4: 64a 2017163i bk5: 64a 2017165i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170134
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174298
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178462
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017164i bk2: 64a 2017164i bk3: 64a 2017164i bk4: 64a 2017164i bk5: 64a 2017164i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001698 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169836
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017165i bk1: 64a 2017165i bk2: 64a 2017165i bk3: 64a 2017165i bk4: 64a 2017165i bk5: 64a 2017165i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 420 
Wasted_Row = 0 
Idle = 2016431 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 348 
rwq = 0 
CCDLc_limit_alone = 348 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161806
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170134
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177272
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017163i bk2: 64a 2017164i bk3: 64a 2017163i bk4: 64a 2017164i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171472
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177272
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017163i bk2: 64a 2017164i bk3: 64a 2017163i bk4: 64a 2017164i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017058
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017165i bk1: 64a 2017163i bk2: 64a 2017165i bk3: 64a 2017163i bk4: 64a 2017165i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169539
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174298
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178462
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017163i bk2: 64a 2017164i bk3: 64a 2017163i bk4: 64a 2017164i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174149
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017165i bk1: 64a 2017163i bk2: 64a 2017165i bk3: 64a 2017163i bk4: 64a 2017165i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170134
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017165i bk2: 64a 2017163i bk3: 64a 2017165i bk4: 64a 2017163i bk5: 64a 2017165i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170134
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174298
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017164i bk1: 64a 2017163i bk2: 64a 2017164i bk3: 64a 2017163i bk4: 64a 2017164i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174149
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017165i bk1: 64a 2017164i bk2: 64a 2017165i bk3: 64a 2017164i bk4: 64a 2017165i bk5: 64a 2017164i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 423 
Wasted_Row = 0 
Idle = 2016428 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 351 
rwq = 0 
CCDLc_limit_alone = 351 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165821
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017165i bk2: 64a 2017163i bk3: 64a 2017165i bk4: 64a 2017163i bk5: 64a 2017165i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166862
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174001
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017163i bk2: 64a 2017163i bk3: 64a 2017163i bk4: 64a 2017163i bk5: 64a 2017163i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 432 
Wasted_Row = 0 
Idle = 2016419 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 360 
rwq = 0 
CCDLc_limit_alone = 360 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001758 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175785
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017164i bk2: 64a 2017163i bk3: 64a 2017164i bk4: 64a 2017163i bk5: 64a 2017164i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 429 
Wasted_Row = 0 
Idle = 2016422 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 357 
rwq = 0 
CCDLc_limit_alone = 357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174149
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2017235 n_nop=2016845 n_act=6 n_pre=0 n_ref_event=0 n_req=384 n_rd=384 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001904
n_activity=1104 dram_eff=0.3478
bk0: 64a 2017163i bk1: 64a 2017165i bk2: 64a 2017163i bk3: 64a 2017165i bk4: 64a 2017163i bk5: 64a 2017165i bk6: 0a 2017235i bk7: 0a 2017235i bk8: 0a 2017235i bk9: 0a 2017235i bk10: 0a 2017235i bk11: 0a 2017235i bk12: 0a 2017235i bk13: 0a 2017235i bk14: 0a 2017235i bk15: 0a 2017235i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2017235 
util_bw = 384 
Wasted_Col = 426 
Wasted_Row = 0 
Idle = 2016425 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 354 
rwq = 0 
CCDLc_limit_alone = 354 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2017235 
n_nop = 2016845 
Read = 384 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 384 
total_req = 384 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 384 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170134

========= L2 cache stats =========
L2_cache_bank[0]: Access = 506, Miss = 256, Miss_rate = 0.506, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 544, Miss = 305, Miss_rate = 0.561, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 448, Miss = 256, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 224, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 24730
L2_total_cache_misses = 15409
L2_total_cache_miss_rate = 0.6231
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3072
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 47
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 768
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2304
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12346
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 96
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 12288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24730
icnt_total_pkts_simt_to_mem=24730
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24730
Req_Network_cycles = 2686481
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0103
Req_Network_conflicts_per_cycle_util =       1.3180
Req_Bank_Level_Parallism =       1.1827
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 24730
Reply_Network_cycles = 2686481
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0034
Reply_Bank_Level_Parallism =       1.3674
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 28 min, 50 sec (8930 sec)
gpgpu_simulation_rate = 40567 (inst/sec)
gpgpu_simulation_rate = 300 (cycle/sec)
gpgpu_silicon_slowdown = 3773333x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 7: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 7 
gpu_sim_cycle = 452099
gpu_sim_insn = 60378284
gpu_ipc =     133.5510
gpu_tot_sim_cycle = 3138580
gpu_tot_sim_insn = 422648756
gpu_tot_ipc =     134.6624
gpu_tot_issued_cta = 28
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0091
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.1039
partiton_level_parallism_util_total  =       1.1708
L2_BW  =       0.3304 GB/Sec
L2_BW_total  =       0.3330 GB/Sec
gpu_total_sim_rate=40088

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17926, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 501834
	L1D_total_cache_misses = 28852
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 472982
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 7238
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 14336
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 487442
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 56
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 14336

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 696111680
gpgpu_n_tot_w_icount = 21753490
gpgpu_n_stall_shd_mem = 267922
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 14336
gpgpu_n_mem_read_global = 14406
gpgpu_n_mem_write_global = 112
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7368704
gpgpu_n_store_insn = 114800
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 344064
gpgpu_n_param_mem_insn = 35840
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 267922
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5528902	W0_Idle:96365	W0_Scoreboard:22488085	W1:812	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:11010048	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:10053344
single_issue_nums: WS0:5266660	WS1:5265848	WS2:5265848	WS3:5265848	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 115248 {8:14406,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2688 {8:56,40:56,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 573440 {40:14336,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 576240 {40:14406,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 896 {8:112,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 114688 {8:14336,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 158 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1670 	766 	1941 	3871 	5211 	923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14518 	1000 	13328 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	56 	0 	0 	14539 	413 	805 	2664 	9306 	1071 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	28842 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926      6341      5926      6341      5926      6341      5926         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912      6326      5912      6326      5912      6326      5912         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899      6313      5899      6313      5899      6313      5899         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887      6301      5887      6301      5887      6301      5887         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874      6289      5874      6289      5874      6289      5874         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860      6274      5860      6274      5860      6274      5860         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847      6261      5847      6261      5847      6261      5847         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835      6249      5835      6249      5835      6249      5835         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028      5614      6028      5614      6028      5614      6028         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016      5602      6016      5602      6016      5602      6016         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004      5589      6004      5589      6004      5589      6004         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989      5575      5989      5575      5989      5575      5989         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976      5562      5976      5562      5976      5562      5976         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964      5550      5964      5550      5964      5550      5964         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952      5538      5952      5538      5952      5538      5952         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938      5523      5938      5523      5938      5523      5938         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237      5823      6237      5823      6237      5823      6237         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223      5808      6223      5808      6223      5808      6223         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209      5795      6209      5795      6209      5795      6209         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196      5783      6196      5783      6196      5783      6196         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184      5771      6184      5771      6184      5771      6184         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171      5756      6171      5756      6171      5756      6171         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157      5743      6157      5743      6157      5743      6157         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144      5731      6144      5731      6144      5731      6144         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132      5719      6132      5719      6132      5719      6132         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120      5704      6120      5704      6120      5704      6120         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105      5691      6105      5691      6105      5691      6105         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092      5679      6092      5679      6092      5679      6092         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080      5667      6080      5667      6080      5667      6080         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068      5653      6068      5653      6068      5653      6068         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053      5639      6053      5639      6053      5639      6053         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040      5626      6040      5626      6040      5626      6040         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 27.500000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 32.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 14382/259 = 55.528957
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        32        32         0         0         0         0         0         0         0         0 
total dram reads = 14336
min_bank_accesses = 0!
chip skew: 448/448 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 46
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1059       713      1043       900       856       713      1230      1087    none      none      none      none      none      none      none      none  
dram[1]:        846       703      1034       890       847       703      1221      1077    none      none      none      none      none      none      none      none  
dram[2]:        670       694      1023       881       836       694      1210      1068    none      none      none      none      none      none      none      none  
dram[3]:        827       685      1015       872       828       685      1202      1059    none      none      none      none      none      none      none      none  
dram[4]:        819       677      1007       864       820       677      1194      1051    none      none      none      none      none      none      none      none  
dram[5]:        809       668       997       855       810       668      1184      1042    none      none      none      none      none      none      none      none  
dram[6]:        799       658       987       845       800       658      1174      1032    none      none      none      none      none      none      none      none  
dram[7]:        791       649       979       836       792       649      1166      1023    none      none      none      none      none      none      none      none  
dram[8]:        605       748       792       935       605       748       979      1122    none      none      none      none      none      none      none      none  
dram[9]:        596       739       783       926       596       739       970      1113    none      none      none      none      none      none      none      none  
dram[10]:        588       731       775       918       588       731       962      1105    none      none      none      none      none      none      none      none  
dram[11]:        579       722       766       909       579       722       953      1096    none      none      none      none      none      none      none      none  
dram[12]:        569       712       756       899       569       712       943      1086    none      none      none      none      none      none      none      none  
dram[13]:        560       703       747       890       560       703       934      1077    none      none      none      none      none      none      none      none  
dram[14]:        552       695       739       882       552       695       926      1069    none      none      none      none      none      none      none      none  
dram[15]:        543       685       730       872       543       685       917      1059    none      none      none      none      none      none      none      none  
dram[16]:        677       819       864       913       677       819      1051      1006    none      none      none      none      none      none      none      none  
dram[17]:        667       810       854       903       667       810      1041       997    none      none      none      none      none      none      none      none  
dram[18]:        657       800       844       894       657       800      1031       987    none      none      none      none      none      none      none      none  
dram[19]:        649       791       836       885       649       791      1023       978    none      none      none      none      none      none      none      none  
dram[20]:        641       783       828       876       641       783      1015       970    none      none      none      none      none      none      none      none  
dram[21]:        631       774       818       868       631       774      1005       961    none      none      none      none      none      none      none      none  
dram[22]:        621       765       808       859       621       765       995       952    none      none      none      none      none      none      none      none  
dram[23]:        613       755       800       849       613       755       987       942    none      none      none      none      none      none      none      none  
dram[24]:        641       783       828       877       641       783      1015       970    none      none      none      none      none      none      none      none  
dram[25]:        631       775       818       869       631       775      1005       962    none      none      none      none      none      none      none      none  
dram[26]:        621       766       808       859       621       766       995       953    none      none      none      none      none      none      none      none  
dram[27]:        613       756       800       849       613       756       987       943    none      none      none      none      none      none      none      none  
dram[28]:        604       747       791       841       604       747       978       934    none      none      none      none      none      none      none      none  
dram[29]:        595       739       782       833       595       739       969       926    none      none      none      none      none      none      none      none  
dram[30]:        585       730       772       823       585       730       959       917    none      none      none      none      none      none      none      none  
dram[31]:        576       720       763       813       576       720       950       907    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740      1027       740      1027       740      1027       740       187       187         0         0       187       187         0         0
dram[1]:       1017       730      1017       730      1017       730      1017       730       187       187         0         0       187       187         0         0
dram[2]:       1023       721      1007       721      1007       721      1007       721       187       187         0         0       187       187         0         0
dram[3]:        999       713       999       713       999       713       999       713       187       187         0         0       187       187         0         0
dram[4]:        991       704       991       704       991       704       991       704       187       187         0         0       187       187         0         0
dram[5]:        981       695       981       695       981       695       981       695       187       187         0         0       187       187         0         0
dram[6]:        971       685       971       685       971       685       971       685       187       187         0         0       187       187         0         0
dram[7]:        963       677       963       677       963       677       963       677       187       187         0         0       187       187         0         0
dram[8]:        736       810       736       810       736       810       720       810       187       187         0         0       187       187         0         0
dram[9]:        727       802       727       802       727       802       711       802       187       187         0         0       187       187         0         0
dram[10]:        719       794       719       794       719       794       703       794       187       187         0         0       187       187         0         0
dram[11]:        711       784       711       784       711       784       695       784       187       187         0         0       187       187         0         0
dram[12]:        700       774       700       774       700       774       684       774       187       187         0         0       187       187         0         0
dram[13]:        691       766       691       766       691       766       675       766       187       187         0         0       187       187         0         0
dram[14]:        683       758       683       758       683       758       667       758       187       187         0         0       187       187         0         0
dram[15]:        675       748       675       748       675       748       659       748       187       187         0         0       187       187         0         0
dram[16]:        734       955       734       955       734       955       718       955       187       187         0         0       187       187         0         0
dram[17]:        726       945       726       945       726       945       710       945       187       187         0         0       187       187         0         0
dram[18]:        716       935       716       935       716       935       700       935       187       187         0         0       187       187         0         0
dram[19]:        706       926       706       926       706       926       690       926       187       187         0         0       187       187         0         0
dram[20]:        698       918       698       918       698       918       682       918       187       187         0         0       187       187         0         0
dram[21]:        690       909       690       909       690       909       674       909       187       187         0         0       187       187         0         0
dram[22]:        680       899       680       899       680       899       664       899       187       187         0         0       187       187         0         0
dram[23]:        670       890       670       890       670       890       654       890       187       187         0         0       187       187         0         0
dram[24]:        734       882       734       882       734       882       718       882       187       187         0         0       187       187         0         0
dram[25]:        726       874       726       874       726       874       710       874       187       187         0         0       187       187         0         0
dram[26]:        716       864       716       864       716       864       700       864       187       187         0         0       187       187         0         0
dram[27]:        706       854       706       854       706       854       690       854       187       187         0         0       187       187         0         0
dram[28]:        697       846       697       846       697       846       681       846       187       187         0         0       187       187         0         0
dram[29]:        689       838       689       838       689       838       673       838       187       187         0         0       187       187         0         0
dram[30]:        680       828       680       828       680       828       664       828       187       187         0         0       187       187         0         0
dram[31]:        671       818       671       818       671       818       655       818       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185852
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356636i bk2: 64a 2356637i bk3: 64a 2356636i bk4: 64a 2356637i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3139153 -   mf: uid=11406191, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3138553), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356200 n_act=11 n_pre=3 n_ref_event=0 n_req=494 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=46 bw_util=0.0002096
n_activity=1692 dram_eff=0.292
bk0: 64a 2356572i bk1: 64a 2356636i bk2: 64a 2356638i bk3: 64a 2356636i bk4: 64a 2356638i bk5: 64a 2356636i bk6: 32a 2356667i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977733
Row_Buffer_Locality_read = 0.979911
Row_Buffer_Locality_write = 0.956522
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.060665
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000210 
total_CMD = 2356708 
util_bw = 494 
Wasted_Col = 539 
Wasted_Row = 36 
Idle = 2355639 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356200 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 46 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 494 
total_req = 494 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 494 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000210 
Either_Row_CoL_Bus_Util = 0.000216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001928 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00192811
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181694
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185852
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356636i bk2: 64a 2356637i bk3: 64a 2356636i bk4: 64a 2356637i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181524
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356638i bk1: 64a 2356638i bk2: 64a 2356638i bk3: 64a 2356638i bk4: 64a 2356638i bk5: 64a 2356638i bk6: 32a 2356667i bk7: 32a 2356667i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 502 
Wasted_Row = 0 
Idle = 2355758 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169219
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177536
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356638i bk2: 64a 2356636i bk3: 64a 2356638i bk4: 64a 2356636i bk5: 64a 2356638i bk6: 32a 2356666i bk7: 32a 2356667i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2355751 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177536
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181694
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185852
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356637i bk2: 64a 2356637i bk3: 64a 2356637i bk4: 64a 2356637i bk5: 64a 2356637i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 510 
Wasted_Row = 0 
Idle = 2355750 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 414 
rwq = 0 
CCDLc_limit_alone = 414 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177196
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356638i bk1: 64a 2356638i bk2: 64a 2356638i bk3: 64a 2356638i bk4: 64a 2356638i bk5: 64a 2356638i bk6: 32a 2356667i bk7: 32a 2356667i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 502 
Wasted_Row = 0 
Idle = 2355758 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169219
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177536
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184664
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356636i bk2: 64a 2356637i bk3: 64a 2356636i bk4: 64a 2356637i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001789 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178851
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00184664
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356636i bk2: 64a 2356637i bk3: 64a 2356636i bk4: 64a 2356637i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017796
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356638i bk1: 64a 2356636i bk2: 64a 2356638i bk3: 64a 2356636i bk4: 64a 2356638i bk5: 64a 2356636i bk6: 32a 2356667i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2355751 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00176942
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181694
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001859 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00185852
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356636i bk2: 64a 2356637i bk3: 64a 2356636i bk4: 64a 2356637i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181524
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356638i bk1: 64a 2356636i bk2: 64a 2356638i bk3: 64a 2356636i bk4: 64a 2356638i bk5: 64a 2356636i bk6: 32a 2356667i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2355751 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177536
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356638i bk2: 64a 2356636i bk3: 64a 2356638i bk4: 64a 2356636i bk5: 64a 2356638i bk6: 32a 2356666i bk7: 32a 2356667i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2355751 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177536
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181694
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356637i bk1: 64a 2356636i bk2: 64a 2356637i bk3: 64a 2356636i bk4: 64a 2356637i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181524
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356638i bk1: 64a 2356637i bk2: 64a 2356638i bk3: 64a 2356637i bk4: 64a 2356638i bk5: 64a 2356637i bk6: 32a 2356667i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 506 
Wasted_Row = 0 
Idle = 2355754 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 410 
rwq = 0 
CCDLc_limit_alone = 410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173208
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356638i bk2: 64a 2356636i bk3: 64a 2356638i bk4: 64a 2356636i bk5: 64a 2356638i bk6: 32a 2356666i bk7: 32a 2356667i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2355751 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001743 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174269
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181397
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356636i bk2: 64a 2356636i bk3: 64a 2356636i bk4: 64a 2356636i bk5: 64a 2356636i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 516 
Wasted_Row = 0 
Idle = 2355744 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 420 
rwq = 0 
CCDLc_limit_alone = 420 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00183179
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356637i bk2: 64a 2356636i bk3: 64a 2356637i bk4: 64a 2356636i bk5: 64a 2356637i bk6: 32a 2356666i bk7: 32a 2356666i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 2355747 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 417 
rwq = 0 
CCDLc_limit_alone = 417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00181524
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2356708 n_nop=2356252 n_act=8 n_pre=0 n_ref_event=0 n_req=448 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1300 dram_eff=0.3446
bk0: 64a 2356636i bk1: 64a 2356638i bk2: 64a 2356636i bk3: 64a 2356638i bk4: 64a 2356636i bk5: 64a 2356638i bk6: 32a 2356666i bk7: 32a 2356667i bk8: 0a 2356708i bk9: 0a 2356708i bk10: 0a 2356708i bk11: 0a 2356708i bk12: 0a 2356708i bk13: 0a 2356708i bk14: 0a 2356708i bk15: 0a 2356708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982143
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2356708 
util_bw = 448 
Wasted_Col = 509 
Wasted_Row = 0 
Idle = 2355751 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 413 
rwq = 0 
CCDLc_limit_alone = 413 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2356708 
n_nop = 2356252 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 448 
total_req = 448 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 448 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177536

========= L2 cache stats =========
L2_cache_bank[0]: Access = 550, Miss = 288, Miss_rate = 0.524, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 592, Miss = 345, Miss_rate = 0.583, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 288, Miss_rate = 0.600, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 352, Miss = 256, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 28854
L2_total_cache_misses = 17977
L2_total_cache_miss_rate = 0.6230
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 55
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 10752
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 896
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 2688
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14406
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 112
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 14336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=28854
icnt_total_pkts_simt_to_mem=28854
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 28854
Req_Network_cycles = 3138580
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.3046
Req_Bank_Level_Parallism =       1.1708
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 28854
Reply_Network_cycles = 3138580
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0037
Reply_Bank_Level_Parallism =       1.3516
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 55 min, 43 sec (10543 sec)
gpgpu_simulation_rate = 40088 (inst/sec)
gpgpu_simulation_rate = 297 (cycle/sec)
gpgpu_silicon_slowdown = 3811447x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
Destroy streams for kernel 8: size 0
kernel_name = _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
kernel_launch_uid = 8 
gpu_sim_cycle = 448325
gpu_sim_insn = 60378476
gpu_ipc =     134.6757
gpu_tot_sim_cycle = 3586905
gpu_tot_sim_insn = 483027232
gpu_tot_ipc =     134.6641
gpu_tot_issued_cta = 32
gpu_occupancy = 12.4941% 
gpu_tot_occupancy = 12.4941% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0092
partiton_level_parallism_total  =       0.0092
partiton_level_parallism_util =       1.2266
partiton_level_parallism_util_total  =       1.1775
L2_BW  =       0.3329 GB/Sec
L2_BW_total  =       0.3330 GB/Sec
gpu_total_sim_rate=39778

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 17922, Miss = 1026, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 17924, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 17926, Miss = 1032, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 17922, Miss = 1030, Miss_rate = 0.057, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 573522
	L1D_total_cache_misses = 32972
	L1D_total_cache_miss_rate = 0.0575
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.001
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 540550
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8270
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 16384
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 557074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 64
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 16384

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
94062, 94033, 94033, 94033, 94033, 94033, 94033, 94033, 
gpgpu_n_tot_thrd_icount = 795556288
gpgpu_n_tot_w_icount = 24861134
gpgpu_n_stall_shd_mem = 306194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 16384
gpgpu_n_mem_read_global = 16462
gpgpu_n_mem_write_global = 128
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8421376
gpgpu_n_store_insn = 131200
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 393216
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 306194
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6314081	W0_Idle:109896	W0_Scoreboard:25702995	W1:928	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:12582912	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11489536
single_issue_nums: WS0:6019040	WS1:6018112	WS2:6018112	WS3:6018112	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 131696 {8:16462,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3072 {8:64,40:64,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 655360 {40:16384,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 658480 {40:16462,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1024 {8:128,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 131072 {8:16384,}
maxmflatency = 1027 
max_icnt2mem_latency = 599 
maxmrqlatency = 51 
max_icnt2sh_latency = 4 
averagemflatency = 441 
avg_icnt2mem_latency = 158 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 2 
mrq_lat_table:1954 	915 	2329 	4646 	5669 	923 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16590 	1160 	15216 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	64 	0 	0 	16614 	472 	920 	2921 	10759 	1224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	32962 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      6341      5926      6341      5926      6341      5926      6341      5926         0         0         0         0         0         0         0         0 
dram[1]:      6326      5912      6326      5912      6326      5912      6326      5912         0         0         0         0         0         0         0         0 
dram[2]:    434106      5899      6313      5899      6313      5899      6313      5899         0         0         0         0         0         0         0         0 
dram[3]:      6301      5887      6301      5887      6301      5887      6301      5887         0         0         0         0         0         0         0         0 
dram[4]:      6289      5874      6289      5874      6289      5874      6289      5874         0         0         0         0         0         0         0         0 
dram[5]:      6274      5860      6274      5860      6274      5860      6274      5860         0         0         0         0         0         0         0         0 
dram[6]:      6261      5847      6261      5847      6261      5847      6261      5847         0         0         0         0         0         0         0         0 
dram[7]:      6249      5835      6249      5835      6249      5835      6249      5835         0         0         0         0         0         0         0         0 
dram[8]:      5614      6028      5614      6028      5614      6028      5614      6028         0         0         0         0         0         0         0         0 
dram[9]:      5602      6016      5602      6016      5602      6016      5602      6016         0         0         0         0         0         0         0         0 
dram[10]:      5589      6004      5589      6004      5589      6004      5589      6004         0         0         0         0         0         0         0         0 
dram[11]:      5575      5989      5575      5989      5575      5989      5575      5989         0         0         0         0         0         0         0         0 
dram[12]:      5562      5976      5562      5976      5562      5976      5562      5976         0         0         0         0         0         0         0         0 
dram[13]:      5550      5964      5550      5964      5550      5964      5550      5964         0         0         0         0         0         0         0         0 
dram[14]:      5538      5952      5538      5952      5538      5952      5538      5952         0         0         0         0         0         0         0         0 
dram[15]:      5523      5938      5523      5938      5523      5938      5523      5938         0         0         0         0         0         0         0         0 
dram[16]:      5823      6237      5823      6237      5823      6237      5823      6237         0         0         0         0         0         0         0         0 
dram[17]:      5808      6223      5808      6223      5808      6223      5808      6223         0         0         0         0         0         0         0         0 
dram[18]:      5795      6209      5795      6209      5795      6209      5795      6209         0         0         0         0         0         0         0         0 
dram[19]:      5783      6196      5783      6196      5783      6196      5783      6196         0         0         0         0         0         0         0         0 
dram[20]:      5771      6184      5771      6184      5771      6184      5771      6184         0         0         0         0         0         0         0         0 
dram[21]:      5756      6171      5756      6171      5756      6171      5756      6171         0         0         0         0         0         0         0         0 
dram[22]:      5743      6157      5743      6157      5743      6157      5743      6157         0         0         0         0         0         0         0         0 
dram[23]:      5731      6144      5731      6144      5731      6144      5731      6144         0         0         0         0         0         0         0         0 
dram[24]:      5719      6132      5719      6132      5719      6132      5719      6132         0         0         0         0         0         0         0         0 
dram[25]:      5704      6120      5704      6120      5704      6120      5704      6120         0         0         0         0         0         0         0         0 
dram[26]:      5691      6105      5691      6105      5691      6105      5691      6105         0         0         0         0         0         0         0         0 
dram[27]:      5679      6092      5679      6092      5679      6092      5679      6092         0         0         0         0         0         0         0         0 
dram[28]:      5667      6080      5667      6080      5667      6080      5667      6080         0         0         0         0         0         0         0         0 
dram[29]:      5653      6068      5653      6068      5653      6068      5653      6068         0         0         0         0         0         0         0         0 
dram[30]:      5639      6053      5639      6053      5639      6053      5639      6053         0         0         0         0         0         0         0         0 
dram[31]:      5626      6040      5626      6040      5626      6040      5626      6040         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 29.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 16436/259 = 63.459461
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[1]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[2]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[3]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[4]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[5]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[6]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[7]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[8]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[9]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[10]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[11]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[12]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[13]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[14]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[15]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[16]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[17]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[18]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[19]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[20]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[21]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[22]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[23]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[24]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[25]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[26]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[27]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[28]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[29]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[30]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
dram[31]:        64        64        64        64        64        64        64        64         0         0         0         0         0         0         0         0 
total dram reads = 16384
min_bank_accesses = 0!
chip skew: 512/512 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        52         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 52
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1083       713      1043       900       856       713      1043       900    none      none      none      none      none      none      none      none  
dram[1]:        846       703      1034       890       847       703      1034       890    none      none      none      none      none      none      none      none  
dram[2]:        660       694      1023       881       836       694      1023       881    none      none      none      none      none      none      none      none  
dram[3]:        827       685      1015       872       828       685      1015       872    none      none      none      none      none      none      none      none  
dram[4]:        819       677      1007       864       820       677      1007       864    none      none      none      none      none      none      none      none  
dram[5]:        809       668       997       855       810       668       997       855    none      none      none      none      none      none      none      none  
dram[6]:        799       658       987       845       800       658       987       845    none      none      none      none      none      none      none      none  
dram[7]:        791       649       979       836       792       649       979       836    none      none      none      none      none      none      none      none  
dram[8]:        605       748       792       935       605       748       792       935    none      none      none      none      none      none      none      none  
dram[9]:        596       739       783       926       596       739       783       926    none      none      none      none      none      none      none      none  
dram[10]:        588       731       775       918       588       731       775       918    none      none      none      none      none      none      none      none  
dram[11]:        579       722       766       909       579       722       766       909    none      none      none      none      none      none      none      none  
dram[12]:        569       712       756       899       569       712       756       899    none      none      none      none      none      none      none      none  
dram[13]:        560       703       747       890       560       703       747       890    none      none      none      none      none      none      none      none  
dram[14]:        552       695       739       882       552       695       739       882    none      none      none      none      none      none      none      none  
dram[15]:        543       685       730       872       543       685       730       872    none      none      none      none      none      none      none      none  
dram[16]:        677       819       864      1006       677       819       864      1006    none      none      none      none      none      none      none      none  
dram[17]:        667       810       854       997       667       810       854       997    none      none      none      none      none      none      none      none  
dram[18]:        657       800       844       987       657       800       844       987    none      none      none      none      none      none      none      none  
dram[19]:        649       791       836       978       649       791       836       978    none      none      none      none      none      none      none      none  
dram[20]:        641       783       828       970       641       783       828       970    none      none      none      none      none      none      none      none  
dram[21]:        631       774       818       961       631       774       818       961    none      none      none      none      none      none      none      none  
dram[22]:        621       765       808       952       621       765       808       952    none      none      none      none      none      none      none      none  
dram[23]:        613       755       800       942       613       755       800       942    none      none      none      none      none      none      none      none  
dram[24]:        641       783       828       970       641       783       828       970    none      none      none      none      none      none      none      none  
dram[25]:        631       775       818       962       631       775       818       962    none      none      none      none      none      none      none      none  
dram[26]:        621       766       808       953       621       766       808       953    none      none      none      none      none      none      none      none  
dram[27]:        613       756       800       943       613       756       800       943    none      none      none      none      none      none      none      none  
dram[28]:        604       747       791       934       604       747       791       934    none      none      none      none      none      none      none      none  
dram[29]:        595       739       782       926       595       739       782       926    none      none      none      none      none      none      none      none  
dram[30]:        585       730       772       917       585       730       772       917    none      none      none      none      none      none      none      none  
dram[31]:        576       720       763       907       576       720       763       907    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1027       740      1027       740      1027       740      1027       740       187       187         0         0       187       187         0         0
dram[1]:       1017       730      1017       730      1017       730      1017       730       187       187         0         0       187       187         0         0
dram[2]:       1023       721      1007       721      1007       721      1007       721       187       187         0         0       187       187         0         0
dram[3]:        999       713       999       713       999       713       999       713       187       187         0         0       187       187         0         0
dram[4]:        991       704       991       704       991       704       991       704       187       187         0         0       187       187         0         0
dram[5]:        981       695       981       695       981       695       981       695       187       187         0         0       187       187         0         0
dram[6]:        971       685       971       685       971       685       971       685       187       187         0         0       187       187         0         0
dram[7]:        963       677       963       677       963       677       963       677       187       187         0         0       187       187         0         0
dram[8]:        736       810       736       810       736       810       736       810       187       187         0         0       187       187         0         0
dram[9]:        727       802       727       802       727       802       727       802       187       187         0         0       187       187         0         0
dram[10]:        719       794       719       794       719       794       719       794       187       187         0         0       187       187         0         0
dram[11]:        711       784       711       784       711       784       711       784       187       187         0         0       187       187         0         0
dram[12]:        700       774       700       774       700       774       700       774       187       187         0         0       187       187         0         0
dram[13]:        691       766       691       766       691       766       691       766       187       187         0         0       187       187         0         0
dram[14]:        683       758       683       758       683       758       683       758       187       187         0         0       187       187         0         0
dram[15]:        675       748       675       748       675       748       675       748       187       187         0         0       187       187         0         0
dram[16]:        734       955       734       955       734       955       734       955       187       187         0         0       187       187         0         0
dram[17]:        726       945       726       945       726       945       726       945       187       187         0         0       187       187         0         0
dram[18]:        716       935       716       935       716       935       716       935       187       187         0         0       187       187         0         0
dram[19]:        706       926       706       926       706       926       706       926       187       187         0         0       187       187         0         0
dram[20]:        698       918       698       918       698       918       698       918       187       187         0         0       187       187         0         0
dram[21]:        690       909       690       909       690       909       690       909       187       187         0         0       187       187         0         0
dram[22]:        680       899       680       899       680       899       680       899       187       187         0         0       187       187         0         0
dram[23]:        670       890       670       890       670       890       670       890       187       187         0         0       187       187         0         0
dram[24]:        734       882       734       882       734       882       734       882       187       187         0         0       187       187         0         0
dram[25]:        726       874       726       874       726       874       726       874       187       187         0         0       187       187         0         0
dram[26]:        716       864       716       864       716       864       716       864       187       187         0         0       187       187         0         0
dram[27]:        706       854       706       854       706       854       706       854       187       187         0         0       187       187         0         0
dram[28]:        697       846       697       846       697       846       697       846       187       187         0         0       187       187         0         0
dram[29]:        689       838       689       838       689       838       689       838       187       187         0         0       187       187         0         0
dram[30]:        680       828       680       828       680       828       680       828       187       187         0         0       187       187         0         0
dram[31]:        671       818       671       818       671       818       671       818       187       187         0         0       187       187         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178217
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693276i bk2: 64a 2693277i bk3: 64a 2693276i bk4: 64a 2693277i bk5: 64a 2693276i bk6: 64a 2693277i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017391
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 3587478 -   mf: uid=13035641, sid4294967295:w4294967295, part=2, addr=0x4000200, store, size=32, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (3586878), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692770 n_act=11 n_pre=3 n_ref_event=0 n_req=564 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=52 bw_util=0.0002094
n_activity=1900 dram_eff=0.2968
bk0: 64a 2693212i bk1: 64a 2693276i bk2: 64a 2693278i bk3: 64a 2693276i bk4: 64a 2693278i bk5: 64a 2693276i bk6: 64a 2693278i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980496
Row_Buffer_Locality_read = 0.982422
Row_Buffer_Locality_write = 0.961538
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.059079
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000209 
total_CMD = 2693348 
util_bw = 564 
Wasted_Col = 598 
Wasted_Row = 36 
Idle = 2692150 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692770 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 52 
n_act = 11 
n_pre = 3 
n_ref = 0 
n_req = 564 
total_req = 564 

Dual Bus Interface Util: 
issued_total_row = 14 
issued_total_col = 564 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000209 
Either_Row_CoL_Bus_Util = 0.000215 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.00183266
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178217
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693276i bk2: 64a 2693277i bk3: 64a 2693276i bk4: 64a 2693277i bk5: 64a 2693276i bk6: 64a 2693277i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017391
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693278i bk1: 64a 2693278i bk2: 64a 2693278i bk3: 64a 2693278i bk4: 64a 2693278i bk5: 64a 2693278i bk6: 64a 2693278i bk7: 64a 2693278i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2692276 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161583
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001699
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693278i bk2: 64a 2693276i bk3: 64a 2693278i bk4: 64a 2693276i bk5: 64a 2693278i bk6: 64a 2693276i bk7: 64a 2693278i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001699
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174058
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178217
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693277i bk2: 64a 2693277i bk3: 64a 2693277i bk4: 64a 2693277i bk5: 64a 2693277i bk6: 64a 2693277i bk7: 64a 2693277i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169603
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693278i bk1: 64a 2693278i bk2: 64a 2693278i bk3: 64a 2693278i bk4: 64a 2693278i bk5: 64a 2693278i bk6: 64a 2693278i bk7: 64a 2693278i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 560 
Wasted_Row = 0 
Idle = 2692276 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001616 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00161583
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001699
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177029
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693276i bk2: 64a 2693277i bk3: 64a 2693276i bk4: 64a 2693277i bk5: 64a 2693276i bk6: 64a 2693277i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00171237
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00177029
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693276i bk2: 64a 2693277i bk3: 64a 2693276i bk4: 64a 2693277i bk5: 64a 2693276i bk6: 64a 2693277i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001703 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00170346
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693278i bk1: 64a 2693276i bk2: 64a 2693278i bk3: 64a 2693276i bk4: 64a 2693278i bk5: 64a 2693276i bk6: 64a 2693278i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00169306
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174058
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00178217
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693276i bk2: 64a 2693277i bk3: 64a 2693276i bk4: 64a 2693277i bk5: 64a 2693276i bk6: 64a 2693277i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017391
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693278i bk1: 64a 2693276i bk2: 64a 2693278i bk3: 64a 2693276i bk4: 64a 2693278i bk5: 64a 2693276i bk6: 64a 2693278i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001699
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693278i bk2: 64a 2693276i bk3: 64a 2693278i bk4: 64a 2693276i bk5: 64a 2693278i bk6: 64a 2693276i bk7: 64a 2693278i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001699
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00174058
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693277i bk1: 64a 2693276i bk2: 64a 2693277i bk3: 64a 2693276i bk4: 64a 2693277i bk5: 64a 2693276i bk6: 64a 2693277i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017391
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693278i bk1: 64a 2693277i bk2: 64a 2693278i bk3: 64a 2693277i bk4: 64a 2693278i bk5: 64a 2693277i bk6: 64a 2693278i bk7: 64a 2693277i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 564 
Wasted_Row = 0 
Idle = 2692272 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 468 
rwq = 0 
CCDLc_limit_alone = 468 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00165593
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693278i bk2: 64a 2693276i bk3: 64a 2693278i bk4: 64a 2693276i bk5: 64a 2693278i bk6: 64a 2693276i bk7: 64a 2693278i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00166633
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00173761
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693276i bk2: 64a 2693276i bk3: 64a 2693276i bk4: 64a 2693276i bk5: 64a 2693276i bk6: 64a 2693276i bk7: 64a 2693276i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 576 
Wasted_Row = 0 
Idle = 2692260 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 480 
rwq = 0 
CCDLc_limit_alone = 480 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.00175544
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693277i bk2: 64a 2693276i bk3: 64a 2693277i bk4: 64a 2693276i bk5: 64a 2693277i bk6: 64a 2693276i bk7: 64a 2693277i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 572 
Wasted_Row = 0 
Idle = 2692264 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 476 
rwq = 0 
CCDLc_limit_alone = 476 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001739 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0017391
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2693348 n_nop=2692828 n_act=8 n_pre=0 n_ref_event=0 n_req=512 n_rd=512 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001901
n_activity=1472 dram_eff=0.3478
bk0: 64a 2693276i bk1: 64a 2693278i bk2: 64a 2693276i bk3: 64a 2693278i bk4: 64a 2693276i bk5: 64a 2693278i bk6: 64a 2693276i bk7: 64a 2693278i bk8: 0a 2693348i bk9: 0a 2693348i bk10: 0a 2693348i bk11: 0a 2693348i bk12: 0a 2693348i bk13: 0a 2693348i bk14: 0a 2693348i bk15: 0a 2693348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000190 
total_CMD = 2693348 
util_bw = 512 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 2692268 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2693348 
n_nop = 2692828 
Read = 512 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 0 
n_ref = 0 
n_req = 512 
total_req = 512 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 512 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000190 
Either_Row_CoL_Bus_Util = 0.000193 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.001699

========= L2 cache stats =========
L2_cache_bank[0]: Access = 590, Miss = 320, Miss_rate = 0.542, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 640, Miss = 385, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 512, Miss = 320, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 32974
L2_total_cache_misses = 20545
L2_total_cache_miss_rate = 0.6231
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 12288
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 63
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 12288
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 1024
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 3072
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 16462
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 128
	L2_cache_stats_breakdown[LOCAL_ACC_W][TOTAL_ACCESS] = 16384
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=32974
icnt_total_pkts_simt_to_mem=32974
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 32974
Req_Network_cycles = 3586905
Req_Network_injected_packets_per_cycle =       0.0092 
Req_Network_conflicts_per_cycle =       0.0102
Req_Network_conflicts_per_cycle_util =       1.3121
Req_Bank_Level_Parallism =       1.1775
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0156
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 32974
Reply_Network_cycles = 3586905
Reply_Network_injected_packets_per_cycle =        0.0092
Reply_Network_conflicts_per_cycle =        0.0000
Reply_Network_conflicts_per_cycle_util =       0.0033
Reply_Bank_Level_Parallism =       1.3604
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 22 min, 23 sec (12143 sec)
gpgpu_simulation_rate = 39778 (inst/sec)
gpgpu_simulation_rate = 295 (cycle/sec)
gpgpu_silicon_slowdown = 3837288x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87dc..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffd785b87c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffd785b87d8..

GPGPU-Sim PTX: cudaLaunch for 0x0x4123e6 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z25ethash_calculate_dag_itemjP8hash64_tmS0_j 
GPGPU-Sim PTX: pushing kernel '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z25ethash_calculate_dag_itemjP8hash64_tmS0_j'
