// Seed: 4275321295
module module_0 (
    output id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output id_4
);
  always @(negedge id_2) begin
    id_0 <= 1;
  end
  logic id_5;
  type_8(
      id_2[1], 1 | "", 1, 1
  );
endmodule
