export PATH=F:/vivado/Vitis_HLS/2020.2/tps/win64/msys64/usr/bin;F:/vivado/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin;F:/vivado/Vitis_HLS/2020.2/bin;F:/vivado/Vitis_HLS/2020.2/win64/bin;F:/vivado/Vitis_HLS/2020.2/win64/tools/bin;F:/vivado/Vitis_HLS/2020.2/tps/win64/jre11.0.2/bin;F:/vivado/Vivado/2020.2\gnuwin\bin;F:/vivado/Vivado/2020.2\gnu\microblaze\nt\bin;F:/vivado/Vitis_HLS/2020.2/bin;F:/vivado/Vitis_HLS/2020.2/lib/win64.o;F:/vivado/Vitis_HLS/2020.2/tps/win64/jre11.0.2/bin/server;F:/vivado/Vitis_HLS/2020.2/tps/win64/jre11.0.2/bin;F:\vivado\Vitis_HLS\2020.2\bin\..\tps\win64\msys64\mingw64\bin;F:\vivado\Vitis_HLS\2020.2\bin\..\tps\win64\msys64\usr\bin;F:/vivado/Vitis_HLS/2020.2/tps/win64/msys64/usr/bin;F:/vivado/Vitis_HLS/2020.2/tps/win64/msys64/mingw64/bin;F:/vivado/Vitis_HLS/2020.2/win64/bin;F:/vivado/Vitis_HLS/2020.2/win64/tools/bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v11.2\bin;C:\Program Files\NVIDIA GPU Computing Toolkit\CUDA\v11.2\libnvvp;F:\VMware16.2\bin\;F:\Python\Python3.7.8\Scripts\;F:\Python\Python3.7.8\;F:\anaconda;F:\anaconda\Library\mingw-w64\bin;F:\anaconda\Library\usr\bin;F:\anaconda\Library\bin;F:\anaconda\Scripts;C:\Windows\system32;C:\Windows;C:\Windows\System32\Wbem;C:\Windows\System32\WindowsPowerShell\v1.0\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\WINDOWS\System32\OpenSSH\;C:\Program Files\NVIDIA Corporation\NVIDIA NvDLISR;F:\mingx\mingw64\bin;F:\Matlab 2021b\Matlab 2021b\runtime\win64;F:\Matlab 2021b\Matlab 2021b\bin;F:\intelFPGA18.1\modelsim_ase\win32aloem;C:\Program Files\NVIDIA Corporation\Nsight Compute 2020.3.0\;C:\Users\SunZifeng\AppData\Local\Microsoft\WindowsApps;C:\Users\SunZifeng\AppData\Local\Programs\Microsoft VS Code\bin;;F:/vivado/Vivado/2020.2/bin;F:/vivado/Vitis_HLS/2020.2\tps\mingw\6.2.0\win64.o\nt\bin;F:/vivado/Vitis_HLS/2020.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0;F:/vivado/Vitis_HLS/2020.2/win64/tools/fpo_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/fft_v9_1;F:/vivado/Vitis_HLS/2020.2/win64/tools/fir_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/dds_v6_0;F:/vivado/Vitis_HLS/2020.2/win64/lib/csim;F:/vivado/Vitis_HLS/2020.2/win64/tools/fpo_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/fft_v9_1;F:/vivado/Vitis_HLS/2020.2/win64/tools/fir_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/dds_v6_0;F:/vivado/Vitis_HLS/2020.2/win64/lib/csim
export LD_LIBRARY_PATH=F:/vivado/Vitis_HLS/2020.2/win64/tools/gdb_v7_2;F:/vivado/Vitis_HLS/2020.2/tps/win64/dot-2.28/lib;F:/vivado/Vitis_HLS/2020.2/win64/bin;F:/vivado/Vitis_HLS/2020.2/win64/tools/gdb_v7_2;F:/vivado/Vitis_HLS/2020.2/tps/win64/dot-2.28/lib;F:/vivado/Vitis_HLS/2020.2/win64/bin;F:/vivado/Vitis_HLS/2020.2/win64/tools/gdb_v7_2;F:/vivado/Vitis_HLS/2020.2/tps/win64/dot-2.28/lib;F:/vivado/Vitis_HLS/2020.2/win64/bin;F:/vivado/Vitis_HLS/2020.2/win64/tools/fpo_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/fft_v9_1;F:/vivado/Vitis_HLS/2020.2/win64/tools/fir_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/dds_v6_0;F:/vivado/Vitis_HLS/2020.2/win64/lib/csim;F:/vivado/Vitis_HLS/2020.2/win64/tools/fpo_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/fft_v9_1;F:/vivado/Vitis_HLS/2020.2/win64/tools/fir_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/dds_v6_0;F:/vivado/Vitis_HLS/2020.2/win64/lib/csim;F:/vivado/Vitis_HLS/2020.2/win64/tools/fpo_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/fft_v9_1;F:/vivado/Vitis_HLS/2020.2/win64/tools/fir_v7_0;F:/vivado/Vitis_HLS/2020.2/win64/tools/dds_v6_0;F:/vivado/Vitis_HLS/2020.2/win64/lib/csim
export HDI_APPROOT=F:/vivado/Vitis_HLS/2020.2
export XILINX_OPENCL_CLANG=F:/vivado/Vitis_HLS/2020.2/win64/tools/clang
export RDI_PLATFORM=win64
bugpoint -mlimit=32000  --load libhls_support.so  --load libhls_bugpoint.so  -hls -strip  -function-uniquify -auto-function-inline -globaldce  -ptrArgReplace -mem2reg -dce  -reset-lda  -loop-simplify -indvars -aggr-aa -licm -loop-dep  -loop-bound -licm -loop-simplify -flattenloopnest  -array-flatten -gvn -instcombine -dce  -array-map -dce -func-legal  -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify   -array-burst -promote-global-argument -dce  -array-seg-normalize  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm  -inst-simplify -dce  -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine  -dce   -deadargelim -doublePtrSimplify  -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer  -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg  -instcombine  -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr  -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound  -loop-simplify -loop-preproc  -constprop -global-constprop -gvn -mem2reg -instcombine -dce  -loop-bound  -loop-merge -dce    -bitwidthmin2 -bitwidthmin2  -deadargelim -dce  -canonicalize-dataflow -dce  -scalar-propagation -deadargelim -globaldce -mem2reg  -read-loop-dep  -interface-preproc -directive-preproc -interface-gen  -bram-byte-enable  -deadargelim -inst-simplify -dce  -gvn -mem2reg -instcombine -dce -adse  -loop-bound  -instcombine -cfgopt -simplifycfg -loop-simplify  -clean-region -io-protocol  -find-region -mem2reg  -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim  -loop-simplify -phi-opt -bitop-raise  -cfgopt -simplifycfg -strip-dead-prototypes  -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline  -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa  -inst-simplify -simplifycfg   -loop-simplify  -mergereturn -inst-simplify -inst-rectify  -dce -load-elim -bitop-lower -float-op-raise  -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce  -dyn-mem-reuse -dce  -check-stream -norm-name -legalize  -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm  E:/FPGA_project/xilinx/Project/fir_hls/fir_hls_prj/solution1/.autopilot/db/a.o.2.bc
llvm-dis bugpoint-reduced-simplified.bc 
