<!DOCTYPE html>
<html lang="en">
  
<!-- Mirrored from www.allindianpatents.com/patents/197112-an-intermittent-tdma-time-division-multiple-access-signal-receiving-apparatus by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 08:10:54 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=utf-8" /><!-- /Added by HTTrack -->
<head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=Edge,chrome=1">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Indian Patents. 197112:&quot;AN INTERMITTENT TDMA (TIME DIVISION MULTIPLE ACCESS) SIGNAL RECEIVING APPARATUS&quot;</title>
    <meta content="authenticity_token" name="csrf-param" />
<meta content="cYcP52B8zyTWKbLwby2YPh9z/gvY/RLjWOwY4YXkiXg=" name="csrf-token" />

    <!-- Le HTML5 shim, for IE6-8 support of HTML elements -->
    <!--[if lt IE 9]>
      <script src="//cdnjs.cloudflare.com/ajax/libs/html5shiv/3.6.1/html5shiv.js" type="text/javascript"></script>
    <![endif]-->

    <link href="../assets/application-e80cf34975c5b1730c80b2f7170e7d26.css" media="all" rel="stylesheet" type="text/css" />

  </head>
  <body>

    <div class="navbar navbar-fluid-top">
      <div class="navbar-inner">
        <div class="container-fluid">
          <a class="btn btn-navbar" data-target=".nav-collapse" data-toggle="collapse">
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
            <span class="icon-bar"></span>
          </a>
          <a class="brand" href="../index.html">Indian Patents</a>
          <div class="container-fluid nav-collapse">
            <ul class="nav">
              <li><a href="../recently-granted.html">Recently Granted Patents</a></li>
              <li><a href="../recently-published.html">Recently Published Patents</a></li>
            </ul>
            <form id="gform" class="navbar-search pull-right" action="https://www.google.com/search" method="get" target="_blank" onsubmit="document.getElementById('gform').q.value='site:http://www.allindianpatents.com '+document.getElementById('gform').q.value">
                <input type="text" name="q" id="q" class="search-query" placeholder="Search" onclick="this.value=''" autocomplete="off">
            </form>
          </div><!--/.nav-collapse -->
        </div>
      </div>
    </div>

    <div class="container-fluid">
      <div class="row-fluid">
        <div class="span12">

          <style>
          .allindianpatents-top { width: 320px; height: 50px; }
          @media(min-width: 500px) { .allindianpatents-top { width: 468px; height: 60px; } }
          @media(min-width: 800px) { .allindianpatents-top { width: 728px; height: 90px; } }
          </style>
          <center>
          </center>
          
          <div class="row-fluid">
	<div class="span8">

		<table class="table">
			<tr>
				<th>Title of Invention</th>
				<td><h1 style="font-size:large;">&quot;AN INTERMITTENT TDMA (TIME DIVISION MULTIPLE ACCESS) SIGNAL RECEIVING APPARATUS&quot;</h1></td>
			</tr>
			<tr>
				<th>Abstract</th>
				<td>A receiving apparatus with intermittent receiving for receiving a TDMA SIG is disclosed. The receiving apparatus receives a FRQ reference SIG to control a voltage controlled OSC for generating a system clock and receives a TDMA synchronizing SIG to control the phase of a TDMA timing SIG to establish the reference FRQ synchronizing and the TDMA synchronizing. To save a power consumption in the sleep interval during the intermittent receiving, it is stopped to supply a supply power to a d/a converter supplied with the FRQ control data to supply a FRQ control voltage to the voltage controlled OSC. Just before an intermittent receiving interval, that is, the end of the sleep mode, the supply power to the d/a converter is supplied and the TDMA timing is compensated by calculation from the sleeping interval and the FRQ of the self -oscillation of the voltage controlled OSC. The TDMA timing may be not compensated but receives the TDMA synchronizing SIG to control the TDMA synchronizing if the phase difference in the TDMA timing is within the range of the correlator. The FRQ reference SIG may be received to compensate the FRQ and phase of the system clock and the TDMA synchronizing timing may be compensated by calculation from the sleeping interval and the FRQ of the self-oscillation of the voltage controlled OSC.</td>
			</tr>
		</table>

					<style>
					.allindianpatents-post-abstract { width: 320px; height: 50px; }
					@media(min-width: 880px) { .allindianpatents-post-abstract { width: 468px; height: 60px; } }
					@media(min-width: 1267px) { .allindianpatents-post-abstract { width: 728px; height: 90px; } }
					</style>
					<center>
					<script async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
					<!-- AllIndianPatents-post-abstract -->
					<ins class="adsbygoogle allindianpatents-post-abstract"
					     style="display:inline-block"
					     data-ad-client="ca-pub-7914358224572760"
					     data-ad-slot="9152759240"></ins>
					<script>
					(adsbygoogle = window.adsbygoogle || []).push({});
					</script>					
					</center>

		<table class="table">
			<tr>
				<th>Full Text</th>
				<td>The present invention relates  to an  intermittent TDMA  (Time Division Multiple Access) signal receiving apparatus.<br>
1.	Field of the Invention<br>
This invention relates to a TDMA communication apparatus with intermittent receiving, particularly to a receiving apparatus with intermittent receiving.<br>
2.	Description of the Prior Art<br>
A receiving apparatus for receiving a TDMA (Time Division Multiple Access) communication signal and for receiving a reception control channel to perform intermittent receiving operation to save a power consumption during the standby condition is known.  In such a prior art receiving apparatus, it is necessary to keep TDMA synchronizing to receive the reception control channel, so that there was a limitation in saving power in the clock circuit.<br>
SUMMARY OF THE INVENTION<br>
The aim of the present invention is to provide a superior receiving apparatus with intermittent receiving.<br>
According to the present invention there is provided a first receiving apparatus with intermittent receiving includes a receiving circuit responsive to a system clock signal for receiving a TDMA radio wave signal including frequency reference signal, a TDMA synchronizing signal, a<br>
broadcast signal, a reception control signal, and a communication signal; an equalizing circuit responsive to the system clock signal for equalizing the TDMA radio wave signal and outputting an equalized signal; a frequency detection circuit responsive to the equalized signal for detecting a frequency and a phase of the frequency reference signal in the equalized signal; a correlation detection circuit responsive to the equalized signal for detecting a correlation between the TDMA synchronizing signal in the equalized signal and a predetermined data pattern representing TDMA timing; a clock generation circuit including supply power control circuit, a d/a converter supplied with a supply power through the power supply control circuit and a voltage controlled oscillator for generating the system clock signal of which frequency and phase are controlled in accordance with frequency control data when the d/a converter supplied with the supply power and generating the system clock signal at a predetermined self-oscillation frequency when the d/a converter is not supplied with the supply power; a TDMA timing signal generation circuit for generating a TDMA timing signal in accordance with timing control data; a timer circuit for generating a timing signal; a microprocessor supplied with the system clock signal, including a memory for storing the frequency control data<br>
and data of the predetermined frequency, in a continuous receiving receiving mode, the microprocessor generating the frequency control data to control the frequency and phase of the system clock signal in accordance with the detected frequency and phase to establish a system clock synchronizing condition with the frequency reference signal, generating the timing control data in accordance with the detected correlation to establish a TDMA synchronizing condition with the TDMA synchronizing signal, in an intermittent reception mode, the microprocessor detecting data of an intermittent operation interval in the broadcast signal, storing the frequency control data, stopping supplying the supply power to the d/a converter using the supply power control circuit, setting and starting the timer circuit to generate the timing signal at a timing a predetermined period before the intermittent operation interval expires, and in response to the timing signal, the microprocessor supplying the supply power to the d/a converter using the power supply control circuit, reading the frequency data from the memory, supplying the read frequency control data to the d/a converter, calculating the timing control data from the intermittent operation interval data and data of the predetermined self-oscillation frequency to compensate the timing control data to establish the TDMA synchronizing condition again<br>
Just before the intermittent operation interval expires to receive the reception control signal and the communication signal .<br>
In the first receiving apparatus, the microprocessor controls the equalizing circuit to receive the communication signal in accordance with data in the reception control signal.<br>
According to the present invention there is also provided a second receiving apparatus includes: a receiving circuit responsive to a system clock signal for receiving a TDMA radio wave signal including frequency reference signal, a TDMA synchronizing signal, and a broadcast signal, reception control signal, and a communication signal; an equalizing circuit responsive to the system clock signal for equalizing the TDMA radio wave signal and outputting an equalized signal; a frequency detection circuit responsive to the equalized signal for detecting a frequency and a phase of the frequency reference signal in the equalized signal; a correlation detection circuit responsive to the equalized signal for detecting a correlation between the TDMA synchronizing signal in the equalized signal and a predetermined data pattern representing TDMA timing; a clock generation circuit including supply power control circuit, a d/a converter supplied with a supply power through the power supply control circuit and a voltage<br>
controlled oscillator for generating the system clock of which frequency and phase are controlled in accordance with frequency control data when the d/a converter supplied with the supply power and generating the system clock at a predetermined self-oscillation frequency when the d/a converter is not supplied with the supply power; a TDMA timing signal generation circuit for generating a TDMA timing signal in accordance with timing control data; a timer circuit for generating a timing signal at a timing in accordance with timer control signal; a microprocessor supplied with the system clock, including a memory for storing the frequency control data and data of the predetermined frequency, in a continuous reception mode, the microprocessor generating the frequency control data to control the frequency and phase of the system clock in accordance with the detected frequency and phase to establish a system clock synchronizing condition with the frequency reference signal, generating the timing control data in accordance with the detected correlation to establish a TDMA synchronizing condition with the TDMA synchronizing signal, in an intermittent reception mode, the microprocessor detecting data of an intermittent operation interval in the broadcast signal, storing the frequency control data, stopping supplying the supply power to the d/a converter using the supply power control circuit,<br>
setting and starting the timer circuit to generate the timing signal at a timing a predetermined period before the detected intermittent operation interval expires, and in response to the timing signal, supplying the supply power to the d/a converter and reading the frequency data from the memory and supplying the read frequency control data to the d/a converter, detecting the correlation using the correlation detection circuit to compensate the timing control data to establish the TDMA synchronizing condition again just before the intermittent operation interval expires to receive the reception control signal and the communication signal.<br>
According to the present invention there is further provided a third receiving apparatus including: a receiving circuit responsive to a system clock signal for receiving a TDMA radio wave signal including frequency reference signal, a TDMA synchronizing signal, and a broadcast signal, reception control signal, and a communication signal; an equalizing circuit responsive to the system clock signal for equalizing the TDMA radio wave signal and outputting an equalized signal; a frequency detection circuit responsive to the equalized signal for detecting a frequency and a phase of the frequency reference signal in the equalized signal; a correlation detection circuit responsive to the equalized signal for detecting a correlation between the<br>
TDMA synchronizing signal in the equalized signal and a predetermined data pattern representing TDMA timing; a clock generation circuit including supply power control circuit, a d/a converter supplied with a supply power through the power supply control circuit and a voltage controlled oscillator for generating the system clock of which frequency and phase are controlled in accordance with frequency control data when the d/a converter supplied with the supply power and generating the system clock at a predetermined self-oscillation frequency when the d/a converter is not supplied with the supply power;  a TDMA timing signal generation circuit for generating a TDMA timing signal in accordance with timing control data; a timer circuit for generating a timing signal at a timing in accordance with timer control signal; a microprocessor supplied with the system clock, including a memory for storing the frequency control data and data of the predetermined frequency, in a continuous reception mode, the microprocessor generating the frequency control data to control the frequency and phase of the system clock in accordance with the first detected frequency and phase to establish a system clock synchronizing condition with the frequency reference signal, generating the timing control data in accordance with the detected correlation to establish a TDMA synchronizing condition with the TDMA<br>
synchronizing signal, in an intermittent reception mode, the microprocessor detecting data of an intermittent operation interval in the broadcast signal, storing the frequency control data, stopping supplying the supply power to the d/a converter using the supply power control circuit, setting and starting the timer circuit to generate the timing signal at a timing a predetermined period before the intermittent operation interval expires, and in response to the timing signal, the microprocessor supplying the supply power to the d/a converter, reading the frequency data from the memory, supplying the read frequency control data to the d/a converter, operating the frequency detection circuit to detect a second detected frequency of the frequency reference signal, generating the frequency control data in accordance with the second detected frequency, calculating the timing control data from the data of intermittent operation interval and data of the predetermined self-oscillation frequency to compensate the timing control data to establish the TDMA synchronizing condition again Just before the detected intermittent operation interval expires to receive the reception control signal and the communication signal.<br><br>
The present invention relates to an intermittent TDMA (Time Division Multiple Access) signal receiving apparatus operating based on an intermittent operation interval, comprising:<br>
a radio wave communication circuit receiving a radio wave in response to a system, clock signal and receiving a TDMA radio wave signal including a frequency reference signal, a TDMA synchronizing signal, a broadcast signal, a reception control signal, and a communication signal;<br>
an equalizer, which is in response to the system clock signal, equalizing the TDMA radio wave signal and outputting an equalized signal of the TDMA radio wave signal;<br>
a frequency detection circuit detecting a frequency and a phase of the frequency reference signal in the equalized signal;<br>
a correlation detection circuit detecting a correlation between the TDMA synchronizing signal in the equalized signal and a predetermined data pattern representing TDMA timing;<br>
a clock generation circuit including a power supply control circuit, a D/A converter supplied with a power by the power supply control circuit, and an oscillator generating the system clock of which frequency and phase are controlled in accordance with a frequency control data when the D/A converter is supplied with the power, and also generating the system clock at a predetermined self-oscillation frequency when the D/A converter is not supplied with the power;<br>
a TDMA timing signal generation circuit generating a TDMA timing signal; and<br>
a timer generating a timing signal in response to the TDMA timing signal;<br>
characterized in that the apparatus has a control circuit adjusting an operation of the timer in order to establishing a TDMA synchronizing condition of the apparatus and controlling both of the frequency of the oscillator by controlling the D/A converter and power supply to respective circuits including both of the radio wave receiving circuit and the D/A converter.<br>
BRIEF DESCRIPTION OF THE ACCOMPANYING DRAWINGS<br>
The object and features of the present invention will become more readily apparent from the following<br>
detailed description taken in conjunction with the accompanying drawings in which:<br>
Fig. 1 is a block diagram of a receiving apparatus with intermittent receiving of a first embodiment;<br>
Fig. 2 depicts a flow chart of the first embodiment showing an operation of a microprocessor shown in Fig. 1;<br>
Fig. 3 depicts a flow chart of a receiving apparatus of a second embodiment showing its operation; and<br>
Fig. 4 depicts a flow chart of a receiving apparatus of a third embodiment showing its operation.<br>
The same or corresponding elements or parts are designated with like references throughout the drawings. DETAILED DESCRIPTION OF THE INVENTION<br>
Hereinbelow will be described a first embodiment of this invention.<br>
Fig. 1 is a block diagram of a receiving apparatus with intermittent receiving of the first embodiment.<br>
The receiving apparatus of the first embodiment includes, a radio wave receiving circuit 2 for receiving a TDMA radio wave signal including frequency reference signal, a TDMA synchronizing signal, and a broadcast signal, a reception control signal, and a communication signal in response to a reception timing signal, an equalizing circuit 3 for equalizing the TDMA radio wave signal from the radio wave communication circuit 2 and outputting the<br>
equalized TDMA radio wave signal as a reception signal (equalized signal), a frequency detection circuit 13 responsive to the equalizing circuit 3 for detecting a frequency and a phase of the frequency reference signal in the reception signal, a correlation detection circuit 14 responsive to the equalizing circuit 3 for detecting a correlation between the TDMA synchronizing signal in the reception signal and a predetermined data pattern representing TDMA timing, a supply power control circuit 9 for controlling supplying powers to the radio wave communication circuit 2 and a d/a converter 5, a system clock generation circuit 15 including the d/a converter 5 supplied with a supply power through the power supply control circuit 9 and a voltage controlled crystal oscillator 4 for generating the system clock of which frequency and phase are controlled in accordance with frequency control data 16 when the d/a converter supplied with the supply power and generating the system clock at a predetermined self-oscillation frequency when the d/a converter is not supplied with the supply power, a timing signal generation circuit 6 including a counter 16 for counting the system clock and outputting time count data 21, a TDMA timing signal generation circuit 19 for generating a TDMA timing signal 20 in accordance with TDMA timing control data and the time count data, a reception timing<br>
signal generation circuit 17 for generating the reception timing signal 11 in accordance with intermittent reception timing control data and the time count data 21, and a timer 18 for generating a timing signal in accordance with timer control data and the time count data, a memory 8 for storing the frequency control data and data of the predetermined frequency, a microprocessor 7 supplied with the system clock 10 for generating the frequency control data to control the frequency and phase of the system clock 10 in accordance with the detected frequency and phase to establish a system clock synchronizing condition with the frequency reference signal, generating the TDMA timing control data in accordance with the detected correlation to establish a TDMA synchronizing condition with the TDMA synchronizing signal, detecting data of an intermittent operation interval in the broadcast signal and generating the intermittent reception timing control data, storing the frequency control data, stopping supplying the supply power to the d/a converter and the radio wave communication circuit 2 using the supply power control circuit 9, setting and starting the timer 18 to generate the timing signal at a timing a predetermined period before the detected intermittent operation interval expires, and in response to the timing signal, supplying the supply power to the d/a converter and reading the frequency data from the memory<br>
and supplying the read frequency control data to the d/a converter, calculating the timing control data from the intermittent operation interval data and data of the predetermined self-oscillation frequency to compensate the timing control data to establish the TDMA synchronizing condition again just before the detected intermittent operation interval expires to receive the reception control signal and the communication signal.<br>
The radio wave receiving circuit 2 receives the TDMA radio wave signal.  The received radio wave signal includes the frequency reference signal in a frequency compensation control channel, the TDMA synchronizing signal in a synchronizing control channel, the broadcast signal in a broadcasting control channel, the reception control signal in a reception control channel, and a communication signal in response to an intermittent receiving timing signal and the TDMA timing signal 20.  Each channel is transmitted in a time division format.  The equalizing circuit 3 equalizes the received TDMA radio wave signal from the radio wave communication circuit 2 and outputs the reception signal. The frequency detection circuit 13 detects the frequency and the phase of the frequency reference signal in the reception signal.  The frequency reference signal is transmitted every eleven or twelve frames in the reception signal.  The correlation detection circuit 14 detects the<br>
correlation between the TDMA synchronizing signal periodically transmitted in the reception signal and a predetermined data pattern representing TDMA timing to detect a phase difference between the TDMA synchronizing signal in the reception signal and the predetermined data pattern representing TDMA timing of this intermittent receiver.  The supply power control circuit 9 controls supplying powers to the radio wave communication circuit 2 and the d/a converter 5.  The voltage controlled crystal oscillator 4 oscillates to generate the system clock at the predetermined self-oscillation frequency when the power is not supplied to the d/a converter.  When the power is supplied to the d/a converter 5, the voltage controlled crystal oscillator 4 generates the system clock 10 of which frequency and phase are controlled in accordance with frequency control data 16.<br>
In the timing signal generation circuit 6, the counter 16 counts the system clock 10 and outputs the time count data 21.  The TDMA timing signal generation circuit 19 generates the TDMA timing signal 20 in accordance with TDMA timing control data and the time count data.  The reception timing signal generation circuit 17 generates the reception timing signal 11 in accordance with intermittent reception timing control data and the time count data 21. The timer 18 generates the timing signal in accordance with<br>
control data and the time count data.<br>
The memory 8 stores the frequency control data and data of the predetermined frequency.<br>
The microprocessor 7 generates the frequency control data to control the frequency and phase of the system clock 10 in accordance with the detected frequency and phase to establish the system clock synchronizing condition with the frequency reference signal, generates the TDMA timing control data in accordance with the detected correlation to establish the TDMA synchronizing condition with the TDMA synchronizing signal.  Then, to enter the intermittent receiving mode, the microprocessor 7 detects data of intermittent operation interval in the broadcast signal in the broadcast channel and generates the intermittent reception timing control data, stores the frequency control data, stops supplying the supply power to the d/a converter and the radio wave communication circuit 2 using the supply power control circuit 9.  Then, the microprocessor 7 sets and starts the timer 18 to generate the timing signal at a timing a predetermined period before the detected intermittent operation interval expires from the reception of the broadcast signal to receive the reception control channel.  In response to the timing signal, the microprocessor 7 supplies the supply power to the d/a converter and reads the frequency data from the memory and<br>
supplies the read frequency control data to the d/a converter 5, calculates the timing control data from the data of the intermittent operation interval and data of the predetermined self-oscillation frequency to compensate the timing control data to establish the TDMA synchronizing condition again Just before the detected intermittent operation interval expires to receive the reception control signal and the communication signal.<br>
When the microprocessor receives the reception control signal, the microprocessor 7 controls the equalizing circuit 2 to receive the communication signal in accordance with data in the reception control signal.<br>
In this embodiment, this apparatus is described as a receiving apparatus.  However, it is also possible to transmit data 31 inputted to the microprocessor through the radio wave communication circuit 2 and the antenna 1 in the transmission interval of the TDMA operation.<br>
Fig. 2 depicts a flow chart of the first embodiment showing the operation of the microprocessor 7.<br>
In step s1, the microprocessor 7 turns on the supply powers Vda and Vrw using the supply power control circuit 9. The microprocessor 7 initializes respect portions of the receiving apparatus in step s2.  The microprocessor 7 receives the detected frequency of the reference frequency signal indicating the frequency reference signal of the base station from the frequency detection circuit 13 in step s3.<br>
The microprocessor 7 supplies the frequency control data to the d/a converter 5 to control the voltage controlled crystal oscillator 4 to synchronize the system clock 10 from the voltage controlled crystal oscillator 4 with the received frequency reference signal in step s4.<br>
The microprocessor 7 receives phase difference from the TDMA phase detector 14 in step s5 and generates the TDMA timing control data in accordance with the detected correlation to establish the TDMA synchronizing condition with the TDMA synchronizing signal and resets the counter 16 and supplies the TDMA timing control data to the TDMA timing signal generation circuit 19 to establish the TDMA synchronizing condition in step s6.<br>
In the following step s7, the microprocessor 7 receives the broadcast control channel from the reception signal from the equalizer 3 to receive data of the next intermittent receiving timing and determines the sleeping interval and the intermittent receiving timing following the sleeping interval from the data of the next intermittent receiving timing in step s7.<br>
To enter the sleep condition the microprocessor 7 stores the frequency control data in the memory 8 and stops supplying the supply powers Vda and Vrw to the d/a<br>
converter 5 and the radio wave communication circuit 2 in step s8.  Then, the microprocessor 7 sets and starts the timer 18 to generates the timing signal which should be generated at the end of the sleep interval in step s9. Moreover, the microprocessor 7 sets and starts the reception timing signal generation circuit 17 to generate the intermittent receiving timing signal 11 in step s9.  In step s10, the intermittent receiving apparatus is in the sleep condition (mode), that is, the supply powers Vda and Vrw to the d/a converter 5 and the radio wave communication circuit 2 and the frequency of the system clock 10 moves to the self-oscillating frequency.  The memory 8 also stores the data of the self-oscillating frequency in advance.<br>
The microprocessor 7 checks the timing signal from the timer 18 repeatedly in step sll and in response to the timing signal, that is, the sleeping interval has expired, the microprocessor 7 supplies the supply power to the d/a converter 5 and the radio wave communication circuit 2 to enter an arouse condition to prepare to receive the reception control channel to provide the intermittent receiving operation in step s12.<br>
The microprocessor 7 calculates the TDMA timing control data to compensate the phase of the TDMA timing signal 20 from the sleep interval and the data of the self-oscillating frequency in step s13 because the phase of<br>
the TDMA timing signal 20 is shifted due to stopping the supply power Vda in the sleeping mode and supplies the TDMA timing control data to the TDMA timing signal generator 19 to compensate the TDMA timing signal.  Then, in response to the intermittent receiving timing signal 11 and the TDMA timing signal 20 the microprocessor 7 receives the reception control signal in the reception control channel to communicate with the base station in step s14.  In the following step s15, if the mode is in the intermittent receiving mode, the processing returns to step s8.  The timing control data is repeatedly used in step s9 or if the reception control signal received in step s14 includes a different intermittent interval, the timing control data is changed in accordance with the different intermittent interval.  If the mode is not in the intermittent receiving mode in step s15, processing proceeds to a continuous receiving operation in step s16.<br>
In step s17 following step s16, the mode is checked as to whether the mode enters the intermittent reception mode or the continues receiving mode.  If the mode should enter the intermittent reception mode processing returns to step s7 and if the mode should enter the continuous reception mode processing returns to step s16.<br>
In this embodiment, the TDMA timing signal 20 and the intermittent receiving timing signal 11 are<br>
independently supplied to the radio wave communication circuit 2.  However, it is also possible to supply a timing signal representing the TDMA timing signal and the intermittent receiving timing signal.  More specifically, the timing signal is derived by AND operation between the TDMA timing signal 20 and the intermittent receiving timing signal 11.  That is, when the not in the intermittent operation the timing signal represents the TDMA timing and in the intermittent receiving operation, the timing signal represents the intermittent receiving timing.<br>
As mentioned, the power consumption in the intermittent receiving operation can be provided by not supplying the supply power Vda in the sleeping condition. (SECOND EMBODIMENT)<br>
Fig. 3 depicts a flow chart of a receiving apparatus with intermittent receiving of a second embodiment showing its operation.  The receiving apparatus of the second embodiment has the substantially the same structure and the same operation as the intermittent receiving apparatus of the first embodiment.  The difference is in the operation of the microprocessor 7.  That is, the difference is shown in Fig. 3 and there is no difference in the block diagram shown in Fig. 1.  More specifically, the step s13 is replaced by steps s31 and s32 and the processing from step s1 to s12 and s14 to s17 are the same as those in Fig. 2.<br>
After processing step s12, that is, after the supply powers to the d/a converter 5 and the radio wave communication circuit 2 are supplied, the microprocessor 7 reads the frequency control data from the memory 8 and supplies the frequency control data to the d/a converter 5 and receives the TDMA synchronizing signal in the reception signal in step s31.  Then, the microprocessor 7 receives phase difference from the TDMA phase detector 14 and generates the TDMA timing control data in accordance with the detected correlation to establish the TDMA synchronizing condition with the TDMA synchronizing signal and resets the counter 16 and supplies the TDMA timing control data to the TDMA timing signal generation circuit 19 to establish the TDMA synchronizing condition again in step s32.<br>
In the second embodiment, the intermittent interval is relatively short, it is possible to not compensates the TDMA timing control data because the phase difference is within the range of detecting correlation. (THIRD EMBODIMENT)<br>
Fig. 4 depicts a flow chart of a receiving apparatus of a third embodiment showing its operation.  The receiving apparatus of the third embodiment has the substantially the same structure and the same operation as the intermittent receiving apparatus of the first embodiment.  The<br>
difference is in the operation of the microprocessor 7. That is, the difference is shown in Fig. 4 and there is no difference in the circuit structure in Fig. 1.  More specifically, the step s13 is replaced by steps s51 and s53 and the processing from step s1 to s12 and s14 to s17 are the same as those in Fig. 2.<br>
After processing step s12, that is, after the supply powers to the d/a converter 5 and the radio wave communication circuit 2 are supplied, the microprocessor 7 receives the detected frequency of the reference frequency signal indicating the frequency reference signal of the base station from the frequency detection circuit 13 and the microprocessor 7 supplies the frequency control data to the d/a converter 5 to control the voltage controlled crystal oscillator 4 to synchronize the system clock 10 from the voltage controlled crystal oscillator 4 with the received frequency reference signal in step s51.<br>
Then, the microprocessor 7 receives phase difference from the TDMA phase detector 14 in step s53 and generates the TDMA timing control data in accordance with the detected correlation to establish the TDMA synchronizing condition with the TDMA synchronizing signal and resets the counter 16 and supplies the TDMA timing control data to the TDMA timing signal generation circuit 19 to establish the TDMA synchronizing condition.<br><br><br><br>
WE CLAIM:-<br>
1. An intermittent TDMA (Time Division Multiple Access) signal receiving apparatus operating based on an intermittent operation interval, comprising:<br><br>
a radio wave communication circuit(2) receiving a radio wave in response to a system, clock signal and receiving a TDMA radio wave signal including a frequency reference signal, a TDMA synchronizing signal, a broadcast signal, a reception control signal, and a communication signal;<br>
an equalizerV which is in response to the system clock signal, equalizing the TDMA radio wave signal and outputting an equalized signal of the TDMA radio wave signal'<br>
a frequency detection circuit(13)detecting a frequency and a phase of the frequency reference signal in the equalized signal;<br>
a correlation detection circuit(14)detecting a correlation between the TDMA synchronizing signal in the equalized signal and a predetermined data pattern representing TDMA timing;<br>
a clock generation circuit including a power supply control circuit,<br>
a D/A xonverter(15)supplied with a power by the power supply control	<br>
circuit(9)and an oscillato(4)generating the system clock(10)of which frequency    and phase are controlled in accordance with a frequency control data(16) when the D/A converters supplied with the power, and also generating the system clock at a predetermined self- oscillation frequency when the D/A converter(5)is not supplied with the power;<br>
a TDMA timing signal generation circuit generating a TDMA timing (20) signal; and<br><br>
a timer(18) generating a timing signal in response to the TDMA timing signal;<br>
characterized in that the apparatus has a control circuit adjusting<br>
an operation of the timer in order to establishing a TDMA synchronizing<br>
condition of the apparatus and controlling both of the frequency of the<br>
oscillator(4)by controlling the D/A converter(5)and power supply to<br>
respective circuits including both of the radio wave receiving circuit(2)and<br>
the D/A converter.(5)	<br>
2. An intermittent TDMA signal receiving apparatus as claimed in claim 1, wherein the control circuit is configured to control the equalizer to receive the communication signal in accordance with data in the reception control signal.<br><br>
3.	An intermittent TDMA signal receiving apparatus as claimed in<br>
claim 1 , wherein the control circuit is configured to detect the correlation<br>
with the TDMA synchronizing signal in the equalized signal using the<br>
correlation detection circuit(14)mstead of calculating the timing control<br>
data from  both  of the  intermittent  operation interval data and  the<br>
predetermined self- oscillating frequency for correcting the timing control<br>
data to establish the TDMA synchronizing condition of the apparatus<br>
again just before the detected intermittent operation interval expires for<br>
receiving the reception control signal and the communication signal in<br>
the case of responding to the timing signal.<br>
4.	An intermittent TDMA signal receiving apparatus as claimed in<br>
claim 1, wherein the control circuit is configured to operate the frequency<br>
detection circuit to detect a second detected frequency of the frequency<br>
reference signal,<br>
generate the frequency control dataan accordance with the second<br>
detected frequency, and	<br>
calculate the timing control datartfrom both of the data of intermittent operation interval and the predetermined self-oscillating frequency for correcting the timing control dataPuo establish the TDMA synchronizing condition of the apparatus again by using the timing control data just before the detected intermittent operation interval expires for receiving the reception control signal and the communication signal in the case of responding to the timing signal.<br>
5. An intermittent TDMA signal receiving apparatus as claimed in claim 1, wherein the control circuit is a microprocessor pythe microprocessor's supplied with the system clock^signal and having a memory tf)for storing the frequency controlâ€” data and data of a predetermined frequency, the microprocessor^Vlso being configured to operate based on an algorithm programmed such that,<br>
in the case of continuous receiving mode of the intermittent TDMA signal receiving apparatus, the microprocessor<br>
generates the frequency control data to control frequency and phase of the system clock signal in accordance with the detected frequency and phase to establish a system clock synchronizing condition with the frequency reference signal, and<br>
generates a timing control datayfor adjusting the operation of the timer in accordance with the detected correlation to establish a TDMA synchronizing condition with the TDMA synchronizing signal; and<br>
in the case of intermittent mode of the intermittent TDMA signal receiving apparatus, the microprocessor<br>
detects data of an intermittent operation interval in the broadcast signal,<br><br>
stores the frequency control data.(16)in the memory(8)<br>
stops supplying. foe power to the D/A converter(5) using the power<br>
supply control circuify(9)slets and starts the timer to generate the timing signal at a timing a predetermined period before the intermittent operation interval expire,<br>
and   in   the   case   of   responding   to   the   timing   signal,   the microprocessor <br>
supplies the power to the D/A converter (5)using the power supply<br>
control circuit,<br>
reads the frequency control data from the memory,(8)<br>
supplies the read frequency control data to the d/a converter, arid<br>
calculates the timing control data(4) from both of the intermittent<br>
operation interval data and the predetermined self-oscillating frequency for correcting the timing control data(4)to establish the TDMA synchronizing condition of the apparatus again by using the timing control data just before the intermittent operation interval expire for receiving the reception control signal and the communication signal.<br>
6.	An intermittent TDMA signal receiving apparatus as claimed in<br>
claim 1, wherein the control circuit is configured to calculate a timing<br>
control data(26)from both of the intermittent operation interval and the    <br>
predetermined self-oscillating frequency, correct the timing control data(4)<br>
and establish the TDMA synchronizing condition of the apparatus again<br>
by using the timing control data just before the current intermittent<br>
operation interval expires for receiving the reception control signal and<br>
the communication signal.	<br>
7.	An   intermittent   TDMA   (Time   Division   Multiple   Access)   signal<br>
receiving   apparatus    substantially   as   hereinbefore    described   with<br>
reference to the accompanying drawings.<br><br><br></td>
			</tr>
		</table>	
		<br>
		<h3>Documents:</h3>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1hYnN0cmFjdC5wZGY=" target="_blank" style="word-wrap:break-word;">1879-del-1998-abstract.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1jbGFpbXMucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-claims.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1jb3JyZXNwb25kZW5jZS1vdGhlcnMucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-correspondence-others.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1jb3JyZXNwb25kZW5jZS1wby5wZGY=" target="_blank" style="word-wrap:break-word;">1879-del-1998-correspondence-po.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1kZXNjcmlwdGlvbiAoY29tcGxldGUpLnBkZg==" target="_blank" style="word-wrap:break-word;">1879-del-1998-description (complete).pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1kcmF3aW5ncy5wZGY=" target="_blank" style="word-wrap:break-word;">1879-del-1998-drawings.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTEucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-1.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTEzLnBkZg==" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-13.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTE5LnBkZg==" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-19.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTIucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-2.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTMucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-3.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTQucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-4.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1mb3JtLTYucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-form-6.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1ncGEucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-gpa.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1wZXRpdGlvbi0xMzcucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-petition-137.pdf</a></p>
				<p><a href="http://ipindiaonline.gov.in/patentsearch/GrantedSearch/pdfviewer.aspx?AppNo=MTg3OS1kZWwtMTk5OC1wZXRpdGlvbi0xMzgucGRm" target="_blank" style="word-wrap:break-word;">1879-del-1998-petition-138.pdf</a></p>
		<br>
		<div class="pull-left">
			<a href="197110-brake-system-for-vehicle.html">&laquo; Previous Patent</a>
		</div>
		<div class="pull-right">
			<a href="197115-statistical-memory-based-translation-system-and-apparatus-therefor.html">Next Patent &raquo;</a>
		</div>			
	</div><!-- /span8 -->
	<div class="span4">
		<div class="well infobox">
			<table class="table table-condensed">
				<tr>
					<th>Patent Number</th>
					<td>197112</td>
				</tr>
				<tr>
					<th>Indian Patent Application Number</th>
					<td>1879/DEL/1998</td>
				</tr>
				<tr>
					<th>PG Journal Number</th>
					<td>51/2007</td>
				</tr>
				<tr>
					<th>Publication Date</th>
					<td>21-Dec-2007</td>
				</tr>
				<tr>
					<th>Grant Date</th>
					<td>01-Nov-2007</td>
				</tr>
				<tr>
					<th>Date of Filing</th>
					<td>02-Jul-1998</td>
				</tr>
				<tr>
					<th>Name of Patentee</th>
					<td>MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.</td>
				</tr>
				<tr>
					<th>Applicant Address</th>
					<td>1006, OAZA KADOMA, KADOMA-SHI, OSAKA 571-0050, JAPAN.</td>
				</tr>
				<tr>
					<td colspan=2>
								<h5>Inventors:</h5>
								<table class="table">
									<tr>
										<th>#</th>
										<th>Inventor's Name</th>
										<th>Inventor's Address</th>
									</tr>

										<tr>
											<td>1</td>
											<td>MASAYUKI INOUE</td>
											<td>688-10, NIIHARU-CHO, MIDORI-KU, YOKOHAMA 226-0017, JAPAN.</td>
										</tr>
										<tr>
											<td>2</td>
											<td>YUKIO SATO</td>
											<td>830-1, TOKAICHIBA-CHO, MIDORI-KU, YOKOHAMA 226-0025 JAPAN.</td>
										</tr>
								</table>
					</td>
				</tr>
				<tr>
					<th>PCT International Classification Number</th>
					<td>H04B 1/16</td>
				</tr>
				<tr>
					<th>PCT International Application Number</th>
					<td>N/A</td>
				</tr>
				<tr>
					<th>PCT International Filing date</th>
					<td></td>
				</tr>
				<tr>
					<td colspan=2>
						<h5>PCT Conventions:</h5>
						<table class="table">
							<tr>
								<th>#</th>
								<th>PCT Application Number</th>
								<th>Date of Convention</th>
								<th>Priority Country</th>
							</tr>

								<tr>
									<td>1</td>
									<td>9-180865</td>
									<td>1997-07-07</td>
								    <td>Japan</td>
								</tr>

						</table>
					</td>
				</tr>
			</table>
		</div><!-- /well -->
	</div><!-- /span4 -->
</div><!-- /row-fluid -->

        </div>

      </div><!--/row-->

      <footer class="footer">

        <style>
        .allindianpatents-footer { width: 320px; height: 50px; }
        @media(min-width: 500px) { .allindianpatents-footer { width: 468px; height: 60px; } }
        @media(min-width: 800px) { .allindianpatents-footer { width: 728px; height: 90px; } }
        </style>
        <center>
        </center>

        <p>&copy; All Indian Patents, 2013-2021.</p>
        <p>Patent data available in the public domain from Indian Patents Office, Department of Industrial Policy and Promotions, Ministry of Commerce and Industry, Government of India.</p>
      </footer>

    </div> <!-- /container -->

    <!-- Javascripts
    ================================================== -->
    <!-- Placed at the end of the document so the pages load faster -->
    <script src="../assets/application-95f297ff0d8d2015987f04b30593c800.js" type="text/javascript"></script>

    <!-- Start of StatCounter Code for Default Guide -->
    <script type="text/javascript">
    var sc_project=8902313; 
    var sc_invisible=1; 
    var sc_security="3c1f8147"; 
    var scJsHost = (("https:" == document.location.protocol) ?
    "https://secure." : "http://www.");
    document.write("<sc"+"ript type='text/javascript' src='" +
    scJsHost+
    "statcounter.com/counter/counter.js'></"+"script>");
    </script>
    <noscript><div class="statcounter"><a title="web stats"
    href="http://statcounter.com/free-web-stats/"
    target="_blank"><img class="statcounter"
    src="http://c.statcounter.com/8902313/0/3c1f8147/1/"
    alt="web stats"></a></div></noscript>
    <!-- End of StatCounter Code for Default Guide -->

    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','http://www.google-analytics.com/analytics.js','ga');

      ga('create', 'UA-244143-31', 'allindianpatents.com');
      ga('send', 'pageview');

    </script>

  </body>

<!-- Mirrored from www.allindianpatents.com/patents/197112-an-intermittent-tdma-time-division-multiple-access-signal-receiving-apparatus by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 05 Apr 2024 08:10:55 GMT -->
</html>
