

================================================================
== Vivado HLS Report for 'ModExp_montMult'
================================================================
* Date:           Sat Dec 17 16:47:52 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        ws_rsa64bit
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     17.01|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  6148|  6148|  6148|  6148|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  6144|  6144|         6|          -|          -|  1024|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   4005|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|   12291|   4097|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1039|
|Register         |        -|      -|   12322|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|   24613|   9141|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|      23|     17|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |              Instance              |              Module             | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |ModExp_add_1024ns_1024ns_1024_2_U2  |ModExp_add_1024ns_1024ns_1024_2  |        0|      0|  3072|  1024|
    |ModExp_add_1025ns_1025ns_1025_2_U3  |ModExp_add_1025ns_1025ns_1025_2  |        0|      0|  3072|  1024|
    |ModExp_add_1025ns_1025ns_1025_2_U4  |ModExp_add_1025ns_1025ns_1025_2  |        0|      0|  3075|  1025|
    |ModExp_sub_1024ns_1024ns_1024_2_U1  |ModExp_sub_1024ns_1024ns_1024_2  |        0|      0|  3072|  1024|
    +------------------------------------+---------------------------------+---------+-------+------+------+
    |Total                               |                                 |        0|      0| 12291|  4097|
    +------------------------------------+---------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |i_fu_97_p2                         |     +    |      0|  0|    11|          11|           1|
    |r_V_fu_118_p2                      |    and   |      0|  0|  1602|        1024|        1024|
    |exitcond_fu_91_p2                  |   icmp   |      0|  0|     5|          11|          12|
    |tmp_2_fu_123_p2                    |   icmp   |      0|  0|   337|        1024|        1024|
    |ssdm_int_V_write_assign_fu_179_p3  |  select  |      0|  0|  1024|           1|        1024|
    |tmp_4_fu_174_p3                    |  select  |      0|  0|  1024|           1|        1024|
    |tmp_cast_fu_110_p3                 |  select  |      0|  0|     2|           1|           2|
    +-----------------------------------+----------+-------+---+------+------------+------------+
    |Total                              |          |      0|  0|  4005|        2073|        4111|
    +-----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +--------------------+------+-----------+------+-----------+
    |        Name        |  LUT | Input Size| Bits | Total Bits|
    +--------------------+------+-----------+------+-----------+
    |ap_NS_fsm           |     4|         10|     1|         10|
    |bvh_d_index_reg_68  |    11|          2|    11|         22|
    |p_s_reg_56          |  1024|          2|  1024|       2048|
    +--------------------+------+-----------+------+-----------+
    |Total               |  1039|         14|  1036|       2080|
    +--------------------+------+-----------+------+-----------+

    * Register: 
    +--------------------+------+----+------+-----------+
    |        Name        |  FF  | LUT| Bits | Const Bits|
    +--------------------+------+----+------+-----------+
    |M_V_read_reg_185    |  1024|   0|  1024|          0|
    |S_V_3_reg_235       |  1025|   0|  1025|          0|
    |S_V_reg_260         |  1024|   0|  1024|          0|
    |X_V_read_reg_196    |  1024|   0|  1024|          0|
    |Y_V_read_reg_191    |  1024|   0|  1024|          0|
    |ap_CS_fsm           |     9|   0|     9|          0|
    |ap_return           |  1024|   0|  1024|          0|
    |bvh_d_index_reg_68  |    11|   0|    11|          0|
    |i_reg_214           |    11|   0|    11|          0|
    |p_cast_reg_206      |  1024|   0|  1025|          1|
    |p_s_reg_56          |  1024|   0|  1024|          0|
    |r_V_reg_219         |  1024|   0|  1024|          0|
    |tmp_1_reg_201       |  1024|   0|  1025|          1|
    |tmp_2_reg_225       |     1|   0|     1|          0|
    |tmp_3_reg_245       |  1024|   0|  1024|          0|
    |tmp_7_reg_240       |     1|   0|     1|          0|
    |tmp_reg_250         |  1024|   0|  1024|          0|
    +--------------------+------+----+------+-----------+
    |Total               | 12322|   0| 12324|          2|
    +--------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+------+------------+-----------------+--------------+
| RTL Ports | Dir | Bits |  Protocol  |  Source Object  |    C Type    |
+-----------+-----+------+------------+-----------------+--------------+
|ap_clk     |  in |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_rst     |  in |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_start   |  in |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_done    | out |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_idle    | out |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_ready   | out |     1| ap_ctrl_hs | ModExp_montMult | return value |
|ap_return  | out |  1024| ap_ctrl_hs | ModExp_montMult | return value |
|X_V        |  in |  1024|   ap_none  |       X_V       |    scalar    |
|Y_V        |  in |  1024|   ap_none  |       Y_V       |    scalar    |
|M_V        |  in |  1024|   ap_none  |       M_V       |    scalar    |
+-----------+-----+------+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	8  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_10 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 256, [4 x i8]* @p_str2, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind

ST_1: M_V_read [1/1] 1.04ns
:1  %M_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %M_V)

ST_1: Y_V_read [1/1] 1.04ns
:2  %Y_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %Y_V)

ST_1: X_V_read [1/1] 1.04ns
:3  %X_V_read = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %X_V)

ST_1: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = zext i1024 %M_V_read to i1025

ST_1: stg_15 [1/1] 1.57ns
:5  br label %1


 <State 2>: 16.89ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i1024 [ 0, %0 ], [ %tmp_4, %_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: bvh_d_index [1/1] 0.00ns
:1  %bvh_d_index = phi i11 [ 0, %0 ], [ %i, %_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_2: p_cast [1/1] 0.00ns
:2  %p_cast = zext i1024 %p_s to i1025

ST_2: index_assign_cast1 [1/1] 0.00ns
:3  %index_assign_cast1 = zext i11 %bvh_d_index to i32

ST_2: exitcond [1/1] 2.11ns
:4  %exitcond = icmp eq i11 %bvh_d_index, -1024

ST_2: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

ST_2: i [1/1] 1.84ns
:6  %i = add i11 %bvh_d_index, 1

ST_2: stg_23 [1/1] 0.00ns
:7  br i1 %exitcond, label %._crit_edge, label %_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_2: tmp_5 [1/1] 0.00ns (grouped into LUT with out node r_V)
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i1024.i32(i1024 %X_V_read, i32 %index_assign_cast1)

ST_2: tmp_cast [1/1] 0.00ns (grouped into LUT with out node r_V)
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_cast = select i1 %tmp_5, i1024 -1, i1024 0

ST_2: r_V [1/1] 1.37ns (out node of the LUT)
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %r_V = and i1024 %tmp_cast, %Y_V_read

ST_2: tmp_2 [1/1] 12.01ns
._crit_edge:0  %tmp_2 = icmp ult i1024 %p_s, %M_V_read

ST_2: S_V [2/2] 16.89ns
._crit_edge:1  %S_V = sub i1024 %p_s, %M_V_read


 <State 3>: 16.89ns
ST_3: r_V_cast [1/1] 0.00ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %r_V_cast = zext i1024 %r_V to i1025

ST_3: tmp_6 [2/2] 16.89ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_6 = add i1024 %p_s, %r_V

ST_3: S_V_3 [2/2] 16.89ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %S_V_3 = add i1025 %r_V_cast, %p_cast


 <State 4>: 16.89ns
ST_4: tmp_6 [1/2] 16.89ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_6 = add i1024 %p_s, %r_V

ST_4: S_V_3 [1/2] 16.89ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %S_V_3 = add i1025 %r_V_cast, %p_cast

ST_4: tmp_7 [1/1] 0.00ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_7 = trunc i1024 %tmp_6 to i1

ST_4: tmp_3 [1/1] 0.00ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %tmp_3 = call i1024 @_ssdm_op_PartSelect.i1024.i1025.i32.i32(i1025 %S_V_3, i32 1, i32 1024)


 <State 5>: 17.01ns
ST_5: S_V_1 [2/2] 17.01ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %S_V_1 = add i1025 %tmp_1, %S_V_3


 <State 6>: 17.01ns
ST_6: S_V_1 [1/2] 17.01ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %S_V_1 = add i1025 %tmp_1, %S_V_3

ST_6: tmp [1/1] 0.00ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp = call i1024 @_ssdm_op_PartSelect.i1024.i1025.i32.i32(i1025 %S_V_1, i32 1, i32 1024)


 <State 7>: 1.37ns
ST_7: tmp_4 [1/1] 1.37ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_4 = select i1 %tmp_7, i1024 %tmp, i1024 %tmp_3

ST_7: stg_40 [1/1] 0.00ns
_ZrsILi1025ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  br label %1


 <State 8>: 16.89ns
ST_8: S_V [1/2] 16.89ns
._crit_edge:1  %S_V = sub i1024 %p_s, %M_V_read


 <State 9>: 1.37ns
ST_9: ssdm_int_V_write_assign [1/1] 1.37ns
._crit_edge:2  %ssdm_int_V_write_assign = select i1 %tmp_2, i1024 %p_s, i1024 %S_V

ST_9: stg_43 [1/1] 0.00ns
._crit_edge:3  ret i1024 %ssdm_int_V_write_assign



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ X_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ M_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_10                  (specresourcelimit) [ 0000000000]
M_V_read                (read             ) [ 0011111110]
Y_V_read                (read             ) [ 0011111100]
X_V_read                (read             ) [ 0011111100]
tmp_1                   (zext             ) [ 0011111100]
stg_15                  (br               ) [ 0111111100]
p_s                     (phi              ) [ 0011100011]
bvh_d_index             (phi              ) [ 0010000000]
p_cast                  (zext             ) [ 0001100000]
index_assign_cast1      (zext             ) [ 0000000000]
exitcond                (icmp             ) [ 0011111100]
empty                   (speclooptripcount) [ 0000000000]
i                       (add              ) [ 0111111100]
stg_23                  (br               ) [ 0000000000]
tmp_5                   (bitselect        ) [ 0000000000]
tmp_cast                (select           ) [ 0000000000]
r_V                     (and              ) [ 0001100000]
tmp_2                   (icmp             ) [ 0000000011]
r_V_cast                (zext             ) [ 0000100000]
tmp_6                   (add              ) [ 0000000000]
S_V_3                   (add              ) [ 0000011000]
tmp_7                   (trunc            ) [ 0000011100]
tmp_3                   (partselect       ) [ 0000011100]
S_V_1                   (add              ) [ 0000000000]
tmp                     (partselect       ) [ 0000000100]
tmp_4                   (select           ) [ 0111111100]
stg_40                  (br               ) [ 0111111100]
S_V                     (sub              ) [ 0000000001]
ssdm_int_V_write_assign (select           ) [ 0000000000]
stg_43                  (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="M_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1024"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i1024.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i1024.i1025.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="M_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1024" slack="0"/>
<pin id="40" dir="0" index="1" bw="1024" slack="0"/>
<pin id="41" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="Y_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1024" slack="0"/>
<pin id="46" dir="0" index="1" bw="1024" slack="0"/>
<pin id="47" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="X_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1024" slack="0"/>
<pin id="52" dir="0" index="1" bw="1024" slack="0"/>
<pin id="53" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="X_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1005" name="p_s_reg_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1024" slack="1"/>
<pin id="58" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="60" class="1004" name="p_s_phi_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="1"/>
<pin id="62" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="63" dir="0" index="2" bw="1024" slack="1"/>
<pin id="64" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="68" class="1005" name="bvh_d_index_reg_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="1"/>
<pin id="70" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="72" class="1004" name="bvh_d_index_phi_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="1"/>
<pin id="74" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_1_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1024" slack="0"/>
<pin id="81" dir="1" index="1" bw="1025" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="p_cast_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1024" slack="0"/>
<pin id="85" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="index_assign_cast1_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="11" slack="0"/>
<pin id="89" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast1/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="exitcond_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="11" slack="0"/>
<pin id="93" dir="0" index="1" bw="11" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="tmp_5_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="1024" slack="1"/>
<pin id="106" dir="0" index="2" bw="11" slack="0"/>
<pin id="107" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="0" index="2" bw="1024" slack="0"/>
<pin id="114" dir="1" index="3" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_V_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1024" slack="0"/>
<pin id="120" dir="0" index="1" bw="1024" slack="1"/>
<pin id="121" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_2_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1024" slack="0"/>
<pin id="125" dir="0" index="1" bw="1024" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1024" slack="0"/>
<pin id="130" dir="0" index="1" bw="1024" slack="1"/>
<pin id="131" dir="1" index="2" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="S_V/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="r_V_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1024" slack="1"/>
<pin id="135" dir="1" index="1" bw="1025" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1024" slack="1"/>
<pin id="138" dir="0" index="1" bw="1024" slack="1"/>
<pin id="139" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1024" slack="0"/>
<pin id="143" dir="0" index="1" bw="1024" slack="1"/>
<pin id="144" dir="1" index="2" bw="1025" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V_3/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_7_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1024" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_3_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1024" slack="0"/>
<pin id="152" dir="0" index="1" bw="1025" slack="0"/>
<pin id="153" dir="0" index="2" bw="1" slack="0"/>
<pin id="154" dir="0" index="3" bw="12" slack="0"/>
<pin id="155" dir="1" index="4" bw="1024" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1024" slack="4"/>
<pin id="162" dir="0" index="1" bw="1025" slack="1"/>
<pin id="163" dir="1" index="2" bw="1025" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="S_V_1/5 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1024" slack="0"/>
<pin id="166" dir="0" index="1" bw="1025" slack="0"/>
<pin id="167" dir="0" index="2" bw="1" slack="0"/>
<pin id="168" dir="0" index="3" bw="12" slack="0"/>
<pin id="169" dir="1" index="4" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_4_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="3"/>
<pin id="176" dir="0" index="1" bw="1024" slack="1"/>
<pin id="177" dir="0" index="2" bw="1024" slack="3"/>
<pin id="178" dir="1" index="3" bw="1024" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="ssdm_int_V_write_assign_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="2"/>
<pin id="181" dir="0" index="1" bw="1024" slack="2"/>
<pin id="182" dir="0" index="2" bw="1024" slack="1"/>
<pin id="183" dir="1" index="3" bw="1024" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ssdm_int_V_write_assign/9 "/>
</bind>
</comp>

<comp id="185" class="1005" name="M_V_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1024" slack="1"/>
<pin id="187" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="M_V_read "/>
</bind>
</comp>

<comp id="191" class="1005" name="Y_V_read_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1024" slack="1"/>
<pin id="193" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="Y_V_read "/>
</bind>
</comp>

<comp id="196" class="1005" name="X_V_read_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1024" slack="1"/>
<pin id="198" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="X_V_read "/>
</bind>
</comp>

<comp id="201" class="1005" name="tmp_1_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1025" slack="4"/>
<pin id="203" dir="1" index="1" bw="1025" slack="4"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="206" class="1005" name="p_cast_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1025" slack="1"/>
<pin id="208" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="214" class="1005" name="i_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="11" slack="0"/>
<pin id="216" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="219" class="1005" name="r_V_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1024" slack="1"/>
<pin id="221" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_2_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="2"/>
<pin id="227" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="r_V_cast_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1025" slack="1"/>
<pin id="232" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast "/>
</bind>
</comp>

<comp id="235" class="1005" name="S_V_3_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1025" slack="1"/>
<pin id="237" dir="1" index="1" bw="1025" slack="1"/>
</pin_list>
<bind>
<opset="S_V_3 "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_7_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="245" class="1005" name="tmp_3_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1024" slack="3"/>
<pin id="247" dir="1" index="1" bw="1024" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1024" slack="1"/>
<pin id="252" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="255" class="1005" name="tmp_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1024" slack="1"/>
<pin id="257" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="S_V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1024" slack="1"/>
<pin id="262" dir="1" index="1" bw="1024" slack="1"/>
</pin_list>
<bind>
<opset="S_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="66"><net_src comp="56" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="60" pin="4"/><net_sink comp="56" pin=0"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="86"><net_src comp="60" pin="4"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="72" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="95"><net_src comp="72" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="72" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="87" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="115"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="60" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="60" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="56" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="133" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="136" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="141" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="150" pin=2"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="150" pin=3"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="160" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="34" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="184"><net_src comp="56" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="38" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="194"><net_src comp="44" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="199"><net_src comp="50" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="204"><net_src comp="79" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="209"><net_src comp="83" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="217"><net_src comp="97" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="222"><net_src comp="118" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="224"><net_src comp="219" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="228"><net_src comp="123" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="233"><net_src comp="133" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="238"><net_src comp="141" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="243"><net_src comp="146" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="248"><net_src comp="150" pin="4"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="253"><net_src comp="164" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="258"><net_src comp="174" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="263"><net_src comp="128" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: ModExp_montMult : X_V | {1 }
	Port: ModExp_montMult : Y_V | {1 }
	Port: ModExp_montMult : M_V | {1 }
  - Chain level:
	State 1
	State 2
		p_cast : 1
		index_assign_cast1 : 1
		exitcond : 1
		i : 1
		stg_23 : 2
		tmp_5 : 2
		tmp_cast : 3
		r_V : 4
		tmp_2 : 1
		S_V : 1
	State 3
		S_V_3 : 1
	State 4
		tmp_7 : 1
		tmp_3 : 1
	State 5
	State 6
		tmp : 1
	State 7
	State 8
	State 9
		stg_43 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |             i_fu_97            |    0    |    11   |
|    add   |           grp_fu_136           |   3072  |   1024  |
|          |           grp_fu_141           |   3072  |   1024  |
|          |           grp_fu_160           |   3075  |   1025  |
|----------|--------------------------------|---------|---------|
|    sub   |           grp_fu_128           |   3072  |   1024  |
|----------|--------------------------------|---------|---------|
|          |         tmp_cast_fu_110        |    0    |   1024  |
|  select  |          tmp_4_fu_174          |    0    |   1024  |
|          | ssdm_int_V_write_assign_fu_179 |    0    |   1024  |
|----------|--------------------------------|---------|---------|
|    and   |           r_V_fu_118           |    0    |   1602  |
|----------|--------------------------------|---------|---------|
|   icmp   |         exitcond_fu_91         |    0    |    4    |
|          |          tmp_2_fu_123          |    0    |   337   |
|----------|--------------------------------|---------|---------|
|          |       M_V_read_read_fu_38      |    0    |    0    |
|   read   |       Y_V_read_read_fu_44      |    0    |    0    |
|          |       X_V_read_read_fu_50      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           tmp_1_fu_79          |    0    |    0    |
|   zext   |          p_cast_fu_83          |    0    |    0    |
|          |    index_assign_cast1_fu_87    |    0    |    0    |
|          |         r_V_cast_fu_133        |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|          tmp_5_fu_103          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |          tmp_7_fu_146          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|          tmp_3_fu_150          |    0    |    0    |
|          |           tmp_fu_164           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |  12291  |   9123  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| M_V_read_reg_185 |  1024  |
|   S_V_3_reg_235  |  1025  |
|    S_V_reg_260   |  1024  |
| X_V_read_reg_196 |  1024  |
| Y_V_read_reg_191 |  1024  |
|bvh_d_index_reg_68|   11   |
|     i_reg_214    |   11   |
|  p_cast_reg_206  |  1025  |
|    p_s_reg_56    |  1024  |
| r_V_cast_reg_230 |  1025  |
|    r_V_reg_219   |  1024  |
|   tmp_1_reg_201  |  1025  |
|   tmp_2_reg_225  |    1   |
|   tmp_3_reg_245  |  1024  |
|   tmp_4_reg_255  |  1024  |
|   tmp_7_reg_240  |    1   |
|    tmp_reg_250   |  1024  |
+------------------+--------+
|       Total      |  13340 |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| p_s_reg_56 |  p0  |   2  | 1024 |  2048  ||   1024  |
| grp_fu_141 |  p0  |   2  | 1024 |  2048  ||   1024  |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |  4096  ||  3.142  ||   2048  |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |  12291 |  9123  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |  2048  |
|  Register |    -   |  13340 |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |  25631 |  11171 |
+-----------+--------+--------+--------+
