
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//od_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401668 <.init>:
  401668:	stp	x29, x30, [sp, #-16]!
  40166c:	mov	x29, sp
  401670:	bl	4027d4 <ferror@plt+0xd44>
  401674:	ldp	x29, x30, [sp], #16
  401678:	ret

Disassembly of section .plt:

0000000000401680 <mbrtowc@plt-0x20>:
  401680:	stp	x16, x30, [sp, #-16]!
  401684:	adrp	x16, 41a000 <ferror@plt+0x18570>
  401688:	ldr	x17, [x16, #4088]
  40168c:	add	x16, x16, #0xff8
  401690:	br	x17
  401694:	nop
  401698:	nop
  40169c:	nop

00000000004016a0 <mbrtowc@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4016a4:	ldr	x17, [x16]
  4016a8:	add	x16, x16, #0x0
  4016ac:	br	x17

00000000004016b0 <memcpy@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4016b4:	ldr	x17, [x16, #8]
  4016b8:	add	x16, x16, #0x8
  4016bc:	br	x17

00000000004016c0 <_exit@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4016c4:	ldr	x17, [x16, #16]
  4016c8:	add	x16, x16, #0x10
  4016cc:	br	x17

00000000004016d0 <strlen@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4016d4:	ldr	x17, [x16, #24]
  4016d8:	add	x16, x16, #0x18
  4016dc:	br	x17

00000000004016e0 <fputs@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4016e4:	ldr	x17, [x16, #32]
  4016e8:	add	x16, x16, #0x20
  4016ec:	br	x17

00000000004016f0 <__sprintf_chk@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4016f4:	ldr	x17, [x16, #40]
  4016f8:	add	x16, x16, #0x28
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401704:	ldr	x17, [x16, #48]
  401708:	add	x16, x16, #0x30
  40170c:	br	x17

0000000000401710 <error@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401714:	ldr	x17, [x16, #56]
  401718:	add	x16, x16, #0x38
  40171c:	br	x17

0000000000401720 <strtod@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401724:	ldr	x17, [x16, #64]
  401728:	add	x16, x16, #0x40
  40172c:	br	x17

0000000000401730 <ferror_unlocked@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401734:	ldr	x17, [x16, #72]
  401738:	add	x16, x16, #0x48
  40173c:	br	x17

0000000000401740 <__cxa_atexit@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401744:	ldr	x17, [x16, #80]
  401748:	add	x16, x16, #0x50
  40174c:	br	x17

0000000000401750 <setvbuf@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401754:	ldr	x17, [x16, #88]
  401758:	add	x16, x16, #0x58
  40175c:	br	x17

0000000000401760 <lseek@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401764:	ldr	x17, [x16, #96]
  401768:	add	x16, x16, #0x60
  40176c:	br	x17

0000000000401770 <__fpending@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401774:	ldr	x17, [x16, #104]
  401778:	add	x16, x16, #0x68
  40177c:	br	x17

0000000000401780 <localeconv@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401784:	ldr	x17, [x16, #112]
  401788:	add	x16, x16, #0x70
  40178c:	br	x17

0000000000401790 <fileno@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401794:	ldr	x17, [x16, #120]
  401798:	add	x16, x16, #0x78
  40179c:	br	x17

00000000004017a0 <putc_unlocked@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4017a4:	ldr	x17, [x16, #128]
  4017a8:	add	x16, x16, #0x80
  4017ac:	br	x17

00000000004017b0 <__snprintf_chk@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4017b4:	ldr	x17, [x16, #136]
  4017b8:	add	x16, x16, #0x88
  4017bc:	br	x17

00000000004017c0 <fclose@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4017c4:	ldr	x17, [x16, #144]
  4017c8:	add	x16, x16, #0x90
  4017cc:	br	x17

00000000004017d0 <nl_langinfo@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4017d4:	ldr	x17, [x16, #152]
  4017d8:	add	x16, x16, #0x98
  4017dc:	br	x17

00000000004017e0 <fopen@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4017e4:	ldr	x17, [x16, #160]
  4017e8:	add	x16, x16, #0xa0
  4017ec:	br	x17

00000000004017f0 <malloc@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4017f4:	ldr	x17, [x16, #168]
  4017f8:	add	x16, x16, #0xa8
  4017fc:	br	x17

0000000000401800 <strncmp@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401804:	ldr	x17, [x16, #176]
  401808:	add	x16, x16, #0xb0
  40180c:	br	x17

0000000000401810 <bindtextdomain@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401814:	ldr	x17, [x16, #184]
  401818:	add	x16, x16, #0xb8
  40181c:	br	x17

0000000000401820 <__libc_start_main@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401824:	ldr	x17, [x16, #192]
  401828:	add	x16, x16, #0xc0
  40182c:	br	x17

0000000000401830 <fgetc@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401834:	ldr	x17, [x16, #200]
  401838:	add	x16, x16, #0xc8
  40183c:	br	x17

0000000000401840 <__printf_chk@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401844:	ldr	x17, [x16, #208]
  401848:	add	x16, x16, #0xd0
  40184c:	br	x17

0000000000401850 <memset@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401854:	ldr	x17, [x16, #216]
  401858:	add	x16, x16, #0xd8
  40185c:	br	x17

0000000000401860 <putchar_unlocked@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401864:	ldr	x17, [x16, #224]
  401868:	add	x16, x16, #0xe0
  40186c:	br	x17

0000000000401870 <__vfprintf_chk@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401874:	ldr	x17, [x16, #232]
  401878:	add	x16, x16, #0xe8
  40187c:	br	x17

0000000000401880 <calloc@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401884:	ldr	x17, [x16, #240]
  401888:	add	x16, x16, #0xf0
  40188c:	br	x17

0000000000401890 <__vprintf_chk@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401894:	ldr	x17, [x16, #248]
  401898:	add	x16, x16, #0xf8
  40189c:	br	x17

00000000004018a0 <realloc@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4018a4:	ldr	x17, [x16, #256]
  4018a8:	add	x16, x16, #0x100
  4018ac:	br	x17

00000000004018b0 <strrchr@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4018b4:	ldr	x17, [x16, #264]
  4018b8:	add	x16, x16, #0x108
  4018bc:	br	x17

00000000004018c0 <__gmon_start__@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4018c4:	ldr	x17, [x16, #272]
  4018c8:	add	x16, x16, #0x110
  4018cc:	br	x17

00000000004018d0 <strtoumax@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4018d4:	ldr	x17, [x16, #280]
  4018d8:	add	x16, x16, #0x118
  4018dc:	br	x17

00000000004018e0 <abort@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4018e4:	ldr	x17, [x16, #288]
  4018e8:	add	x16, x16, #0x120
  4018ec:	br	x17

00000000004018f0 <mbsinit@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4018f4:	ldr	x17, [x16, #296]
  4018f8:	add	x16, x16, #0x128
  4018fc:	br	x17

0000000000401900 <puts@plt>:
  401900:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401904:	ldr	x17, [x16, #304]
  401908:	add	x16, x16, #0x130
  40190c:	br	x17

0000000000401910 <fread_unlocked@plt>:
  401910:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401914:	ldr	x17, [x16, #312]
  401918:	add	x16, x16, #0x138
  40191c:	br	x17

0000000000401920 <memcmp@plt>:
  401920:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401924:	ldr	x17, [x16, #320]
  401928:	add	x16, x16, #0x140
  40192c:	br	x17

0000000000401930 <textdomain@plt>:
  401930:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401934:	ldr	x17, [x16, #328]
  401938:	add	x16, x16, #0x148
  40193c:	br	x17

0000000000401940 <getopt_long@plt>:
  401940:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401944:	ldr	x17, [x16, #336]
  401948:	add	x16, x16, #0x150
  40194c:	br	x17

0000000000401950 <__fprintf_chk@plt>:
  401950:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401954:	ldr	x17, [x16, #344]
  401958:	add	x16, x16, #0x158
  40195c:	br	x17

0000000000401960 <strcmp@plt>:
  401960:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401964:	ldr	x17, [x16, #352]
  401968:	add	x16, x16, #0x160
  40196c:	br	x17

0000000000401970 <__ctype_b_loc@plt>:
  401970:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401974:	ldr	x17, [x16, #360]
  401978:	add	x16, x16, #0x168
  40197c:	br	x17

0000000000401980 <fseeko@plt>:
  401980:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401984:	ldr	x17, [x16, #368]
  401988:	add	x16, x16, #0x170
  40198c:	br	x17

0000000000401990 <strtof@plt>:
  401990:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401994:	ldr	x17, [x16, #376]
  401998:	add	x16, x16, #0x178
  40199c:	br	x17

00000000004019a0 <strtold@plt>:
  4019a0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4019a4:	ldr	x17, [x16, #384]
  4019a8:	add	x16, x16, #0x180
  4019ac:	br	x17

00000000004019b0 <free@plt>:
  4019b0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4019b4:	ldr	x17, [x16, #392]
  4019b8:	add	x16, x16, #0x188
  4019bc:	br	x17

00000000004019c0 <__ctype_get_mb_cur_max@plt>:
  4019c0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4019c4:	ldr	x17, [x16, #400]
  4019c8:	add	x16, x16, #0x190
  4019cc:	br	x17

00000000004019d0 <strchr@plt>:
  4019d0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4019d4:	ldr	x17, [x16, #408]
  4019d8:	add	x16, x16, #0x198
  4019dc:	br	x17

00000000004019e0 <feof_unlocked@plt>:
  4019e0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4019e4:	ldr	x17, [x16, #416]
  4019e8:	add	x16, x16, #0x1a0
  4019ec:	br	x17

00000000004019f0 <fflush@plt>:
  4019f0:	adrp	x16, 41b000 <ferror@plt+0x19570>
  4019f4:	ldr	x17, [x16, #424]
  4019f8:	add	x16, x16, #0x1a8
  4019fc:	br	x17

0000000000401a00 <__fxstat@plt>:
  401a00:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a04:	ldr	x17, [x16, #432]
  401a08:	add	x16, x16, #0x1b0
  401a0c:	br	x17

0000000000401a10 <dcgettext@plt>:
  401a10:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a14:	ldr	x17, [x16, #440]
  401a18:	add	x16, x16, #0x1b8
  401a1c:	br	x17

0000000000401a20 <fputs_unlocked@plt>:
  401a20:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a24:	ldr	x17, [x16, #448]
  401a28:	add	x16, x16, #0x1c0
  401a2c:	br	x17

0000000000401a30 <__freading@plt>:
  401a30:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a34:	ldr	x17, [x16, #456]
  401a38:	add	x16, x16, #0x1c8
  401a3c:	br	x17

0000000000401a40 <__fread_unlocked_chk@plt>:
  401a40:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a44:	ldr	x17, [x16, #464]
  401a48:	add	x16, x16, #0x1d0
  401a4c:	br	x17

0000000000401a50 <iswprint@plt>:
  401a50:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a54:	ldr	x17, [x16, #472]
  401a58:	add	x16, x16, #0x1d8
  401a5c:	br	x17

0000000000401a60 <__assert_fail@plt>:
  401a60:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a64:	ldr	x17, [x16, #480]
  401a68:	add	x16, x16, #0x1e0
  401a6c:	br	x17

0000000000401a70 <__errno_location@plt>:
  401a70:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a74:	ldr	x17, [x16, #488]
  401a78:	add	x16, x16, #0x1e8
  401a7c:	br	x17

0000000000401a80 <setlocale@plt>:
  401a80:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a84:	ldr	x17, [x16, #496]
  401a88:	add	x16, x16, #0x1f0
  401a8c:	br	x17

0000000000401a90 <ferror@plt>:
  401a90:	adrp	x16, 41b000 <ferror@plt+0x19570>
  401a94:	ldr	x17, [x16, #504]
  401a98:	add	x16, x16, #0x1f8
  401a9c:	br	x17

Disassembly of section .text:

0000000000401aa0 <.text>:
  401aa0:	stp	x29, x30, [sp, #-160]!
  401aa4:	mov	x29, sp
  401aa8:	str	w0, [sp, #116]
  401aac:	ldr	x0, [x1]
  401ab0:	stp	x19, x20, [sp, #16]
  401ab4:	adrp	x19, 408000 <ferror@plt+0x6570>
  401ab8:	stp	x21, x22, [sp, #32]
  401abc:	mov	x21, x1
  401ac0:	add	x19, x19, #0x6d5
  401ac4:	stp	x23, x24, [sp, #48]
  401ac8:	adrp	x24, 41b000 <ferror@plt+0x19570>
  401acc:	stp	x25, x26, [sp, #64]
  401ad0:	stp	x27, x28, [sp, #80]
  401ad4:	bl	404dd4 <ferror@plt+0x3344>
  401ad8:	adrp	x0, 409000 <ferror@plt+0x7570>
  401adc:	add	x0, x0, #0x1e2
  401ae0:	str	x0, [sp, #120]
  401ae4:	mov	x1, x0
  401ae8:	mov	w0, #0x6                   	// #6
  401aec:	bl	401a80 <setlocale@plt>
  401af0:	adrp	x1, 408000 <ferror@plt+0x6570>
  401af4:	add	x1, x1, #0x778
  401af8:	mov	x0, x19
  401afc:	bl	401810 <bindtextdomain@plt>
  401b00:	mov	x0, x19
  401b04:	add	x19, x24, #0x2c8
  401b08:	bl	401930 <textdomain@plt>
  401b0c:	adrp	x0, 404000 <ferror@plt+0x2570>
  401b10:	add	x0, x0, #0x964
  401b14:	bl	407690 <ferror@plt+0x5c00>
  401b18:	add	x0, x19, #0x68
  401b1c:	mov	x1, #0x0                   	// #0
  401b20:	str	wzr, [x0, x1, lsl #2]
  401b24:	add	x1, x1, #0x1
  401b28:	cmp	x1, #0x9
  401b2c:	b.ne	401b20 <ferror@plt+0x90>  // b.any
  401b30:	mov	x1, #0x1                   	// #1
  401b34:	movk	x1, #0x2, lsl #32
  401b38:	stur	x1, [x0, #4]
  401b3c:	mov	w1, #0x3                   	// #3
  401b40:	str	w1, [x0, #16]
  401b44:	mov	w1, #0x5                   	// #5
  401b48:	str	w1, [x0, #32]
  401b4c:	add	x0, x19, #0x8c
  401b50:	mov	x1, #0x0                   	// #0
  401b54:	str	wzr, [x0, x1, lsl #2]
  401b58:	add	x1, x1, #0x1
  401b5c:	cmp	x1, #0x11
  401b60:	b.ne	401b54 <ferror@plt+0xc4>  // b.any
  401b64:	adrp	x22, 408000 <ferror@plt+0x6570>
  401b68:	add	x22, x22, #0xa18
  401b6c:	mov	w1, #0x6                   	// #6
  401b70:	add	x28, x22, #0x413
  401b74:	mov	w2, #0x8                   	// #8
  401b78:	adrp	x26, 402000 <ferror@plt+0x570>
  401b7c:	mov	w20, #0x1                   	// #1
  401b80:	add	x26, x26, #0x924
  401b84:	mov	w27, #0x0                   	// #0
  401b88:	mov	w23, #0x0                   	// #0
  401b8c:	stp	xzr, xzr, [x19]
  401b90:	str	w1, [x0, #16]
  401b94:	mov	w1, #0x7                   	// #7
  401b98:	stp	w1, w2, [x19, #16]
  401b9c:	str	w1, [x0, #32]
  401ba0:	str	w2, [x0, #64]
  401ba4:	strb	wzr, [x19, #66]
  401ba8:	stp	x26, xzr, [x19, #88]
  401bac:	mov	w0, #0xffffffff            	// #-1
  401bb0:	str	w0, [sp, #136]
  401bb4:	add	x4, sp, #0x88
  401bb8:	ldr	w0, [sp, #116]
  401bbc:	add	x3, x22, #0x270
  401bc0:	add	x2, x22, #0x3f0
  401bc4:	mov	x1, x21
  401bc8:	bl	401940 <getopt_long@plt>
  401bcc:	cmn	w0, #0x1
  401bd0:	b.eq	401f8c <ferror@plt+0x4fc>  // b.none
  401bd4:	cmp	w0, #0x78
  401bd8:	b.gt	401c20 <ferror@plt+0x190>
  401bdc:	cmp	w0, #0x40
  401be0:	b.gt	401bfc <ferror@plt+0x16c>
  401be4:	cmn	w0, #0x3
  401be8:	b.eq	401f44 <ferror@plt+0x4b4>  // b.none
  401bec:	cmn	w0, #0x2
  401bf0:	b.eq	401f3c <ferror@plt+0x4ac>  // b.none
  401bf4:	mov	w0, #0x1                   	// #1
  401bf8:	b	401f40 <ferror@plt+0x4b0>
  401bfc:	sub	w0, w0, #0x41
  401c00:	cmp	w0, #0x37
  401c04:	b.hi	401bf4 <ferror@plt+0x164>  // b.pmore
  401c08:	adrp	x1, 408000 <ferror@plt+0x6570>
  401c0c:	add	x1, x1, #0x99c
  401c10:	ldrh	w0, [x1, w0, uxtw #1]
  401c14:	adr	x1, 401c20 <ferror@plt+0x190>
  401c18:	add	x0, x1, w0, sxth #2
  401c1c:	br	x0
  401c20:	cmp	w0, #0x100
  401c24:	b.eq	401e30 <ferror@plt+0x3a0>  // b.none
  401c28:	cmp	w0, #0x101
  401c2c:	b.ne	401bf4 <ferror@plt+0x164>  // b.any
  401c30:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401c34:	add	x3, x22, #0x420
  401c38:	add	x2, x22, #0x428
  401c3c:	mov	x4, #0x4                   	// #4
  401c40:	ldr	x5, [x0, #544]
  401c44:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401c48:	ldr	x1, [x0, #664]
  401c4c:	adrp	x0, 408000 <ferror@plt+0x6570>
  401c50:	add	x0, x0, #0x7dc
  401c54:	bl	40486c <ferror@plt+0x2ddc>
  401c58:	add	x0, x22, x0, lsl #2
  401c5c:	ldr	w0, [x0, #1056]
  401c60:	cbz	w0, 401e3c <ferror@plt+0x3ac>
  401c64:	cmp	w0, #0x1
  401c68:	b.ne	401bac <ferror@plt+0x11c>  // b.any
  401c6c:	strb	w0, [x19, #32]
  401c70:	b	401bac <ferror@plt+0x11c>
  401c74:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401c78:	mov	x23, x0
  401c7c:	ldr	x1, [x0, #664]
  401c80:	ldrb	w1, [x1]
  401c84:	cmp	w1, #0x6f
  401c88:	b.eq	401d04 <ferror@plt+0x274>  // b.none
  401c8c:	b.hi	401ccc <ferror@plt+0x23c>  // b.pmore
  401c90:	cmp	w1, #0x64
  401c94:	b.eq	401ce8 <ferror@plt+0x258>  // b.none
  401c98:	cmp	w1, #0x6e
  401c9c:	b.eq	401d10 <ferror@plt+0x280>  // b.none
  401ca0:	mov	w2, #0x5                   	// #5
  401ca4:	adrp	x1, 408000 <ferror@plt+0x6570>
  401ca8:	mov	x0, #0x0                   	// #0
  401cac:	add	x1, x1, #0x78a
  401cb0:	bl	401a10 <dcgettext@plt>
  401cb4:	mov	x2, x0
  401cb8:	ldr	x1, [x23, #664]
  401cbc:	mov	w0, #0x1                   	// #1
  401cc0:	ldrb	w3, [x1]
  401cc4:	mov	w1, #0x0                   	// #0
  401cc8:	bl	401710 <error@plt>
  401ccc:	cmp	w1, #0x78
  401cd0:	b.ne	401ca0 <ferror@plt+0x210>  // b.any
  401cd4:	mov	w0, #0x10                  	// #16
  401cd8:	str	w0, [x19, #20]
  401cdc:	mov	w0, #0x6                   	// #6
  401ce0:	str	x26, [x19, #88]
  401ce4:	b	401cf8 <ferror@plt+0x268>
  401ce8:	mov	w0, #0xa                   	// #10
  401cec:	str	x26, [x19, #88]
  401cf0:	str	w0, [x19, #20]
  401cf4:	mov	w0, #0x7                   	// #7
  401cf8:	str	w0, [x19, #16]
  401cfc:	mov	w23, #0x1                   	// #1
  401d00:	b	401bac <ferror@plt+0x11c>
  401d04:	mov	w0, #0x8                   	// #8
  401d08:	str	x26, [x19, #88]
  401d0c:	b	401cf0 <ferror@plt+0x260>
  401d10:	adrp	x0, 402000 <ferror@plt+0x570>
  401d14:	add	x0, x0, #0x8b0
  401d18:	str	wzr, [x19, #16]
  401d1c:	str	x0, [x19, #88]
  401d20:	b	401cfc <ferror@plt+0x26c>
  401d24:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401d28:	add	x23, x0, #0x298
  401d2c:	mov	x4, x28
  401d30:	add	x3, x19, #0xd0
  401d34:	ldr	x0, [x0, #664]
  401d38:	mov	w2, #0x0                   	// #0
  401d3c:	mov	x1, #0x0                   	// #0
  401d40:	bl	406d24 <ferror@plt+0x5294>
  401d44:	cbz	w0, 401cfc <ferror@plt+0x26c>
  401d48:	ldr	x4, [x23]
  401d4c:	add	x3, x22, #0x270
  401d50:	mov	w2, #0x6a                  	// #106
  401d54:	ldr	w1, [sp, #136]
  401d58:	bl	406c4c <ferror@plt+0x51bc>
  401d5c:	mov	w0, #0x1                   	// #1
  401d60:	strb	w0, [x19, #65]
  401d64:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401d68:	add	x23, x0, #0x298
  401d6c:	mov	x4, x28
  401d70:	add	x3, x19, #0xd8
  401d74:	ldr	x0, [x0, #664]
  401d78:	mov	w2, #0x0                   	// #0
  401d7c:	mov	x1, #0x0                   	// #0
  401d80:	bl	406d24 <ferror@plt+0x5294>
  401d84:	cbz	w0, 401cfc <ferror@plt+0x26c>
  401d88:	add	x3, x22, #0x270
  401d8c:	mov	w2, #0x4e                  	// #78
  401d90:	ldr	x4, [x23]
  401d94:	b	401d54 <ferror@plt+0x2c4>
  401d98:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401d9c:	add	x23, x0, #0x298
  401da0:	ldr	x0, [x0, #664]
  401da4:	cbnz	x0, 401dbc <ferror@plt+0x32c>
  401da8:	mov	x0, #0x3                   	// #3
  401dac:	str	x0, [x19, #224]
  401db0:	mov	w0, #0x1                   	// #1
  401db4:	strb	w0, [x19, #66]
  401db8:	b	401cfc <ferror@plt+0x26c>
  401dbc:	mov	x4, x28
  401dc0:	add	x3, sp, #0x90
  401dc4:	mov	w2, #0x0                   	// #0
  401dc8:	mov	x1, #0x0                   	// #0
  401dcc:	bl	406d24 <ferror@plt+0x5294>
  401dd0:	cbz	w0, 401de4 <ferror@plt+0x354>
  401dd4:	add	x3, x22, #0x270
  401dd8:	mov	w2, #0x53                  	// #83
  401ddc:	ldr	x4, [x23]
  401de0:	b	401d54 <ferror@plt+0x2c4>
  401de4:	ldr	x0, [sp, #144]
  401de8:	b	401dac <ferror@plt+0x31c>
  401dec:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401df0:	ldr	x0, [x0, #664]
  401df4:	cbnz	x0, 401e14 <ferror@plt+0x384>
  401df8:	adrp	x1, 407000 <ferror@plt+0x5570>
  401dfc:	adrp	x0, 408000 <ferror@plt+0x6570>
  401e00:	add	x3, x22, #0x1d8
  401e04:	add	x1, x1, #0x7ca
  401e08:	add	x0, x0, #0x7d2
  401e0c:	mov	w2, #0x3d8                 	// #984
  401e10:	bl	401a60 <__assert_fail@plt>
  401e14:	bl	403c5c <ferror@plt+0x21cc>
  401e18:	and	w0, w0, #0xff
  401e1c:	and	w20, w20, w0
  401e20:	b	401cfc <ferror@plt+0x26c>
  401e24:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401e28:	strb	wzr, [x0, #528]
  401e2c:	b	401cfc <ferror@plt+0x26c>
  401e30:	mov	w0, #0x1                   	// #1
  401e34:	strb	w0, [x19, #232]
  401e38:	b	401bac <ferror@plt+0x11c>
  401e3c:	strb	wzr, [x19, #32]
  401e40:	b	401bac <ferror@plt+0x11c>
  401e44:	adrp	x0, 407000 <ferror@plt+0x5570>
  401e48:	add	x0, x0, #0x771
  401e4c:	bl	403c5c <ferror@plt+0x21cc>
  401e50:	and	w0, w0, #0xff
  401e54:	and	w20, w20, w0
  401e58:	b	401bac <ferror@plt+0x11c>
  401e5c:	adrp	x0, 408000 <ferror@plt+0x6570>
  401e60:	add	x0, x0, #0x7e5
  401e64:	b	401e4c <ferror@plt+0x3bc>
  401e68:	adrp	x0, 407000 <ferror@plt+0x5570>
  401e6c:	add	x0, x0, #0x754
  401e70:	b	401e4c <ferror@plt+0x3bc>
  401e74:	adrp	x0, 408000 <ferror@plt+0x6570>
  401e78:	add	x0, x0, #0x7e8
  401e7c:	b	401e4c <ferror@plt+0x3bc>
  401e80:	adrp	x0, 408000 <ferror@plt+0x6570>
  401e84:	add	x0, x0, #0x7eb
  401e88:	b	401e4c <ferror@plt+0x3bc>
  401e8c:	adrp	x0, 408000 <ferror@plt+0x6570>
  401e90:	add	x0, x0, #0x7ee
  401e94:	b	401e4c <ferror@plt+0x3bc>
  401e98:	adrp	x0, 408000 <ferror@plt+0x6570>
  401e9c:	add	x0, x0, #0x7f1
  401ea0:	b	401e4c <ferror@plt+0x3bc>
  401ea4:	adrp	x0, 408000 <ferror@plt+0x6570>
  401ea8:	add	x0, x0, #0x7f4
  401eac:	b	401e4c <ferror@plt+0x3bc>
  401eb0:	adrp	x0, 408000 <ferror@plt+0x6570>
  401eb4:	add	x0, x0, #0x7f7
  401eb8:	b	401e4c <ferror@plt+0x3bc>
  401ebc:	adrp	x0, 408000 <ferror@plt+0x6570>
  401ec0:	add	x0, x0, #0x7fa
  401ec4:	b	401e4c <ferror@plt+0x3bc>
  401ec8:	adrp	x0, 408000 <ferror@plt+0x6570>
  401ecc:	add	x0, x0, #0x7fd
  401ed0:	b	401e4c <ferror@plt+0x3bc>
  401ed4:	adrp	x0, 408000 <ferror@plt+0x6570>
  401ed8:	add	x0, x0, #0x800
  401edc:	b	401e4c <ferror@plt+0x3bc>
  401ee0:	adrp	x0, 408000 <ferror@plt+0x6570>
  401ee4:	add	x0, x0, #0x803
  401ee8:	b	401e4c <ferror@plt+0x3bc>
  401eec:	adrp	x0, 408000 <ferror@plt+0x6570>
  401ef0:	add	x0, x0, #0x806
  401ef4:	b	401e4c <ferror@plt+0x3bc>
  401ef8:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401efc:	add	x23, x0, #0x298
  401f00:	ldr	x0, [x0, #664]
  401f04:	cbz	x0, 401f7c <ferror@plt+0x4ec>
  401f08:	ldr	x4, [sp, #120]
  401f0c:	add	x3, sp, #0x90
  401f10:	mov	w2, #0xa                   	// #10
  401f14:	mov	x1, #0x0                   	// #0
  401f18:	bl	406d24 <ferror@plt+0x5294>
  401f1c:	cbz	w0, 401f30 <ferror@plt+0x4a0>
  401f20:	add	x3, x22, #0x270
  401f24:	mov	w2, #0x77                  	// #119
  401f28:	ldr	x4, [x23]
  401f2c:	b	401d54 <ferror@plt+0x2c4>
  401f30:	mov	w27, #0x1                   	// #1
  401f34:	ldr	x25, [sp, #144]
  401f38:	b	401cfc <ferror@plt+0x26c>
  401f3c:	mov	w0, #0x0                   	// #0
  401f40:	bl	404294 <ferror@plt+0x2804>
  401f44:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401f48:	adrp	x4, 408000 <ferror@plt+0x6570>
  401f4c:	adrp	x2, 408000 <ferror@plt+0x6570>
  401f50:	add	x4, x4, #0x809
  401f54:	ldr	x3, [x0, #536]
  401f58:	adrp	x0, 41b000 <ferror@plt+0x19570>
  401f5c:	add	x2, x2, #0x6d1
  401f60:	adrp	x1, 407000 <ferror@plt+0x5570>
  401f64:	ldr	x0, [x0, #680]
  401f68:	add	x1, x1, #0x935
  401f6c:	mov	x5, #0x0                   	// #0
  401f70:	bl	406704 <ferror@plt+0x4c74>
  401f74:	mov	w0, #0x0                   	// #0
  401f78:	bl	401700 <exit@plt>
  401f7c:	mov	w27, #0x1                   	// #1
  401f80:	mov	x25, #0x20                  	// #32
  401f84:	mov	w23, w27
  401f88:	b	401bac <ferror@plt+0x11c>
  401f8c:	cbz	w20, 40277c <ferror@plt+0xcec>
  401f90:	ldrb	w0, [x19, #66]
  401f94:	cbz	w0, 401fc4 <ferror@plt+0x534>
  401f98:	ldr	x0, [x24, #712]
  401f9c:	cbz	x0, 401fc4 <ferror@plt+0x534>
  401fa0:	adrp	x1, 408000 <ferror@plt+0x6570>
  401fa4:	add	x1, x1, #0x816
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	mov	x0, #0x0                   	// #0
  401fb0:	bl	401a10 <dcgettext@plt>
  401fb4:	mov	x2, x0
  401fb8:	mov	w1, #0x0                   	// #0
  401fbc:	mov	w0, #0x1                   	// #1
  401fc0:	bl	401710 <error@plt>
  401fc4:	adrp	x26, 41b000 <ferror@plt+0x19570>
  401fc8:	ldr	w1, [sp, #116]
  401fcc:	ldr	w0, [x26, #672]
  401fd0:	sub	w28, w1, w0
  401fd4:	ldrb	w1, [x19, #232]
  401fd8:	cbz	w23, 401fe0 <ferror@plt+0x550>
  401fdc:	cbz	w1, 4021b0 <ferror@plt+0x720>
  401fe0:	cmp	w28, #0x2
  401fe4:	b.eq	4020a8 <ferror@plt+0x618>  // b.none
  401fe8:	cmp	w28, #0x3
  401fec:	b.eq	402144 <ferror@plt+0x6b4>  // b.none
  401ff0:	cmp	w28, #0x1
  401ff4:	b.ne	40202c <ferror@plt+0x59c>  // b.any
  401ff8:	ldr	x0, [x21, w0, sxtw #3]
  401ffc:	cbnz	w1, 40200c <ferror@plt+0x57c>
  402000:	ldrb	w1, [x0]
  402004:	cmp	w1, #0x2b
  402008:	b.ne	40202c <ferror@plt+0x59c>  // b.any
  40200c:	add	x1, sp, #0x88
  402010:	bl	402a78 <ferror@plt+0xfe8>
  402014:	tst	w0, #0xff
  402018:	b.eq	40202c <ferror@plt+0x59c>  // b.none
  40201c:	add	x21, x21, #0x8
  402020:	ldr	x0, [sp, #136]
  402024:	str	x0, [x19, #208]
  402028:	mov	w28, #0x0                   	// #0
  40202c:	ldrb	w0, [x19, #232]
  402030:	cbz	w0, 4021b0 <ferror@plt+0x720>
  402034:	cmp	w28, #0x1
  402038:	b.le	4021b0 <ferror@plt+0x720>
  40203c:	mov	w2, #0x5                   	// #5
  402040:	adrp	x1, 408000 <ferror@plt+0x6570>
  402044:	mov	x0, #0x0                   	// #0
  402048:	add	x1, x1, #0x844
  40204c:	bl	401a10 <dcgettext@plt>
  402050:	mov	x19, x0
  402054:	ldrsw	x0, [x26, #672]
  402058:	add	x0, x0, #0x1
  40205c:	ldr	x0, [x21, x0, lsl #3]
  402060:	bl	406334 <ferror@plt+0x48a4>
  402064:	mov	x3, x0
  402068:	mov	x2, x19
  40206c:	mov	w1, #0x0                   	// #0
  402070:	mov	w0, #0x0                   	// #0
  402074:	bl	401710 <error@plt>
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 408000 <ferror@plt+0x6570>
  402080:	mov	x0, #0x0                   	// #0
  402084:	add	x1, x1, #0x855
  402088:	bl	401a10 <dcgettext@plt>
  40208c:	mov	x3, x0
  402090:	adrp	x2, 408000 <ferror@plt+0x6570>
  402094:	mov	w1, #0x0                   	// #0
  402098:	add	x2, x2, #0xeb9
  40209c:	mov	w0, #0x0                   	// #0
  4020a0:	bl	401710 <error@plt>
  4020a4:	b	401bf4 <ferror@plt+0x164>
  4020a8:	add	x0, x21, w0, sxtw #3
  4020ac:	ldr	x0, [x0, #8]
  4020b0:	cbnz	w1, 4020cc <ferror@plt+0x63c>
  4020b4:	ldrb	w1, [x0]
  4020b8:	cmp	w1, #0x2b
  4020bc:	b.eq	4020cc <ferror@plt+0x63c>  // b.none
  4020c0:	sub	w1, w1, #0x30
  4020c4:	cmp	w1, #0x9
  4020c8:	b.hi	40202c <ferror@plt+0x59c>  // b.pmore
  4020cc:	add	x1, sp, #0x90
  4020d0:	bl	402a78 <ferror@plt+0xfe8>
  4020d4:	tst	w0, #0xff
  4020d8:	b.eq	40202c <ferror@plt+0x59c>  // b.none
  4020dc:	ldrb	w0, [x19, #232]
  4020e0:	cbz	w0, 40211c <ferror@plt+0x68c>
  4020e4:	ldrsw	x0, [x26, #672]
  4020e8:	add	x1, sp, #0x88
  4020ec:	ldr	x0, [x21, x0, lsl #3]
  4020f0:	bl	402a78 <ferror@plt+0xfe8>
  4020f4:	tst	w0, #0xff
  4020f8:	b.eq	40211c <ferror@plt+0x68c>  // b.none
  4020fc:	ldr	x0, [sp, #136]
  402100:	str	x0, [x19, #208]
  402104:	mov	w0, #0x1                   	// #1
  402108:	strb	w0, [x19, #233]
  40210c:	ldr	x0, [sp, #144]
  402110:	add	x21, x21, #0x10
  402114:	str	x0, [sp, #104]
  402118:	b	402028 <ferror@plt+0x598>
  40211c:	ldr	x0, [sp, #144]
  402120:	str	x0, [x19, #208]
  402124:	ldrsw	x0, [x26, #672]
  402128:	lsl	x0, x0, #3
  40212c:	ldr	x1, [x21, x0]
  402130:	add	x0, x21, x0
  402134:	add	x21, x21, #0x8
  402138:	str	x1, [x0, #8]
  40213c:	mov	w28, #0x1                   	// #1
  402140:	b	40202c <ferror@plt+0x59c>
  402144:	cbz	w1, 40202c <ferror@plt+0x59c>
  402148:	add	x0, x21, w0, sxtw #3
  40214c:	add	x1, sp, #0x88
  402150:	ldr	x0, [x0, #8]
  402154:	bl	402a78 <ferror@plt+0xfe8>
  402158:	tst	w0, #0xff
  40215c:	b.eq	40202c <ferror@plt+0x59c>  // b.none
  402160:	ldrsw	x0, [x26, #672]
  402164:	add	x1, sp, #0x90
  402168:	add	x0, x0, #0x2
  40216c:	ldr	x0, [x21, x0, lsl #3]
  402170:	bl	402a78 <ferror@plt+0xfe8>
  402174:	tst	w0, #0xff
  402178:	b.eq	40202c <ferror@plt+0x59c>  // b.none
  40217c:	ldr	x0, [sp, #136]
  402180:	str	x0, [x19, #208]
  402184:	mov	w0, #0x1                   	// #1
  402188:	strb	w0, [x19, #233]
  40218c:	ldr	x0, [sp, #144]
  402190:	str	x0, [sp, #104]
  402194:	ldrsw	x0, [x26, #672]
  402198:	lsl	x0, x0, #3
  40219c:	ldr	x1, [x21, x0]
  4021a0:	add	x0, x21, x0
  4021a4:	add	x21, x21, #0x10
  4021a8:	str	x1, [x0, #16]
  4021ac:	b	40213c <ferror@plt+0x6ac>
  4021b0:	ldrb	w0, [x19, #233]
  4021b4:	cbz	w0, 4021e8 <ferror@plt+0x758>
  4021b8:	ldr	x1, [x19, #88]
  4021bc:	adrp	x0, 402000 <ferror@plt+0x570>
  4021c0:	add	x0, x0, #0x8b0
  4021c4:	cmp	x1, x0
  4021c8:	b.ne	402210 <ferror@plt+0x780>  // b.any
  4021cc:	mov	w0, #0x8                   	// #8
  4021d0:	str	w0, [x19, #20]
  4021d4:	mov	w0, #0x7                   	// #7
  4021d8:	str	w0, [x19, #16]
  4021dc:	adrp	x0, 402000 <ferror@plt+0x570>
  4021e0:	add	x0, x0, #0x9f8
  4021e4:	str	x0, [x19, #88]
  4021e8:	ldrb	w0, [x19, #65]
  4021ec:	cbz	w0, 40221c <ferror@plt+0x78c>
  4021f0:	ldp	x0, x1, [x19, #208]
  4021f4:	adds	x0, x0, x1
  4021f8:	str	x0, [x19, #240]
  4021fc:	b.cc	40221c <ferror@plt+0x78c>  // b.lo, b.ul, b.last
  402200:	adrp	x1, 408000 <ferror@plt+0x6570>
  402204:	mov	w2, #0x5                   	// #5
  402208:	add	x1, x1, #0x882
  40220c:	b	401fac <ferror@plt+0x51c>
  402210:	adrp	x0, 402000 <ferror@plt+0x570>
  402214:	add	x0, x0, #0xa40
  402218:	b	4021e4 <ferror@plt+0x754>
  40221c:	ldr	x0, [x24, #712]
  402220:	cbnz	x0, 402230 <ferror@plt+0x7a0>
  402224:	adrp	x0, 408000 <ferror@plt+0x6570>
  402228:	add	x0, x0, #0x8a7
  40222c:	bl	403c5c <ferror@plt+0x21cc>
  402230:	cmp	w28, #0x0
  402234:	b.le	40232c <ferror@plt+0x89c>
  402238:	ldrsw	x1, [x26, #672]
  40223c:	add	x21, x21, x1, lsl #3
  402240:	str	x21, [x19, #40]
  402244:	bl	403524 <ferror@plt+0x1a94>
  402248:	and	w23, w0, #0xff
  40224c:	ldr	x0, [x19, #56]
  402250:	cbz	x0, 402408 <ferror@plt+0x978>
  402254:	ldr	x0, [x19, #208]
  402258:	bl	4039dc <ferror@plt+0x1f4c>
  40225c:	and	w23, w23, w0
  402260:	ldr	x0, [x19, #56]
  402264:	cbz	x0, 402408 <ferror@plt+0x978>
  402268:	ldrb	w0, [x19, #233]
  40226c:	cbz	w0, 402334 <ferror@plt+0x8a4>
  402270:	ldr	x1, [sp, #104]
  402274:	ldr	x0, [x19, #208]
  402278:	sub	x0, x1, x0
  40227c:	str	x0, [x19, #24]
  402280:	bl	4028b4 <ferror@plt+0xe24>
  402284:	sxtw	x21, w0
  402288:	cbz	w27, 402370 <ferror@plt+0x8e0>
  40228c:	sxtw	x26, w21
  402290:	cbz	x25, 40233c <ferror@plt+0x8ac>
  402294:	udiv	x0, x25, x26
  402298:	msub	x0, x0, x26, x25
  40229c:	cbnz	x0, 40233c <ferror@plt+0x8ac>
  4022a0:	str	x25, [x19, #72]
  4022a4:	ldr	x5, [x24, #712]
  4022a8:	mov	x2, #0x28                  	// #40
  4022ac:	ldr	x0, [x19, #8]
  4022b0:	mov	x4, #0x0                   	// #0
  4022b4:	ldr	x1, [x19, #72]
  4022b8:	mov	x3, x0
  4022bc:	madd	x5, x5, x2, x0
  4022c0:	cmp	x3, x5
  4022c4:	b.ne	402398 <ferror@plt+0x908>  // b.any
  4022c8:	cmp	x3, x0
  4022cc:	b.ne	4023c0 <ferror@plt+0x930>  // b.any
  4022d0:	ldrb	w21, [x19, #66]
  4022d4:	cbz	w21, 4025b4 <ferror@plt+0xb24>
  4022d8:	ldr	x0, [x19, #224]
  4022dc:	mov	x1, #0x64                  	// #100
  4022e0:	adrp	x25, 408000 <ferror@plt+0x6570>
  4022e4:	add	x25, x25, #0xa0c
  4022e8:	cmp	x0, #0x64
  4022ec:	csel	x0, x0, x1, cs  // cs = hs, nlast
  4022f0:	str	x0, [sp, #144]
  4022f4:	bl	4067f8 <ferror@plt+0x4d68>
  4022f8:	mov	x20, x0
  4022fc:	ldr	x24, [x19, #208]
  402300:	ldrb	w0, [x19, #65]
  402304:	cbz	w0, 402324 <ferror@plt+0x894>
  402308:	ldr	x1, [x19, #224]
  40230c:	ldr	x0, [x19, #240]
  402310:	cmp	x0, x1
  402314:	b.cc	40259c <ferror@plt+0xb0c>  // b.lo, b.ul, b.last
  402318:	sub	x0, x0, x1
  40231c:	cmp	x0, x24
  402320:	b.ls	40259c <ferror@plt+0xb0c>  // b.plast
  402324:	mov	x22, #0x0                   	// #0
  402328:	b	402464 <ferror@plt+0x9d4>
  40232c:	add	x21, x22, #0x260
  402330:	b	402240 <ferror@plt+0x7b0>
  402334:	mov	x0, #0x0                   	// #0
  402338:	b	40227c <ferror@plt+0x7ec>
  40233c:	mov	w2, #0x5                   	// #5
  402340:	adrp	x1, 408000 <ferror@plt+0x6570>
  402344:	mov	x0, #0x0                   	// #0
  402348:	add	x1, x1, #0x8aa
  40234c:	bl	401a10 <dcgettext@plt>
  402350:	mov	x2, x0
  402354:	mov	w4, w21
  402358:	mov	x3, x25
  40235c:	mov	w1, #0x0                   	// #0
  402360:	mov	w0, #0x0                   	// #0
  402364:	bl	401710 <error@plt>
  402368:	str	x26, [x19, #72]
  40236c:	b	4022a4 <ferror@plt+0x814>
  402370:	cmp	w21, #0xf
  402374:	b.gt	402390 <ferror@plt+0x900>
  402378:	mov	w0, #0x10                  	// #16
  40237c:	sdiv	w0, w0, w21
  402380:	mul	w0, w0, w21
  402384:	sxtw	x0, w0
  402388:	str	x0, [x19, #72]
  40238c:	b	4022a4 <ferror@plt+0x814>
  402390:	str	x21, [x19, #72]
  402394:	b	4022a4 <ferror@plt+0x814>
  402398:	ldr	w2, [x3, #4]
  40239c:	add	x3, x3, #0x28
  4023a0:	ldur	w6, [x3, #-12]
  4023a4:	ldrsw	x2, [x22, x2, lsl #2]
  4023a8:	udiv	x2, x1, x2
  4023ac:	madd	w2, w6, w2, w2
  4023b0:	sxtw	x6, w2
  4023b4:	cmp	x4, w2, sxtw
  4023b8:	csel	x4, x4, x6, cs  // cs = hs, nlast
  4023bc:	b	4022c0 <ferror@plt+0x830>
  4023c0:	ldr	w2, [x0, #4]
  4023c4:	add	x0, x0, #0x28
  4023c8:	ldrsw	x2, [x22, x2, lsl #2]
  4023cc:	udiv	x5, x1, x2
  4023d0:	ldur	w2, [x0, #-12]
  4023d4:	msub	w2, w2, w5, w4
  4023d8:	stur	w2, [x0, #-8]
  4023dc:	b	4022c8 <ferror@plt+0x838>
  4023e0:	add	x0, sp, #0x88
  4023e4:	bl	40377c <ferror@plt+0x1cec>
  4023e8:	ldr	w26, [sp, #136]
  4023ec:	and	w21, w21, w0
  4023f0:	add	x24, x24, #0x1
  4023f4:	tbz	w26, #31, 40244c <ferror@plt+0x9bc>
  4023f8:	mov	x0, x20
  4023fc:	bl	4019b0 <free@plt>
  402400:	and	w21, w23, w21
  402404:	and	w23, w21, #0x1
  402408:	ldrb	w0, [x19, #64]
  40240c:	cbz	w0, 40275c <ferror@plt+0xccc>
  402410:	adrp	x0, 41b000 <ferror@plt+0x19570>
  402414:	ldr	x0, [x0, #688]
  402418:	bl	407070 <ferror@plt+0x55e0>
  40241c:	cmn	w0, #0x1
  402420:	b.ne	40275c <ferror@plt+0xccc>  // b.any
  402424:	bl	401a70 <__errno_location@plt>
  402428:	ldr	w19, [x0]
  40242c:	mov	w2, #0x5                   	// #5
  402430:	adrp	x1, 407000 <ferror@plt+0x5570>
  402434:	mov	x0, #0x0                   	// #0
  402438:	add	x1, x1, #0x773
  40243c:	bl	401a10 <dcgettext@plt>
  402440:	mov	x2, x0
  402444:	mov	w1, w19
  402448:	b	401fbc <ferror@plt+0x52c>
  40244c:	bl	401970 <__ctype_b_loc@plt>
  402450:	ldr	x0, [x0]
  402454:	ldrh	w0, [x0, w26, sxtw #1]
  402458:	tbz	w0, #14, 402300 <ferror@plt+0x870>
  40245c:	strb	w26, [x20, x22]
  402460:	add	x22, x22, #0x1
  402464:	ldr	x0, [x19, #224]
  402468:	cmp	x22, x0
  40246c:	b.cc	4023e0 <ferror@plt+0x950>  // b.lo, b.ul, b.last
  402470:	ldrb	w0, [x19, #65]
  402474:	cbz	w0, 4024c4 <ferror@plt+0xa34>
  402478:	ldr	x0, [x19, #240]
  40247c:	cmp	x24, x0
  402480:	b.cc	4024c4 <ferror@plt+0xa34>  // b.lo, b.ul, b.last
  402484:	ldr	x2, [x19, #88]
  402488:	strb	wzr, [x20, x22]
  40248c:	mvn	x0, x22
  402490:	adrp	x26, 407000 <ferror@plt+0x5570>
  402494:	add	x0, x0, x24
  402498:	mov	x22, x20
  40249c:	add	x26, x26, #0x76d
  4024a0:	mov	w1, #0x20                  	// #32
  4024a4:	adrp	x27, 41b000 <ferror@plt+0x19570>
  4024a8:	blr	x2
  4024ac:	ldrb	w0, [x22]
  4024b0:	str	w0, [sp, #136]
  4024b4:	cbnz	w0, 40251c <ferror@plt+0xa8c>
  4024b8:	mov	w0, #0xa                   	// #10
  4024bc:	bl	401860 <putchar_unlocked@plt>
  4024c0:	b	402300 <ferror@plt+0x870>
  4024c4:	ldr	x0, [sp, #144]
  4024c8:	cmp	x0, x22
  4024cc:	b.ne	4024e0 <ferror@plt+0xa50>  // b.any
  4024d0:	mov	x0, x20
  4024d4:	add	x1, sp, #0x90
  4024d8:	bl	406930 <ferror@plt+0x4ea0>
  4024dc:	mov	x20, x0
  4024e0:	add	x0, sp, #0x88
  4024e4:	bl	40377c <ferror@plt+0x1cec>
  4024e8:	ldr	w26, [sp, #136]
  4024ec:	and	w21, w21, w0
  4024f0:	add	x24, x24, #0x1
  4024f4:	cmp	w26, #0x0
  4024f8:	b.lt	4023f8 <ferror@plt+0x968>  // b.tstop
  4024fc:	b.eq	402484 <ferror@plt+0x9f4>  // b.none
  402500:	bl	401970 <__ctype_b_loc@plt>
  402504:	ldr	x0, [x0]
  402508:	ldrh	w0, [x0, w26, sxtw #1]
  40250c:	tbz	w0, #14, 402300 <ferror@plt+0x870>
  402510:	strb	w26, [x20, x22]
  402514:	add	x22, x22, #0x1
  402518:	b	402470 <ferror@plt+0x9e0>
  40251c:	sub	w2, w0, #0x7
  402520:	ldr	x1, [x27, #680]
  402524:	cmp	w2, #0x6
  402528:	b.hi	402594 <ferror@plt+0xb04>  // b.pmore
  40252c:	ldrb	w0, [x25, w2, uxtw]
  402530:	adr	x2, 40253c <ferror@plt+0xaac>
  402534:	add	x0, x2, w0, sxtb #2
  402538:	br	x0
  40253c:	adrp	x0, 407000 <ferror@plt+0x5570>
  402540:	add	x0, x0, #0x770
  402544:	bl	401a20 <fputs_unlocked@plt>
  402548:	add	x22, x22, #0x1
  40254c:	b	4024ac <ferror@plt+0xa1c>
  402550:	adrp	x0, 407000 <ferror@plt+0x5570>
  402554:	add	x0, x0, #0x75e
  402558:	b	402544 <ferror@plt+0xab4>
  40255c:	adrp	x0, 407000 <ferror@plt+0x5570>
  402560:	add	x0, x0, #0x761
  402564:	b	402544 <ferror@plt+0xab4>
  402568:	adrp	x0, 407000 <ferror@plt+0x5570>
  40256c:	add	x0, x0, #0x764
  402570:	b	402544 <ferror@plt+0xab4>
  402574:	adrp	x0, 407000 <ferror@plt+0x5570>
  402578:	add	x0, x0, #0x767
  40257c:	b	402544 <ferror@plt+0xab4>
  402580:	adrp	x0, 407000 <ferror@plt+0x5570>
  402584:	add	x0, x0, #0x76a
  402588:	b	402544 <ferror@plt+0xab4>
  40258c:	mov	x0, x26
  402590:	b	402544 <ferror@plt+0xab4>
  402594:	bl	4017a0 <putc_unlocked@plt>
  402598:	b	402548 <ferror@plt+0xab8>
  40259c:	mov	x0, x20
  4025a0:	bl	4019b0 <free@plt>
  4025a4:	mov	w0, #0x0                   	// #0
  4025a8:	bl	403634 <ferror@plt+0x1ba4>
  4025ac:	and	w21, w21, w0
  4025b0:	b	402400 <ferror@plt+0x970>
  4025b4:	mov	x0, #0x2                   	// #2
  4025b8:	bl	406828 <ferror@plt+0x4d98>
  4025bc:	mov	x26, x0
  4025c0:	ldrb	w24, [x19, #65]
  4025c4:	ldr	x0, [x19, #72]
  4025c8:	ldr	x25, [x19, #208]
  4025cc:	add	x0, x26, x0
  4025d0:	stp	x26, x0, [sp, #144]
  4025d4:	cbz	w24, 4026f8 <ferror@plt+0xc68>
  4025d8:	add	x20, sp, #0x90
  4025dc:	ldr	x0, [x19, #240]
  4025e0:	cmp	x0, x25
  4025e4:	b.hi	402684 <ferror@plt+0xbf4>  // b.pmore
  4025e8:	str	xzr, [sp, #136]
  4025ec:	ldr	x20, [sp, #136]
  4025f0:	cbz	x20, 402644 <ferror@plt+0xbb4>
  4025f4:	bl	4028b4 <ferror@plt+0xe24>
  4025f8:	sxtw	x1, w0
  4025fc:	sub	x2, x20, #0x1
  402600:	add	x22, sp, #0x90
  402604:	add	x2, x2, w0, sxtw
  402608:	ldr	x27, [x22, w21, sxtw #3]
  40260c:	udiv	x2, x2, x1
  402610:	add	x0, x27, x20
  402614:	mul	x2, x2, x1
  402618:	mov	w1, #0x0                   	// #0
  40261c:	sub	x2, x2, x20
  402620:	bl	401850 <memset@plt>
  402624:	eor	w1, w21, #0x1
  402628:	mov	x0, x25
  40262c:	mov	x3, x27
  402630:	ldr	x2, [x22, w1, sxtw #3]
  402634:	mov	x1, x20
  402638:	bl	4037f8 <ferror@plt+0x1d68>
  40263c:	ldr	x0, [sp, #136]
  402640:	add	x25, x25, x0
  402644:	ldr	x2, [x19, #88]
  402648:	mov	x0, x25
  40264c:	mov	w1, #0xa                   	// #10
  402650:	blr	x2
  402654:	ldrb	w0, [x19, #65]
  402658:	cbz	w0, 402674 <ferror@plt+0xbe4>
  40265c:	ldr	x0, [x19, #240]
  402660:	cmp	x25, x0
  402664:	b.cc	402674 <ferror@plt+0xbe4>  // b.lo, b.ul, b.last
  402668:	mov	w0, #0x0                   	// #0
  40266c:	bl	403634 <ferror@plt+0x1ba4>
  402670:	and	w24, w24, w0
  402674:	mov	x0, x26
  402678:	mov	w21, w24
  40267c:	bl	4019b0 <free@plt>
  402680:	b	402400 <ferror@plt+0x970>
  402684:	ldr	x3, [x19, #72]
  402688:	sub	x0, x0, x25
  40268c:	ldr	x27, [x20, w21, sxtw #3]
  402690:	cmp	x0, x3
  402694:	csel	x0, x0, x3, ls  // ls = plast
  402698:	add	x2, sp, #0x88
  40269c:	mov	x1, x27
  4026a0:	bl	403b84 <ferror@plt+0x20f4>
  4026a4:	and	w24, w24, w0
  4026a8:	ldr	x0, [x19, #72]
  4026ac:	ldr	x1, [sp, #136]
  4026b0:	cmp	x1, x0
  4026b4:	b.cc	4025ec <ferror@plt+0xb5c>  // b.lo, b.ul, b.last
  4026b8:	b.eq	4026d8 <ferror@plt+0xc48>  // b.none
  4026bc:	add	x3, x22, #0x440
  4026c0:	mov	w2, #0x576                 	// #1398
  4026c4:	adrp	x1, 407000 <ferror@plt+0x5570>
  4026c8:	adrp	x0, 408000 <ferror@plt+0x6570>
  4026cc:	add	x1, x1, #0x7ca
  4026d0:	add	x0, x0, #0x8d7
  4026d4:	b	401e10 <ferror@plt+0x380>
  4026d8:	eor	w21, w21, #0x1
  4026dc:	mov	x0, x25
  4026e0:	mov	x3, x27
  4026e4:	ldr	x2, [x20, w21, sxtw #3]
  4026e8:	bl	4037f8 <ferror@plt+0x1d68>
  4026ec:	ldr	x0, [sp, #136]
  4026f0:	add	x25, x25, x0
  4026f4:	b	4025dc <ferror@plt+0xb4c>
  4026f8:	add	x27, sp, #0x90
  4026fc:	ldr	x0, [x19, #72]
  402700:	add	x2, sp, #0x88
  402704:	ldr	x28, [x27, w21, sxtw #3]
  402708:	mov	x1, x28
  40270c:	bl	403b84 <ferror@plt+0x20f4>
  402710:	and	w24, w0, #0xff
  402714:	ldr	x0, [x19, #72]
  402718:	and	w24, w24, w20
  40271c:	ldr	x1, [sp, #136]
  402720:	cmp	x1, x0
  402724:	b.cc	4025ec <ferror@plt+0xb5c>  // b.lo, b.ul, b.last
  402728:	b.eq	402738 <ferror@plt+0xca8>  // b.none
  40272c:	add	x3, x22, #0x440
  402730:	mov	w2, #0x584                 	// #1412
  402734:	b	4026c4 <ferror@plt+0xc34>
  402738:	eor	w21, w21, #0x1
  40273c:	mov	x0, x25
  402740:	mov	x3, x28
  402744:	mov	w20, w24
  402748:	ldr	x2, [x27, w21, sxtw #3]
  40274c:	bl	4037f8 <ferror@plt+0x1d68>
  402750:	ldr	x0, [sp, #136]
  402754:	add	x25, x25, x0
  402758:	b	4026fc <ferror@plt+0xc6c>
  40275c:	eor	w0, w23, #0x1
  402760:	ldp	x19, x20, [sp, #16]
  402764:	ldp	x21, x22, [sp, #32]
  402768:	ldp	x23, x24, [sp, #48]
  40276c:	ldp	x25, x26, [sp, #64]
  402770:	ldp	x27, x28, [sp, #80]
  402774:	ldp	x29, x30, [sp], #160
  402778:	ret
  40277c:	mov	w0, #0x1                   	// #1
  402780:	b	402760 <ferror@plt+0xcd0>
  402784:	mov	x29, #0x0                   	// #0
  402788:	mov	x30, #0x0                   	// #0
  40278c:	mov	x5, x0
  402790:	ldr	x1, [sp]
  402794:	add	x2, sp, #0x8
  402798:	mov	x6, sp
  40279c:	movz	x0, #0x0, lsl #48
  4027a0:	movk	x0, #0x0, lsl #32
  4027a4:	movk	x0, #0x40, lsl #16
  4027a8:	movk	x0, #0x1aa0
  4027ac:	movz	x3, #0x0, lsl #48
  4027b0:	movk	x3, #0x0, lsl #32
  4027b4:	movk	x3, #0x40, lsl #16
  4027b8:	movk	x3, #0x7608
  4027bc:	movz	x4, #0x0, lsl #48
  4027c0:	movk	x4, #0x0, lsl #32
  4027c4:	movk	x4, #0x40, lsl #16
  4027c8:	movk	x4, #0x7688
  4027cc:	bl	401820 <__libc_start_main@plt>
  4027d0:	bl	4018e0 <abort@plt>
  4027d4:	adrp	x0, 41a000 <ferror@plt+0x18570>
  4027d8:	ldr	x0, [x0, #4064]
  4027dc:	cbz	x0, 4027e4 <ferror@plt+0xd54>
  4027e0:	b	4018c0 <__gmon_start__@plt>
  4027e4:	ret
  4027e8:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4027ec:	add	x1, x0, #0x288
  4027f0:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4027f4:	add	x0, x0, #0x288
  4027f8:	cmp	x1, x0
  4027fc:	b.eq	402828 <ferror@plt+0xd98>  // b.none
  402800:	sub	sp, sp, #0x10
  402804:	adrp	x1, 407000 <ferror@plt+0x5570>
  402808:	ldr	x1, [x1, #1736]
  40280c:	str	x1, [sp, #8]
  402810:	cbz	x1, 402820 <ferror@plt+0xd90>
  402814:	mov	x16, x1
  402818:	add	sp, sp, #0x10
  40281c:	br	x16
  402820:	add	sp, sp, #0x10
  402824:	ret
  402828:	ret
  40282c:	adrp	x0, 41b000 <ferror@plt+0x19570>
  402830:	add	x1, x0, #0x288
  402834:	adrp	x0, 41b000 <ferror@plt+0x19570>
  402838:	add	x0, x0, #0x288
  40283c:	sub	x1, x1, x0
  402840:	mov	x2, #0x2                   	// #2
  402844:	asr	x1, x1, #3
  402848:	sdiv	x1, x1, x2
  40284c:	cbz	x1, 402878 <ferror@plt+0xde8>
  402850:	sub	sp, sp, #0x10
  402854:	adrp	x2, 407000 <ferror@plt+0x5570>
  402858:	ldr	x2, [x2, #1744]
  40285c:	str	x2, [sp, #8]
  402860:	cbz	x2, 402870 <ferror@plt+0xde0>
  402864:	mov	x16, x2
  402868:	add	sp, sp, #0x10
  40286c:	br	x16
  402870:	add	sp, sp, #0x10
  402874:	ret
  402878:	ret
  40287c:	stp	x29, x30, [sp, #-32]!
  402880:	mov	x29, sp
  402884:	str	x19, [sp, #16]
  402888:	adrp	x19, 41b000 <ferror@plt+0x19570>
  40288c:	ldrb	w0, [x19, #704]
  402890:	cbnz	w0, 4028a0 <ferror@plt+0xe10>
  402894:	bl	4027e8 <ferror@plt+0xd58>
  402898:	mov	w0, #0x1                   	// #1
  40289c:	strb	w0, [x19, #704]
  4028a0:	ldr	x19, [sp, #16]
  4028a4:	ldp	x29, x30, [sp], #32
  4028a8:	ret
  4028ac:	b	40282c <ferror@plt+0xd9c>
  4028b0:	ret
  4028b4:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4028b8:	add	x1, x0, #0x2c8
  4028bc:	adrp	x5, 408000 <ferror@plt+0x6570>
  4028c0:	add	x5, x5, #0xa18
  4028c4:	ldr	x7, [x0, #712]
  4028c8:	mov	x2, #0x0                   	// #0
  4028cc:	ldr	x6, [x1, #8]
  4028d0:	mov	w0, #0x1                   	// #1
  4028d4:	mov	x8, #0x28                  	// #40
  4028d8:	add	x6, x6, #0x4
  4028dc:	cmp	x7, x2
  4028e0:	b.ne	4028e8 <ferror@plt+0xe58>  // b.any
  4028e4:	ret
  4028e8:	mul	x1, x2, x8
  4028ec:	sxtw	x0, w0
  4028f0:	mov	x4, x0
  4028f4:	ldr	w1, [x6, x1]
  4028f8:	ldrsw	x3, [x5, x1, lsl #2]
  4028fc:	mov	x1, x3
  402900:	udiv	x10, x4, x1
  402904:	mov	x9, x1
  402908:	msub	x1, x10, x1, x4
  40290c:	mov	x4, x9
  402910:	cbnz	x1, 402900 <ferror@plt+0xe70>
  402914:	udiv	x3, x3, x9
  402918:	add	x2, x2, #0x1
  40291c:	mul	w0, w3, w0
  402920:	b	4028dc <ferror@plt+0xe4c>
  402924:	stp	x29, x30, [sp, #-48]!
  402928:	adrp	x3, 41b000 <ferror@plt+0x19570>
  40292c:	add	x3, x3, #0x2c8
  402930:	mov	x29, sp
  402934:	strb	w1, [sp, #39]
  402938:	add	x2, sp, #0x27
  40293c:	ldrsw	x1, [x3, #16]
  402940:	ldr	w3, [x3, #20]
  402944:	strb	wzr, [sp, #40]
  402948:	sub	x1, x2, x1
  40294c:	cmp	w3, #0xa
  402950:	b.eq	4029a8 <ferror@plt+0xf18>  // b.none
  402954:	cmp	w3, #0x10
  402958:	b.eq	4029d0 <ferror@plt+0xf40>  // b.none
  40295c:	cmp	w3, #0x8
  402960:	b.ne	402978 <ferror@plt+0xee8>  // b.any
  402964:	and	w3, w0, #0x7
  402968:	lsr	x0, x0, #3
  40296c:	add	w3, w3, #0x30
  402970:	strb	w3, [x2, #-1]!
  402974:	cbnz	x0, 402964 <ferror@plt+0xed4>
  402978:	mov	x0, x2
  40297c:	mov	w3, #0x30                  	// #48
  402980:	cmp	x0, x1
  402984:	b.hi	4029f0 <ferror@plt+0xf60>  // b.pmore
  402988:	subs	x0, x1, x2
  40298c:	adrp	x1, 41b000 <ferror@plt+0x19570>
  402990:	csel	x0, x0, xzr, ls  // ls = plast
  402994:	ldr	x1, [x1, #680]
  402998:	add	x0, x2, x0
  40299c:	bl	401a20 <fputs_unlocked@plt>
  4029a0:	ldp	x29, x30, [sp], #48
  4029a4:	ret
  4029a8:	mov	x5, #0xa                   	// #10
  4029ac:	udiv	x4, x0, x5
  4029b0:	msub	x3, x4, x5, x0
  4029b4:	add	w3, w3, #0x30
  4029b8:	strb	w3, [x2, #-1]!
  4029bc:	mov	x3, x0
  4029c0:	mov	x0, x4
  4029c4:	cmp	x3, #0x9
  4029c8:	b.hi	4029ac <ferror@plt+0xf1c>  // b.pmore
  4029cc:	b	402978 <ferror@plt+0xee8>
  4029d0:	adrp	x3, 407000 <ferror@plt+0x5570>
  4029d4:	add	x3, x3, #0x737
  4029d8:	and	x4, x0, #0xf
  4029dc:	lsr	x0, x0, #4
  4029e0:	ldrb	w4, [x3, x4]
  4029e4:	strb	w4, [x2, #-1]!
  4029e8:	cbnz	x0, 4029d8 <ferror@plt+0xf48>
  4029ec:	b	402978 <ferror@plt+0xee8>
  4029f0:	strb	w3, [x0, #-1]!
  4029f4:	b	402980 <ferror@plt+0xef0>
  4029f8:	stp	x29, x30, [sp, #-32]!
  4029fc:	mov	x29, sp
  402a00:	stp	x19, x20, [sp, #16]
  402a04:	and	w20, w1, #0xff
  402a08:	mov	x19, x0
  402a0c:	mov	w0, #0x28                  	// #40
  402a10:	bl	401860 <putchar_unlocked@plt>
  402a14:	mov	x0, x19
  402a18:	mov	w1, #0x29                  	// #41
  402a1c:	bl	402924 <ferror@plt+0xe94>
  402a20:	cbz	w20, 402a34 <ferror@plt+0xfa4>
  402a24:	mov	w0, w20
  402a28:	ldp	x19, x20, [sp, #16]
  402a2c:	ldp	x29, x30, [sp], #32
  402a30:	b	401860 <putchar_unlocked@plt>
  402a34:	ldp	x19, x20, [sp, #16]
  402a38:	ldp	x29, x30, [sp], #32
  402a3c:	ret
  402a40:	stp	x29, x30, [sp, #-32]!
  402a44:	mov	x29, sp
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	mov	x19, x0
  402a50:	and	w20, w1, #0xff
  402a54:	mov	w1, #0x20                  	// #32
  402a58:	bl	402924 <ferror@plt+0xe94>
  402a5c:	adrp	x0, 41b000 <ferror@plt+0x19570>
  402a60:	mov	w1, w20
  402a64:	ldr	x0, [x0, #736]
  402a68:	add	x0, x19, x0
  402a6c:	ldp	x19, x20, [sp, #16]
  402a70:	ldp	x29, x30, [sp], #32
  402a74:	b	4029f8 <ferror@plt+0xf68>
  402a78:	stp	x29, x30, [sp, #-32]!
  402a7c:	mov	x29, sp
  402a80:	stp	x19, x20, [sp, #16]
  402a84:	mov	x19, x0
  402a88:	ldrb	w0, [x0]
  402a8c:	cbz	w0, 402b14 <ferror@plt+0x1084>
  402a90:	mov	x20, x1
  402a94:	cmp	w0, #0x2b
  402a98:	b.ne	402aa0 <ferror@plt+0x1010>  // b.any
  402a9c:	add	x19, x19, #0x1
  402aa0:	mov	x0, x19
  402aa4:	mov	w1, #0x2e                  	// #46
  402aa8:	bl	4019d0 <strchr@plt>
  402aac:	cbnz	x0, 402b04 <ferror@plt+0x1074>
  402ab0:	ldrb	w0, [x19]
  402ab4:	cmp	w0, #0x30
  402ab8:	b.ne	402b0c <ferror@plt+0x107c>  // b.any
  402abc:	ldrb	w0, [x19, #1]
  402ac0:	mov	w2, #0x8                   	// #8
  402ac4:	and	w0, w0, #0xffffffdf
  402ac8:	and	w0, w0, #0xff
  402acc:	cmp	w0, #0x58
  402ad0:	mov	w0, #0x10                  	// #16
  402ad4:	csel	w2, w2, w0, ne  // ne = any
  402ad8:	mov	x3, x20
  402adc:	mov	x0, x19
  402ae0:	adrp	x4, 407000 <ferror@plt+0x5570>
  402ae4:	mov	x1, #0x0                   	// #0
  402ae8:	add	x4, x4, #0x748
  402aec:	bl	406d24 <ferror@plt+0x5294>
  402af0:	cmp	w0, #0x0
  402af4:	cset	w0, eq  // eq = none
  402af8:	ldp	x19, x20, [sp, #16]
  402afc:	ldp	x29, x30, [sp], #32
  402b00:	ret
  402b04:	mov	w2, #0xa                   	// #10
  402b08:	b	402ad8 <ferror@plt+0x1048>
  402b0c:	mov	w2, #0x8                   	// #8
  402b10:	b	402ad8 <ferror@plt+0x1048>
  402b14:	mov	w0, #0x0                   	// #0
  402b18:	b	402af8 <ferror@plt+0x1068>
  402b1c:	stp	x29, x30, [sp, #-112]!
  402b20:	mov	x29, sp
  402b24:	stp	x19, x20, [sp, #16]
  402b28:	sub	x20, x0, #0x1
  402b2c:	mov	x19, x0
  402b30:	stp	x27, x28, [sp, #80]
  402b34:	sxtw	x27, w5
  402b38:	stp	x21, x22, [sp, #32]
  402b3c:	adrp	x21, 408000 <ferror@plt+0x6570>
  402b40:	mul	x20, x20, x27
  402b44:	add	x21, x21, #0xa18
  402b48:	stp	x23, x24, [sp, #48]
  402b4c:	add	x21, x21, #0x24
  402b50:	mov	x23, x1
  402b54:	mov	x24, x2
  402b58:	stp	x25, x26, [sp, #64]
  402b5c:	adrp	x26, 407000 <ferror@plt+0x5570>
  402b60:	mov	w25, w4
  402b64:	add	x26, x26, #0x74b
  402b68:	mov	x22, #0x0                   	// #0
  402b6c:	sub	x0, x19, x22
  402b70:	cmp	x23, x0
  402b74:	b.cc	402b94 <ferror@plt+0x1104>  // b.lo, b.ul, b.last
  402b78:	ldp	x19, x20, [sp, #16]
  402b7c:	ldp	x21, x22, [sp, #32]
  402b80:	ldp	x23, x24, [sp, #48]
  402b84:	ldp	x25, x26, [sp, #64]
  402b88:	ldp	x27, x28, [sp, #80]
  402b8c:	ldp	x29, x30, [sp], #112
  402b90:	ret
  402b94:	udiv	x28, x20, x19
  402b98:	ldrb	w3, [x24, x22]
  402b9c:	and	w3, w3, #0x7f
  402ba0:	cmp	w3, #0x7f
  402ba4:	b.eq	402bec <ferror@plt+0x115c>  // b.none
  402ba8:	cmp	w3, #0x20
  402bac:	b.hi	402bdc <ferror@plt+0x114c>  // b.pmore
  402bb0:	ubfiz	x3, x3, #2, #7
  402bb4:	add	x2, x21, x3
  402bb8:	sub	w5, w5, w28
  402bbc:	adrp	x0, 407000 <ferror@plt+0x5570>
  402bc0:	add	w1, w5, w25
  402bc4:	add	x0, x0, #0x74f
  402bc8:	add	x22, x22, #0x1
  402bcc:	sub	x20, x20, x27
  402bd0:	bl	406ac8 <ferror@plt+0x5038>
  402bd4:	mov	w5, w28
  402bd8:	b	402b6c <ferror@plt+0x10dc>
  402bdc:	add	x2, sp, #0x68
  402be0:	strb	w3, [sp, #104]
  402be4:	strb	wzr, [sp, #105]
  402be8:	b	402bb8 <ferror@plt+0x1128>
  402bec:	mov	x2, x26
  402bf0:	b	402bb8 <ferror@plt+0x1128>
  402bf4:	stp	x29, x30, [sp, #-112]!
  402bf8:	mov	x29, sp
  402bfc:	stp	x19, x20, [sp, #16]
  402c00:	sub	x20, x0, #0x1
  402c04:	add	x19, x2, #0x7
  402c08:	stp	x27, x28, [sp, #80]
  402c0c:	sxtw	x27, w5
  402c10:	stp	x21, x22, [sp, #32]
  402c14:	mov	x21, x0
  402c18:	mul	x20, x20, x27
  402c1c:	mov	x22, x1
  402c20:	stp	x23, x24, [sp, #48]
  402c24:	mov	x24, x3
  402c28:	mov	x23, x0
  402c2c:	stp	x25, x26, [sp, #64]
  402c30:	adrp	x26, 41b000 <ferror@plt+0x19570>
  402c34:	mov	w25, w4
  402c38:	add	x26, x26, #0x2c8
  402c3c:	add	x3, sp, #0x68
  402c40:	cmp	x23, x22
  402c44:	b.hi	402c64 <ferror@plt+0x11d4>  // b.pmore
  402c48:	ldp	x19, x20, [sp, #16]
  402c4c:	ldp	x21, x22, [sp, #32]
  402c50:	ldp	x23, x24, [sp, #48]
  402c54:	ldp	x25, x26, [sp, #64]
  402c58:	ldp	x27, x28, [sp, #80]
  402c5c:	ldp	x29, x30, [sp], #112
  402c60:	ret
  402c64:	udiv	x28, x20, x21
  402c68:	ldrb	w0, [x26, #32]
  402c6c:	sub	x23, x23, #0x1
  402c70:	sub	w5, w5, w28
  402c74:	add	w1, w5, w25
  402c78:	cbz	w0, 402cb4 <ferror@plt+0x1224>
  402c7c:	mov	x0, #0x0                   	// #0
  402c80:	neg	x2, x0
  402c84:	ldrb	w2, [x19, x2]
  402c88:	strb	w2, [x0, x3]
  402c8c:	add	x0, x0, #0x1
  402c90:	cmp	x0, #0x8
  402c94:	b.ne	402c80 <ferror@plt+0x11f0>  // b.any
  402c98:	ldr	x2, [sp, #104]
  402c9c:	mov	x0, x24
  402ca0:	bl	406ac8 <ferror@plt+0x5038>
  402ca4:	sub	x20, x20, x27
  402ca8:	add	x19, x19, #0x8
  402cac:	mov	w5, w28
  402cb0:	b	402c3c <ferror@plt+0x11ac>
  402cb4:	ldur	x2, [x19, #-7]
  402cb8:	b	402c9c <ferror@plt+0x120c>
  402cbc:	stp	x29, x30, [sp, #-112]!
  402cc0:	mov	x29, sp
  402cc4:	stp	x19, x20, [sp, #16]
  402cc8:	sub	x20, x0, #0x1
  402ccc:	add	x19, x2, #0x7
  402cd0:	stp	x27, x28, [sp, #80]
  402cd4:	sxtw	x27, w5
  402cd8:	stp	x21, x22, [sp, #32]
  402cdc:	mov	x21, x0
  402ce0:	mul	x20, x20, x27
  402ce4:	mov	x22, x1
  402ce8:	stp	x23, x24, [sp, #48]
  402cec:	mov	x24, x3
  402cf0:	mov	x23, x0
  402cf4:	stp	x25, x26, [sp, #64]
  402cf8:	adrp	x26, 41b000 <ferror@plt+0x19570>
  402cfc:	mov	w25, w4
  402d00:	add	x26, x26, #0x2c8
  402d04:	add	x3, sp, #0x68
  402d08:	cmp	x23, x22
  402d0c:	b.hi	402d2c <ferror@plt+0x129c>  // b.pmore
  402d10:	ldp	x19, x20, [sp, #16]
  402d14:	ldp	x21, x22, [sp, #32]
  402d18:	ldp	x23, x24, [sp, #48]
  402d1c:	ldp	x25, x26, [sp, #64]
  402d20:	ldp	x27, x28, [sp, #80]
  402d24:	ldp	x29, x30, [sp], #112
  402d28:	ret
  402d2c:	udiv	x28, x20, x21
  402d30:	ldrb	w0, [x26, #32]
  402d34:	sub	x23, x23, #0x1
  402d38:	sub	w5, w5, w28
  402d3c:	add	w1, w5, w25
  402d40:	cbz	w0, 402d7c <ferror@plt+0x12ec>
  402d44:	mov	x0, #0x0                   	// #0
  402d48:	neg	x2, x0
  402d4c:	ldrb	w2, [x19, x2]
  402d50:	strb	w2, [x0, x3]
  402d54:	add	x0, x0, #0x1
  402d58:	cmp	x0, #0x8
  402d5c:	b.ne	402d48 <ferror@plt+0x12b8>  // b.any
  402d60:	ldr	x2, [sp, #104]
  402d64:	mov	x0, x24
  402d68:	bl	406ac8 <ferror@plt+0x5038>
  402d6c:	sub	x20, x20, x27
  402d70:	add	x19, x19, #0x8
  402d74:	mov	w5, w28
  402d78:	b	402d04 <ferror@plt+0x1274>
  402d7c:	ldur	x2, [x19, #-7]
  402d80:	b	402d64 <ferror@plt+0x12d4>
  402d84:	stp	x29, x30, [sp, #-112]!
  402d88:	mov	x29, sp
  402d8c:	stp	x19, x20, [sp, #16]
  402d90:	sub	x20, x0, #0x1
  402d94:	mov	x19, x2
  402d98:	stp	x27, x28, [sp, #80]
  402d9c:	sxtw	x28, w5
  402da0:	adrp	x27, 41b000 <ferror@plt+0x19570>
  402da4:	add	x27, x27, #0x2c8
  402da8:	stp	x21, x22, [sp, #32]
  402dac:	mul	x20, x20, x28
  402db0:	mov	x21, x0
  402db4:	stp	x23, x24, [sp, #48]
  402db8:	mov	x23, x1
  402dbc:	mov	x24, x0
  402dc0:	stp	x25, x26, [sp, #64]
  402dc4:	mov	x25, x3
  402dc8:	mov	w26, w4
  402dcc:	cmp	x24, x23
  402dd0:	b.hi	402df0 <ferror@plt+0x1360>  // b.pmore
  402dd4:	ldp	x19, x20, [sp, #16]
  402dd8:	ldp	x21, x22, [sp, #32]
  402ddc:	ldp	x23, x24, [sp, #48]
  402de0:	ldp	x25, x26, [sp, #64]
  402de4:	ldp	x27, x28, [sp, #80]
  402de8:	ldp	x29, x30, [sp], #112
  402dec:	ret
  402df0:	udiv	x3, x20, x21
  402df4:	ldrb	w0, [x27, #32]
  402df8:	sub	x24, x24, #0x1
  402dfc:	sub	w5, w5, w3
  402e00:	add	w1, w5, w26
  402e04:	cbz	w0, 402e4c <ferror@plt+0x13bc>
  402e08:	ldrb	w0, [x19, #3]
  402e0c:	bfxil	w22, w0, #0, #8
  402e10:	ldrb	w0, [x19, #2]
  402e14:	bfi	w22, w0, #8, #8
  402e18:	ldrb	w0, [x19, #1]
  402e1c:	bfi	w22, w0, #16, #8
  402e20:	ldrb	w0, [x19]
  402e24:	bfi	w22, w0, #24, #8
  402e28:	mov	w2, w22
  402e2c:	mov	x0, x25
  402e30:	str	x3, [sp, #104]
  402e34:	bl	406ac8 <ferror@plt+0x5038>
  402e38:	add	x19, x19, #0x4
  402e3c:	ldr	x3, [sp, #104]
  402e40:	sub	x20, x20, x28
  402e44:	mov	w5, w3
  402e48:	b	402dcc <ferror@plt+0x133c>
  402e4c:	ldr	w2, [x19]
  402e50:	b	402e2c <ferror@plt+0x139c>
  402e54:	stp	x29, x30, [sp, #-112]!
  402e58:	mov	x29, sp
  402e5c:	stp	x19, x20, [sp, #16]
  402e60:	sub	x20, x0, #0x1
  402e64:	mov	x19, x2
  402e68:	stp	x27, x28, [sp, #80]
  402e6c:	sxtw	x27, w5
  402e70:	stp	x21, x22, [sp, #32]
  402e74:	mov	x21, x0
  402e78:	mul	x20, x20, x27
  402e7c:	mov	x22, x1
  402e80:	stp	x23, x24, [sp, #48]
  402e84:	mov	x24, x3
  402e88:	mov	x23, x0
  402e8c:	stp	x25, x26, [sp, #64]
  402e90:	adrp	x26, 41b000 <ferror@plt+0x19570>
  402e94:	mov	w25, w4
  402e98:	add	x26, x26, #0x2c8
  402e9c:	cmp	x23, x22
  402ea0:	b.hi	402ec0 <ferror@plt+0x1430>  // b.pmore
  402ea4:	ldp	x19, x20, [sp, #16]
  402ea8:	ldp	x21, x22, [sp, #32]
  402eac:	ldp	x23, x24, [sp, #48]
  402eb0:	ldp	x25, x26, [sp, #64]
  402eb4:	ldp	x27, x28, [sp, #80]
  402eb8:	ldp	x29, x30, [sp], #112
  402ebc:	ret
  402ec0:	udiv	x3, x20, x21
  402ec4:	ldrb	w0, [x26, #32]
  402ec8:	sub	x23, x23, #0x1
  402ecc:	sub	w5, w5, w3
  402ed0:	add	w1, w5, w25
  402ed4:	cbz	w0, 402f0c <ferror@plt+0x147c>
  402ed8:	ldrb	w0, [x19, #1]
  402edc:	bfxil	w28, w0, #0, #8
  402ee0:	ldrb	w0, [x19]
  402ee4:	bfi	w28, w0, #8, #8
  402ee8:	and	w2, w28, #0xffff
  402eec:	mov	x0, x24
  402ef0:	str	x3, [sp, #104]
  402ef4:	bl	406ac8 <ferror@plt+0x5038>
  402ef8:	add	x19, x19, #0x2
  402efc:	ldr	x3, [sp, #104]
  402f00:	sub	x20, x20, x27
  402f04:	mov	w5, w3
  402f08:	b	402e9c <ferror@plt+0x140c>
  402f0c:	ldrh	w2, [x19]
  402f10:	b	402eec <ferror@plt+0x145c>
  402f14:	stp	x29, x30, [sp, #-112]!
  402f18:	mov	x29, sp
  402f1c:	stp	x19, x20, [sp, #16]
  402f20:	sub	x20, x0, #0x1
  402f24:	mov	x19, x2
  402f28:	stp	x27, x28, [sp, #80]
  402f2c:	sxtw	x27, w5
  402f30:	stp	x21, x22, [sp, #32]
  402f34:	mov	x21, x0
  402f38:	mul	x20, x20, x27
  402f3c:	mov	x22, x1
  402f40:	stp	x23, x24, [sp, #48]
  402f44:	mov	x24, x3
  402f48:	mov	x23, x0
  402f4c:	stp	x25, x26, [sp, #64]
  402f50:	adrp	x26, 41b000 <ferror@plt+0x19570>
  402f54:	mov	w25, w4
  402f58:	add	x26, x26, #0x2c8
  402f5c:	cmp	x23, x22
  402f60:	b.hi	402f80 <ferror@plt+0x14f0>  // b.pmore
  402f64:	ldp	x19, x20, [sp, #16]
  402f68:	ldp	x21, x22, [sp, #32]
  402f6c:	ldp	x23, x24, [sp, #48]
  402f70:	ldp	x25, x26, [sp, #64]
  402f74:	ldp	x27, x28, [sp, #80]
  402f78:	ldp	x29, x30, [sp], #112
  402f7c:	ret
  402f80:	udiv	x3, x20, x21
  402f84:	ldrb	w0, [x26, #32]
  402f88:	sub	x23, x23, #0x1
  402f8c:	sub	w5, w5, w3
  402f90:	add	w1, w5, w25
  402f94:	cbz	w0, 402fcc <ferror@plt+0x153c>
  402f98:	ldrb	w0, [x19, #1]
  402f9c:	bfxil	w28, w0, #0, #8
  402fa0:	ldrb	w0, [x19]
  402fa4:	bfi	w28, w0, #8, #8
  402fa8:	sxth	w2, w28
  402fac:	mov	x0, x24
  402fb0:	str	x3, [sp, #104]
  402fb4:	bl	406ac8 <ferror@plt+0x5038>
  402fb8:	add	x19, x19, #0x2
  402fbc:	ldr	x3, [sp, #104]
  402fc0:	sub	x20, x20, x27
  402fc4:	mov	w5, w3
  402fc8:	b	402f5c <ferror@plt+0x14cc>
  402fcc:	ldrsh	w2, [x19]
  402fd0:	b	402fac <ferror@plt+0x151c>
  402fd4:	stp	x29, x30, [sp, #-96]!
  402fd8:	mov	x29, sp
  402fdc:	stp	x19, x20, [sp, #16]
  402fe0:	sub	x20, x0, #0x1
  402fe4:	mov	x19, x0
  402fe8:	stp	x25, x26, [sp, #64]
  402fec:	sxtw	x26, w5
  402ff0:	mov	w25, w4
  402ff4:	stp	x21, x22, [sp, #32]
  402ff8:	mov	x22, x1
  402ffc:	mul	x20, x20, x26
  403000:	stp	x23, x24, [sp, #48]
  403004:	mov	x23, x2
  403008:	mov	x24, x3
  40300c:	mov	x21, #0x0                   	// #0
  403010:	str	x27, [sp, #80]
  403014:	sub	x0, x19, x21
  403018:	cmp	x22, x0
  40301c:	b.cc	40303c <ferror@plt+0x15ac>  // b.lo, b.ul, b.last
  403020:	ldp	x19, x20, [sp, #16]
  403024:	ldp	x21, x22, [sp, #32]
  403028:	ldp	x23, x24, [sp, #48]
  40302c:	ldp	x25, x26, [sp, #64]
  403030:	ldr	x27, [sp, #80]
  403034:	ldp	x29, x30, [sp], #96
  403038:	ret
  40303c:	udiv	x27, x20, x19
  403040:	ldrb	w2, [x23, x21]
  403044:	mov	x0, x24
  403048:	add	x21, x21, #0x1
  40304c:	sub	x20, x20, x26
  403050:	sub	w5, w5, w27
  403054:	add	w1, w5, w25
  403058:	bl	406ac8 <ferror@plt+0x5038>
  40305c:	mov	w5, w27
  403060:	b	403014 <ferror@plt+0x1584>
  403064:	stp	x29, x30, [sp, #-96]!
  403068:	mov	x29, sp
  40306c:	stp	x19, x20, [sp, #16]
  403070:	sub	x20, x0, #0x1
  403074:	mov	x19, x0
  403078:	stp	x25, x26, [sp, #64]
  40307c:	sxtw	x26, w5
  403080:	mov	w25, w4
  403084:	stp	x21, x22, [sp, #32]
  403088:	mov	x22, x1
  40308c:	mul	x20, x20, x26
  403090:	stp	x23, x24, [sp, #48]
  403094:	mov	x23, x2
  403098:	mov	x24, x3
  40309c:	mov	x21, #0x0                   	// #0
  4030a0:	str	x27, [sp, #80]
  4030a4:	sub	x0, x19, x21
  4030a8:	cmp	x22, x0
  4030ac:	b.cc	4030cc <ferror@plt+0x163c>  // b.lo, b.ul, b.last
  4030b0:	ldp	x19, x20, [sp, #16]
  4030b4:	ldp	x21, x22, [sp, #32]
  4030b8:	ldp	x23, x24, [sp, #48]
  4030bc:	ldp	x25, x26, [sp, #64]
  4030c0:	ldr	x27, [sp, #80]
  4030c4:	ldp	x29, x30, [sp], #96
  4030c8:	ret
  4030cc:	udiv	x27, x20, x19
  4030d0:	ldrsb	w2, [x23, x21]
  4030d4:	mov	x0, x24
  4030d8:	add	x21, x21, #0x1
  4030dc:	sub	x20, x20, x26
  4030e0:	sub	w5, w5, w27
  4030e4:	add	w1, w5, w25
  4030e8:	bl	406ac8 <ferror@plt+0x5038>
  4030ec:	mov	w5, w27
  4030f0:	b	4030a4 <ferror@plt+0x1614>
  4030f4:	stp	x29, x30, [sp, #-176]!
  4030f8:	mov	x29, sp
  4030fc:	stp	x21, x22, [sp, #32]
  403100:	sub	x21, x0, #0x1
  403104:	mov	x22, x0
  403108:	stp	x25, x26, [sp, #64]
  40310c:	mov	w26, w4
  403110:	sxtw	x4, w5
  403114:	adrp	x25, 407000 <ferror@plt+0x5570>
  403118:	add	x25, x25, #0x74f
  40311c:	stp	x19, x20, [sp, #16]
  403120:	add	x20, x2, #0xf
  403124:	mul	x21, x21, x4
  403128:	stp	x23, x24, [sp, #48]
  40312c:	mov	x23, x1
  403130:	mov	x24, x0
  403134:	stp	x27, x28, [sp, #80]
  403138:	adrp	x27, 41b000 <ferror@plt+0x19570>
  40313c:	add	x28, sp, #0x70
  403140:	add	x27, x27, #0x2c8
  403144:	cmp	x24, x23
  403148:	b.hi	403168 <ferror@plt+0x16d8>  // b.pmore
  40314c:	ldp	x19, x20, [sp, #16]
  403150:	ldp	x21, x22, [sp, #32]
  403154:	ldp	x23, x24, [sp, #48]
  403158:	ldp	x25, x26, [sp, #64]
  40315c:	ldp	x27, x28, [sp, #80]
  403160:	ldp	x29, x30, [sp], #176
  403164:	ret
  403168:	udiv	x6, x21, x22
  40316c:	ldrb	w0, [x27, #32]
  403170:	sub	x24, x24, #0x1
  403174:	sub	w5, w5, w6
  403178:	add	w19, w5, w26
  40317c:	cbz	w0, 4031dc <ferror@plt+0x174c>
  403180:	mov	x0, #0x0                   	// #0
  403184:	neg	x1, x0
  403188:	ldrb	w1, [x20, x1]
  40318c:	strb	w1, [x28, x0]
  403190:	add	x0, x0, #0x1
  403194:	cmp	x0, #0x10
  403198:	b.ne	403184 <ferror@plt+0x16f4>  // b.any
  40319c:	ldr	q0, [sp, #112]
  4031a0:	mov	w3, #0x0                   	// #0
  4031a4:	mov	w2, #0x0                   	// #0
  4031a8:	mov	x1, #0x3c                  	// #60
  4031ac:	mov	x0, x28
  4031b0:	stp	x4, x6, [sp, #96]
  4031b4:	bl	404c84 <ferror@plt+0x31f4>
  4031b8:	mov	x2, x28
  4031bc:	mov	w1, w19
  4031c0:	mov	x0, x25
  4031c4:	bl	406ac8 <ferror@plt+0x5038>
  4031c8:	add	x20, x20, #0x10
  4031cc:	ldp	x4, x6, [sp, #96]
  4031d0:	sub	x21, x21, x4
  4031d4:	mov	w5, w6
  4031d8:	b	403144 <ferror@plt+0x16b4>
  4031dc:	sub	x0, x20, #0xf
  4031e0:	ldr	q0, [x0]
  4031e4:	b	4031a0 <ferror@plt+0x1710>
  4031e8:	stp	x29, x30, [sp, #-160]!
  4031ec:	mov	x29, sp
  4031f0:	stp	x21, x22, [sp, #32]
  4031f4:	sub	x21, x0, #0x1
  4031f8:	mov	x22, x0
  4031fc:	stp	x25, x26, [sp, #64]
  403200:	mov	w26, w4
  403204:	sxtw	x4, w5
  403208:	adrp	x25, 407000 <ferror@plt+0x5570>
  40320c:	add	x25, x25, #0x74f
  403210:	stp	x19, x20, [sp, #16]
  403214:	add	x20, x2, #0x7
  403218:	mul	x21, x21, x4
  40321c:	stp	x23, x24, [sp, #48]
  403220:	mov	x23, x1
  403224:	mov	x24, x0
  403228:	stp	x27, x28, [sp, #80]
  40322c:	adrp	x27, 41b000 <ferror@plt+0x19570>
  403230:	add	x28, sp, #0x78
  403234:	add	x27, x27, #0x2c8
  403238:	cmp	x24, x23
  40323c:	b.hi	40325c <ferror@plt+0x17cc>  // b.pmore
  403240:	ldp	x19, x20, [sp, #16]
  403244:	ldp	x21, x22, [sp, #32]
  403248:	ldp	x23, x24, [sp, #48]
  40324c:	ldp	x25, x26, [sp, #64]
  403250:	ldp	x27, x28, [sp, #80]
  403254:	ldp	x29, x30, [sp], #160
  403258:	ret
  40325c:	udiv	x6, x21, x22
  403260:	ldrb	w0, [x27, #32]
  403264:	sub	x24, x24, #0x1
  403268:	sub	w5, w5, w6
  40326c:	add	w19, w5, w26
  403270:	cbz	w0, 4032d0 <ferror@plt+0x1840>
  403274:	mov	x0, #0x0                   	// #0
  403278:	neg	x1, x0
  40327c:	ldrb	w1, [x20, x1]
  403280:	strb	w1, [x28, x0]
  403284:	add	x0, x0, #0x1
  403288:	cmp	x0, #0x8
  40328c:	b.ne	403278 <ferror@plt+0x17e8>  // b.any
  403290:	ldr	d0, [sp, #120]
  403294:	mov	w3, #0x0                   	// #0
  403298:	mov	w2, #0x0                   	// #0
  40329c:	mov	x1, #0x28                  	// #40
  4032a0:	mov	x0, x28
  4032a4:	stp	x4, x6, [sp, #96]
  4032a8:	bl	404a34 <ferror@plt+0x2fa4>
  4032ac:	mov	x2, x28
  4032b0:	mov	w1, w19
  4032b4:	mov	x0, x25
  4032b8:	bl	406ac8 <ferror@plt+0x5038>
  4032bc:	add	x20, x20, #0x8
  4032c0:	ldp	x4, x6, [sp, #96]
  4032c4:	sub	x21, x21, x4
  4032c8:	mov	w5, w6
  4032cc:	b	403238 <ferror@plt+0x17a8>
  4032d0:	ldur	d0, [x20, #-7]
  4032d4:	b	403294 <ferror@plt+0x1804>
  4032d8:	stp	x29, x30, [sp, #-144]!
  4032dc:	mov	x29, sp
  4032e0:	stp	x21, x22, [sp, #32]
  4032e4:	sub	x21, x0, #0x1
  4032e8:	mov	x22, x0
  4032ec:	stp	x27, x28, [sp, #80]
  4032f0:	mov	w27, w4
  4032f4:	sxtw	x4, w5
  4032f8:	adrp	x28, 41b000 <ferror@plt+0x19570>
  4032fc:	add	x28, x28, #0x2c8
  403300:	stp	x19, x20, [sp, #16]
  403304:	mov	x19, x2
  403308:	mul	x21, x21, x4
  40330c:	stp	x23, x24, [sp, #48]
  403310:	mov	x24, x1
  403314:	stp	x25, x26, [sp, #64]
  403318:	adrp	x26, 407000 <ferror@plt+0x5570>
  40331c:	mov	x25, x0
  403320:	add	x26, x26, #0x74f
  403324:	cmp	x25, x24
  403328:	b.hi	403348 <ferror@plt+0x18b8>  // b.pmore
  40332c:	ldp	x19, x20, [sp, #16]
  403330:	ldp	x21, x22, [sp, #32]
  403334:	ldp	x23, x24, [sp, #48]
  403338:	ldp	x25, x26, [sp, #64]
  40333c:	ldp	x27, x28, [sp, #80]
  403340:	ldp	x29, x30, [sp], #144
  403344:	ret
  403348:	udiv	x6, x21, x22
  40334c:	ldrb	w0, [x28, #32]
  403350:	sub	x25, x25, #0x1
  403354:	sub	w5, w5, w6
  403358:	add	w20, w5, w27
  40335c:	cbz	w0, 4033c0 <ferror@plt+0x1930>
  403360:	ldrb	w0, [x19, #3]
  403364:	bfxil	w23, w0, #0, #8
  403368:	ldrb	w0, [x19, #2]
  40336c:	bfi	w23, w0, #8, #8
  403370:	ldrb	w0, [x19, #1]
  403374:	bfi	w23, w0, #16, #8
  403378:	ldrb	w0, [x19]
  40337c:	bfi	w23, w0, #24, #8
  403380:	fmov	s0, w23
  403384:	mov	w3, #0x0                   	// #0
  403388:	mov	w2, #0x0                   	// #0
  40338c:	mov	x1, #0x1f                  	// #31
  403390:	add	x0, sp, #0x70
  403394:	stp	x4, x6, [sp, #96]
  403398:	bl	404b5c <ferror@plt+0x30cc>
  40339c:	add	x2, sp, #0x70
  4033a0:	mov	w1, w20
  4033a4:	mov	x0, x26
  4033a8:	bl	406ac8 <ferror@plt+0x5038>
  4033ac:	add	x19, x19, #0x4
  4033b0:	ldp	x4, x6, [sp, #96]
  4033b4:	sub	x21, x21, x4
  4033b8:	mov	w5, w6
  4033bc:	b	403324 <ferror@plt+0x1894>
  4033c0:	ldr	s0, [x19]
  4033c4:	b	403384 <ferror@plt+0x18f4>
  4033c8:	stp	x29, x30, [sp, #-128]!
  4033cc:	mov	x29, sp
  4033d0:	stp	x23, x24, [sp, #48]
  4033d4:	sxtw	x24, w5
  4033d8:	adrp	x23, 407000 <ferror@plt+0x5570>
  4033dc:	stp	x27, x28, [sp, #80]
  4033e0:	sub	x28, x0, #0x1
  4033e4:	mov	x27, x0
  4033e8:	add	x23, x23, #0x753
  4033ec:	stp	x19, x20, [sp, #16]
  4033f0:	mul	x28, x28, x24
  4033f4:	mov	x20, x2
  4033f8:	stp	x21, x22, [sp, #32]
  4033fc:	adrp	x22, 407000 <ferror@plt+0x5570>
  403400:	mov	w21, w4
  403404:	add	x22, x22, #0x756
  403408:	stp	x25, x26, [sp, #64]
  40340c:	mov	x26, x24
  403410:	mov	x19, #0x0                   	// #0
  403414:	str	x1, [sp, #96]
  403418:	ldr	x1, [sp, #96]
  40341c:	sub	x0, x27, x19
  403420:	cmp	x1, x0
  403424:	b.cc	403444 <ferror@plt+0x19b4>  // b.lo, b.ul, b.last
  403428:	ldp	x19, x20, [sp, #16]
  40342c:	ldp	x21, x22, [sp, #32]
  403430:	ldp	x23, x24, [sp, #48]
  403434:	ldp	x25, x26, [sp, #64]
  403438:	ldp	x27, x28, [sp, #80]
  40343c:	ldp	x29, x30, [sp], #128
  403440:	ret
  403444:	udiv	x25, x28, x27
  403448:	ldrb	w4, [x20, x19]
  40344c:	cmp	w4, #0xd
  403450:	b.hi	4034e0 <ferror@plt+0x1a50>  // b.pmore
  403454:	adrp	x0, 408000 <ferror@plt+0x6570>
  403458:	add	x0, x0, #0x960
  40345c:	ldrb	w0, [x0, w4, uxtw]
  403460:	adr	x1, 40346c <ferror@plt+0x19dc>
  403464:	add	x0, x1, w0, sxtb #2
  403468:	br	x0
  40346c:	adrp	x2, 407000 <ferror@plt+0x5570>
  403470:	add	x2, x2, #0x770
  403474:	sub	w1, w26, w25
  403478:	adrp	x0, 407000 <ferror@plt+0x5570>
  40347c:	add	w1, w1, w21
  403480:	add	x0, x0, #0x74f
  403484:	add	x19, x19, #0x1
  403488:	sub	x28, x28, x24
  40348c:	mov	w26, w25
  403490:	bl	406ac8 <ferror@plt+0x5038>
  403494:	b	403418 <ferror@plt+0x1988>
  403498:	adrp	x2, 407000 <ferror@plt+0x5570>
  40349c:	add	x2, x2, #0x75e
  4034a0:	b	403474 <ferror@plt+0x19e4>
  4034a4:	adrp	x2, 407000 <ferror@plt+0x5570>
  4034a8:	add	x2, x2, #0x761
  4034ac:	b	403474 <ferror@plt+0x19e4>
  4034b0:	adrp	x2, 407000 <ferror@plt+0x5570>
  4034b4:	add	x2, x2, #0x764
  4034b8:	b	403474 <ferror@plt+0x19e4>
  4034bc:	adrp	x2, 407000 <ferror@plt+0x5570>
  4034c0:	add	x2, x2, #0x767
  4034c4:	b	403474 <ferror@plt+0x19e4>
  4034c8:	adrp	x2, 407000 <ferror@plt+0x5570>
  4034cc:	add	x2, x2, #0x76a
  4034d0:	b	403474 <ferror@plt+0x19e4>
  4034d4:	adrp	x3, 407000 <ferror@plt+0x5570>
  4034d8:	add	x2, x3, #0x76d
  4034dc:	b	403474 <ferror@plt+0x19e4>
  4034e0:	str	w4, [sp, #108]
  4034e4:	bl	401970 <__ctype_b_loc@plt>
  4034e8:	ldr	w4, [sp, #108]
  4034ec:	mov	x2, #0x4                   	// #4
  4034f0:	ldr	x0, [x0]
  4034f4:	ubfiz	x1, x4, #1, #8
  4034f8:	ldrh	w0, [x0, x1]
  4034fc:	mov	w1, #0x1                   	// #1
  403500:	tst	x0, #0x4000
  403504:	add	x0, sp, #0x78
  403508:	csel	x3, x23, x22, ne  // ne = any
  40350c:	bl	4016f0 <__sprintf_chk@plt>
  403510:	add	x2, sp, #0x78
  403514:	b	403474 <ferror@plt+0x19e4>
  403518:	adrp	x3, 407000 <ferror@plt+0x5570>
  40351c:	add	x2, x3, #0x75b
  403520:	b	403474 <ferror@plt+0x19e4>
  403524:	stp	x29, x30, [sp, #-64]!
  403528:	mov	x29, sp
  40352c:	stp	x19, x20, [sp, #16]
  403530:	adrp	x19, 41b000 <ferror@plt+0x19570>
  403534:	add	x19, x19, #0x2c8
  403538:	stp	x21, x22, [sp, #32]
  40353c:	adrp	x21, 409000 <ferror@plt+0x7570>
  403540:	adrp	x22, 407000 <ferror@plt+0x5570>
  403544:	add	x21, x21, #0x455
  403548:	add	x22, x22, #0x768
  40354c:	str	x23, [sp, #48]
  403550:	mov	w23, #0x1                   	// #1
  403554:	ldr	x0, [x19, #40]
  403558:	ldr	x20, [x0]
  40355c:	str	x20, [x19, #48]
  403560:	cbz	x20, 4035d0 <ferror@plt+0x1b40>
  403564:	add	x0, x0, #0x8
  403568:	mov	x1, x21
  40356c:	str	x0, [x19, #40]
  403570:	mov	x0, x20
  403574:	bl	401960 <strcmp@plt>
  403578:	cbnz	w0, 4035e8 <ferror@plt+0x1b58>
  40357c:	mov	w2, #0x5                   	// #5
  403580:	adrp	x1, 407000 <ferror@plt+0x5570>
  403584:	mov	x0, #0x0                   	// #0
  403588:	add	x1, x1, #0x773
  40358c:	bl	401a10 <dcgettext@plt>
  403590:	str	x0, [x19, #48]
  403594:	adrp	x0, 41b000 <ferror@plt+0x19570>
  403598:	ldr	x0, [x0, #688]
  40359c:	str	x0, [x19, #56]
  4035a0:	mov	w0, #0x1                   	// #1
  4035a4:	strb	w0, [x19, #64]
  4035a8:	ldr	x0, [x19, #56]
  4035ac:	cbz	x0, 403554 <ferror@plt+0x1ac4>
  4035b0:	ldrb	w1, [x19, #65]
  4035b4:	cbz	w1, 4035d0 <ferror@plt+0x1b40>
  4035b8:	ldrb	w1, [x19, #66]
  4035bc:	cbnz	w1, 4035d0 <ferror@plt+0x1b40>
  4035c0:	mov	x3, #0x0                   	// #0
  4035c4:	mov	w2, #0x2                   	// #2
  4035c8:	mov	x1, #0x0                   	// #0
  4035cc:	bl	401750 <setvbuf@plt>
  4035d0:	mov	w0, w23
  4035d4:	ldp	x19, x20, [sp, #16]
  4035d8:	ldp	x21, x22, [sp, #32]
  4035dc:	ldr	x23, [sp, #48]
  4035e0:	ldp	x29, x30, [sp], #64
  4035e4:	ret
  4035e8:	mov	x1, x22
  4035ec:	mov	x0, x20
  4035f0:	bl	4017e0 <fopen@plt>
  4035f4:	str	x0, [x19, #56]
  4035f8:	cbnz	x0, 4035a8 <ferror@plt+0x1b18>
  4035fc:	bl	401a70 <__errno_location@plt>
  403600:	ldr	w20, [x0]
  403604:	ldr	x2, [x19, #48]
  403608:	mov	w1, #0x3                   	// #3
  40360c:	mov	w0, #0x0                   	// #0
  403610:	mov	w23, #0x0                   	// #0
  403614:	bl	406200 <ferror@plt+0x4770>
  403618:	mov	x3, x0
  40361c:	mov	w1, w20
  403620:	adrp	x2, 408000 <ferror@plt+0x6570>
  403624:	mov	w0, #0x0                   	// #0
  403628:	add	x2, x2, #0xeb9
  40362c:	bl	401710 <error@plt>
  403630:	b	4035a8 <ferror@plt+0x1b18>
  403634:	stp	x29, x30, [sp, #-48]!
  403638:	mov	x29, sp
  40363c:	stp	x19, x20, [sp, #16]
  403640:	adrp	x19, 41b000 <ferror@plt+0x19570>
  403644:	add	x19, x19, #0x2c8
  403648:	stp	x21, x22, [sp, #32]
  40364c:	ldr	x21, [x19, #56]
  403650:	cbz	x21, 403774 <ferror@plt+0x1ce4>
  403654:	mov	w22, w0
  403658:	adrp	x20, 409000 <ferror@plt+0x7570>
  40365c:	mov	x0, x21
  403660:	add	x20, x20, #0x455
  403664:	bl	401730 <ferror_unlocked@plt>
  403668:	cbz	w0, 4036cc <ferror@plt+0x1c3c>
  40366c:	mov	w2, #0x5                   	// #5
  403670:	adrp	x1, 407000 <ferror@plt+0x5570>
  403674:	mov	x0, #0x0                   	// #0
  403678:	add	x1, x1, #0x782
  40367c:	bl	401a10 <dcgettext@plt>
  403680:	mov	x21, x0
  403684:	ldr	x2, [x19, #48]
  403688:	mov	w1, #0x3                   	// #3
  40368c:	mov	w0, #0x0                   	// #0
  403690:	bl	406200 <ferror@plt+0x4770>
  403694:	mov	x3, x0
  403698:	mov	w1, w22
  40369c:	mov	w0, #0x0                   	// #0
  4036a0:	mov	x2, x21
  4036a4:	bl	401710 <error@plt>
  4036a8:	ldr	x0, [x19, #40]
  4036ac:	mov	x1, x20
  4036b0:	ldur	x0, [x0, #-8]
  4036b4:	bl	401960 <strcmp@plt>
  4036b8:	cbz	w0, 4036c4 <ferror@plt+0x1c34>
  4036bc:	ldr	x0, [x19, #56]
  4036c0:	bl	407070 <ferror@plt+0x55e0>
  4036c4:	mov	w20, #0x0                   	// #0
  4036c8:	b	4036e4 <ferror@plt+0x1c54>
  4036cc:	ldr	x0, [x19, #40]
  4036d0:	mov	x1, x20
  4036d4:	ldur	x0, [x0, #-8]
  4036d8:	bl	401960 <strcmp@plt>
  4036dc:	cbnz	w0, 403734 <ferror@plt+0x1ca4>
  4036e0:	mov	w20, #0x1                   	// #1
  4036e4:	str	xzr, [x19, #56]
  4036e8:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4036ec:	ldr	x0, [x0, #680]
  4036f0:	bl	401730 <ferror_unlocked@plt>
  4036f4:	cbz	w0, 403720 <ferror@plt+0x1c90>
  4036f8:	mov	w20, #0x0                   	// #0
  4036fc:	mov	w2, #0x5                   	// #5
  403700:	adrp	x1, 407000 <ferror@plt+0x5570>
  403704:	mov	x0, #0x0                   	// #0
  403708:	add	x1, x1, #0x791
  40370c:	bl	401a10 <dcgettext@plt>
  403710:	mov	w1, #0x0                   	// #0
  403714:	mov	x2, x0
  403718:	mov	w0, #0x0                   	// #0
  40371c:	bl	401710 <error@plt>
  403720:	mov	w0, w20
  403724:	ldp	x19, x20, [sp, #16]
  403728:	ldp	x21, x22, [sp, #32]
  40372c:	ldp	x29, x30, [sp], #48
  403730:	ret
  403734:	mov	x0, x21
  403738:	bl	407070 <ferror@plt+0x55e0>
  40373c:	cbz	w0, 4036e0 <ferror@plt+0x1c50>
  403740:	bl	401a70 <__errno_location@plt>
  403744:	ldr	w20, [x0]
  403748:	ldr	x2, [x19, #48]
  40374c:	mov	w1, #0x3                   	// #3
  403750:	mov	w0, #0x0                   	// #0
  403754:	bl	406200 <ferror@plt+0x4770>
  403758:	mov	x3, x0
  40375c:	mov	w1, w20
  403760:	adrp	x2, 408000 <ferror@plt+0x6570>
  403764:	mov	w0, #0x0                   	// #0
  403768:	add	x2, x2, #0xeb9
  40376c:	bl	401710 <error@plt>
  403770:	b	4036c4 <ferror@plt+0x1c34>
  403774:	mov	w20, #0x1                   	// #1
  403778:	b	4036e8 <ferror@plt+0x1c58>
  40377c:	stp	x29, x30, [sp, #-48]!
  403780:	mov	x29, sp
  403784:	stp	x19, x20, [sp, #16]
  403788:	mov	x19, x0
  40378c:	mov	w20, #0x1                   	// #1
  403790:	stp	x21, x22, [sp, #32]
  403794:	adrp	x21, 41b000 <ferror@plt+0x19570>
  403798:	add	x21, x21, #0x2c8
  40379c:	mov	w0, #0xffffffff            	// #-1
  4037a0:	str	w0, [x19]
  4037a4:	ldr	x0, [x21, #56]
  4037a8:	cbnz	x0, 4037c0 <ferror@plt+0x1d30>
  4037ac:	mov	w0, w20
  4037b0:	ldp	x19, x20, [sp, #16]
  4037b4:	ldp	x21, x22, [sp, #32]
  4037b8:	ldp	x29, x30, [sp], #48
  4037bc:	ret
  4037c0:	bl	401830 <fgetc@plt>
  4037c4:	str	w0, [x19]
  4037c8:	cmn	w0, #0x1
  4037cc:	b.ne	4037ac <ferror@plt+0x1d1c>  // b.any
  4037d0:	bl	401a70 <__errno_location@plt>
  4037d4:	ldr	w0, [x0]
  4037d8:	bl	403634 <ferror@plt+0x1ba4>
  4037dc:	and	w22, w0, #0xff
  4037e0:	bl	403524 <ferror@plt+0x1a94>
  4037e4:	and	w0, w0, #0xff
  4037e8:	cmp	w22, #0x0
  4037ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4037f0:	csel	w20, w20, wzr, ne  // ne = any
  4037f4:	b	4037a4 <ferror@plt+0x1d14>
  4037f8:	stp	x29, x30, [sp, #-112]!
  4037fc:	adrp	x6, 41b000 <ferror@plt+0x19570>
  403800:	mov	x29, sp
  403804:	stp	x21, x22, [sp, #32]
  403808:	mov	x22, x1
  40380c:	adrp	x1, 41b000 <ferror@plt+0x19570>
  403810:	stp	x27, x28, [sp, #80]
  403814:	add	x27, x1, #0x210
  403818:	ldrb	w1, [x1, #528]
  40381c:	stp	x19, x20, [sp, #16]
  403820:	mov	x20, x3
  403824:	stp	x23, x24, [sp, #48]
  403828:	add	x24, x6, #0x2c8
  40382c:	stp	x25, x26, [sp, #64]
  403830:	str	x0, [sp, #96]
  403834:	cbz	w1, 403898 <ferror@plt+0x1e08>
  403838:	ldrb	w1, [x27, #1]
  40383c:	cbnz	w1, 403898 <ferror@plt+0x1e08>
  403840:	mov	x0, x2
  403844:	ldr	x2, [x24, #72]
  403848:	cmp	x2, x22
  40384c:	b.ne	403898 <ferror@plt+0x1e08>  // b.any
  403850:	mov	x1, x3
  403854:	bl	401920 <memcmp@plt>
  403858:	cbnz	w0, 403898 <ferror@plt+0x1e08>
  40385c:	ldrb	w0, [x24, #80]
  403860:	cbnz	w0, 403878 <ferror@plt+0x1de8>
  403864:	adrp	x0, 407000 <ferror@plt+0x5570>
  403868:	add	x0, x0, #0x79d
  40386c:	bl	401900 <puts@plt>
  403870:	mov	w0, #0x1                   	// #1
  403874:	strb	w0, [x24, #80]
  403878:	strb	wzr, [x27, #1]
  40387c:	ldp	x19, x20, [sp, #16]
  403880:	ldp	x21, x22, [sp, #32]
  403884:	ldp	x23, x24, [sp, #48]
  403888:	ldp	x25, x26, [sp, #64]
  40388c:	ldp	x27, x28, [sp, #80]
  403890:	ldp	x29, x30, [sp], #112
  403894:	ret
  403898:	adrp	x25, 408000 <ferror@plt+0x6570>
  40389c:	adrp	x23, 409000 <ferror@plt+0x7570>
  4038a0:	add	x25, x25, #0xa18
  4038a4:	add	x23, x23, #0x1e2
  4038a8:	mov	x21, #0x0                   	// #0
  4038ac:	strb	wzr, [x24, #80]
  4038b0:	ldr	x0, [x24]
  4038b4:	cmp	x0, x21
  4038b8:	b.ls	403878 <ferror@plt+0x1de8>  // b.plast
  4038bc:	mov	x0, #0x28                  	// #40
  4038c0:	ldr	x19, [x24, #72]
  4038c4:	mul	x26, x21, x0
  4038c8:	ldr	x0, [x24, #8]
  4038cc:	add	x0, x0, x26
  4038d0:	ldr	w0, [x0, #4]
  4038d4:	ldrsw	x0, [x25, x0, lsl #2]
  4038d8:	udiv	x28, x19, x0
  4038dc:	sub	x19, x19, x22
  4038e0:	udiv	x19, x19, x0
  4038e4:	cbnz	x21, 403994 <ferror@plt+0x1f04>
  4038e8:	ldr	x2, [x24, #88]
  4038ec:	mov	w1, #0x0                   	// #0
  4038f0:	ldr	x0, [sp, #96]
  4038f4:	blr	x2
  4038f8:	ldr	x3, [x24, #8]
  4038fc:	sxtw	x0, w28
  403900:	mov	x2, x20
  403904:	sxtw	x1, w19
  403908:	add	x3, x3, x26
  40390c:	ldp	w4, w5, [x3, #28]
  403910:	add	x3, x3, #0x10
  403914:	ldur	x7, [x3, #-8]
  403918:	blr	x7
  40391c:	ldr	x0, [x24, #8]
  403920:	add	x26, x0, x26
  403924:	ldrb	w0, [x26, #24]
  403928:	cbz	w0, 403984 <ferror@plt+0x1ef4>
  40392c:	ldr	w2, [x26, #32]
  403930:	mov	x3, x23
  403934:	adrp	x1, 407000 <ferror@plt+0x5570>
  403938:	mov	w0, #0x1                   	// #1
  40393c:	add	x1, x1, #0x74f
  403940:	mul	w2, w2, w19
  403944:	sdiv	w28, w2, w28
  403948:	ldr	w2, [x26, #28]
  40394c:	mov	x26, x20
  403950:	madd	w2, w2, w19, w28
  403954:	mov	w19, #0x2e                  	// #46
  403958:	bl	401840 <__printf_chk@plt>
  40395c:	adrp	x0, 41b000 <ferror@plt+0x19570>
  403960:	ldr	x1, [x0, #680]
  403964:	adrp	x0, 407000 <ferror@plt+0x5570>
  403968:	add	x0, x0, #0x79f
  40396c:	bl	401a20 <fputs_unlocked@plt>
  403970:	add	x1, x20, x22
  403974:	cmp	x26, x1
  403978:	b.ne	4039b0 <ferror@plt+0x1f20>  // b.any
  40397c:	mov	w0, #0x3c                  	// #60
  403980:	bl	401860 <putchar_unlocked@plt>
  403984:	mov	w0, #0xa                   	// #10
  403988:	add	x21, x21, #0x1
  40398c:	bl	401860 <putchar_unlocked@plt>
  403990:	b	4038b0 <ferror@plt+0x1e20>
  403994:	ldr	w2, [x24, #16]
  403998:	mov	x3, x23
  40399c:	adrp	x1, 407000 <ferror@plt+0x5570>
  4039a0:	mov	w0, #0x1                   	// #1
  4039a4:	add	x1, x1, #0x74f
  4039a8:	bl	401840 <__printf_chk@plt>
  4039ac:	b	4038f8 <ferror@plt+0x1e68>
  4039b0:	ldrb	w28, [x26], #1
  4039b4:	str	x1, [sp, #104]
  4039b8:	bl	401970 <__ctype_b_loc@plt>
  4039bc:	ldr	x0, [x0]
  4039c0:	ubfiz	x2, x28, #1, #8
  4039c4:	ldrh	w0, [x0, x2]
  4039c8:	tst	x0, #0x4000
  4039cc:	csel	w0, w28, w19, ne  // ne = any
  4039d0:	bl	401860 <putchar_unlocked@plt>
  4039d4:	ldr	x1, [sp, #104]
  4039d8:	b	403974 <ferror@plt+0x1ee4>
  4039dc:	mov	x12, #0x20c0                	// #8384
  4039e0:	sub	sp, sp, x12
  4039e4:	stp	x29, x30, [sp]
  4039e8:	mov	x29, sp
  4039ec:	stp	x19, x20, [sp, #16]
  4039f0:	stp	x21, x22, [sp, #32]
  4039f4:	stp	x23, x24, [sp, #48]
  4039f8:	cbz	x0, 403b74 <ferror@plt+0x20e4>
  4039fc:	adrp	x21, 41b000 <ferror@plt+0x19570>
  403a00:	adrp	x23, 408000 <ferror@plt+0x6570>
  403a04:	mov	x19, x0
  403a08:	add	x21, x21, #0x2c8
  403a0c:	add	x23, x23, #0xeb9
  403a10:	mov	w20, #0x1                   	// #1
  403a14:	ldr	x22, [x21, #56]
  403a18:	cbnz	x22, 403a40 <ferror@plt+0x1fb0>
  403a1c:	mov	w2, #0x5                   	// #5
  403a20:	adrp	x1, 407000 <ferror@plt+0x5570>
  403a24:	mov	x0, #0x0                   	// #0
  403a28:	add	x1, x1, #0x7a3
  403a2c:	bl	401a10 <dcgettext@plt>
  403a30:	mov	x2, x0
  403a34:	mov	w1, #0x0                   	// #0
  403a38:	mov	w0, #0x1                   	// #1
  403a3c:	bl	401710 <error@plt>
  403a40:	mov	x0, x22
  403a44:	bl	401790 <fileno@plt>
  403a48:	add	x1, sp, #0x40
  403a4c:	bl	4076a0 <ferror@plt+0x5c10>
  403a50:	cbnz	w0, 403b40 <ferror@plt+0x20b0>
  403a54:	ldr	w0, [sp, #80]
  403a58:	mov	w1, #0xd000                	// #53248
  403a5c:	and	w0, w0, w1
  403a60:	cmp	w0, #0x8, lsl #12
  403a64:	b.ne	403ae4 <ferror@plt+0x2054>  // b.any
  403a68:	ldr	w0, [sp, #120]
  403a6c:	mov	w1, #0x200                 	// #512
  403a70:	cmp	w0, #0x0
  403a74:	csel	w0, w0, w1, gt
  403a78:	ldr	x1, [sp, #112]
  403a7c:	cmp	x1, w0, sxtw
  403a80:	b.le	403ae4 <ferror@plt+0x2054>
  403a84:	cmp	x1, x19
  403a88:	b.cs	403aac <ferror@plt+0x201c>  // b.hs, b.nlast
  403a8c:	sub	x19, x19, x1
  403a90:	mov	w0, #0x0                   	// #0
  403a94:	bl	403634 <ferror@plt+0x1ba4>
  403a98:	and	w0, w0, #0xff
  403a9c:	and	w20, w20, w0
  403aa0:	bl	403524 <ferror@plt+0x1a94>
  403aa4:	and	w20, w20, w0
  403aa8:	b	403a14 <ferror@plt+0x1f84>
  403aac:	mov	x1, x19
  403ab0:	mov	x0, x22
  403ab4:	mov	w2, #0x1                   	// #1
  403ab8:	bl	40714c <ferror@plt+0x56bc>
  403abc:	cmp	w0, #0x0
  403ac0:	csel	w20, w20, wzr, eq  // eq = none
  403ac4:	mov	w0, w20
  403ac8:	mov	x12, #0x20c0                	// #8384
  403acc:	ldp	x29, x30, [sp]
  403ad0:	ldp	x19, x20, [sp, #16]
  403ad4:	ldp	x21, x22, [sp, #32]
  403ad8:	ldp	x23, x24, [sp, #48]
  403adc:	add	sp, sp, x12
  403ae0:	ret
  403ae4:	mov	x22, #0x2000                	// #8192
  403ae8:	ldr	x4, [x21, #56]
  403aec:	cmp	x22, x19
  403af0:	csel	x22, x22, x19, ls  // ls = plast
  403af4:	add	x0, sp, #0xc0
  403af8:	mov	x3, x22
  403afc:	mov	x2, #0x1                   	// #1
  403b00:	mov	x1, #0x2000                	// #8192
  403b04:	bl	401a40 <__fread_unlocked_chk@plt>
  403b08:	sub	x19, x19, x0
  403b0c:	cmp	x22, x0
  403b10:	b.ne	403b1c <ferror@plt+0x208c>  // b.any
  403b14:	cbnz	x19, 403ae8 <ferror@plt+0x2058>
  403b18:	b	403ac4 <ferror@plt+0x2034>
  403b1c:	ldr	x24, [x21, #56]
  403b20:	mov	x0, x24
  403b24:	bl	401730 <ferror_unlocked@plt>
  403b28:	cbnz	w0, 403b7c <ferror@plt+0x20ec>
  403b2c:	mov	x0, x24
  403b30:	bl	4019e0 <feof_unlocked@plt>
  403b34:	cbz	w0, 403b14 <ferror@plt+0x2084>
  403b38:	cbnz	x19, 403a90 <ferror@plt+0x2000>
  403b3c:	b	403ac4 <ferror@plt+0x2034>
  403b40:	bl	401a70 <__errno_location@plt>
  403b44:	ldr	w20, [x0]
  403b48:	ldr	x2, [x21, #48]
  403b4c:	mov	w1, #0x3                   	// #3
  403b50:	mov	w0, #0x0                   	// #0
  403b54:	bl	406200 <ferror@plt+0x4770>
  403b58:	mov	x3, x0
  403b5c:	mov	w1, w20
  403b60:	mov	x2, x23
  403b64:	mov	w0, #0x0                   	// #0
  403b68:	mov	w20, #0x0                   	// #0
  403b6c:	bl	401710 <error@plt>
  403b70:	b	403a90 <ferror@plt+0x2000>
  403b74:	mov	w20, #0x1                   	// #1
  403b78:	b	403ac4 <ferror@plt+0x2034>
  403b7c:	mov	w20, #0x0                   	// #0
  403b80:	b	403ac4 <ferror@plt+0x2034>
  403b84:	stp	x29, x30, [sp, #-64]!
  403b88:	mov	x29, sp
  403b8c:	stp	x19, x20, [sp, #16]
  403b90:	stp	x21, x22, [sp, #32]
  403b94:	stp	x23, x24, [sp, #48]
  403b98:	cbz	x0, 403bb4 <ferror@plt+0x2124>
  403b9c:	adrp	x21, 41b000 <ferror@plt+0x19570>
  403ba0:	add	x21, x21, #0x2c8
  403ba4:	mov	x20, x0
  403ba8:	ldr	x0, [x21, #72]
  403bac:	cmp	x0, x20
  403bb0:	b.cs	403bd8 <ferror@plt+0x2148>  // b.hs, b.nlast
  403bb4:	adrp	x3, 408000 <ferror@plt+0x6570>
  403bb8:	add	x3, x3, #0xa18
  403bbc:	adrp	x1, 407000 <ferror@plt+0x5570>
  403bc0:	adrp	x0, 407000 <ferror@plt+0x5570>
  403bc4:	add	x3, x3, #0xa8
  403bc8:	add	x1, x1, #0x7ca
  403bcc:	add	x0, x0, #0x7d3
  403bd0:	mov	w2, #0x508                 	// #1288
  403bd4:	bl	401a60 <__assert_fail@plt>
  403bd8:	mov	x23, x1
  403bdc:	mov	x19, x2
  403be0:	mov	w22, #0x1                   	// #1
  403be4:	str	xzr, [x2]
  403be8:	ldr	x3, [x21, #56]
  403bec:	cbnz	x3, 403c08 <ferror@plt+0x2178>
  403bf0:	mov	w0, w22
  403bf4:	ldp	x19, x20, [sp, #16]
  403bf8:	ldp	x21, x22, [sp, #32]
  403bfc:	ldp	x23, x24, [sp, #48]
  403c00:	ldp	x29, x30, [sp], #64
  403c04:	ret
  403c08:	ldr	x0, [x19]
  403c0c:	mov	x1, #0x1                   	// #1
  403c10:	sub	x24, x20, x0
  403c14:	add	x0, x23, x0
  403c18:	mov	x2, x24
  403c1c:	bl	401910 <fread_unlocked@plt>
  403c20:	ldr	x1, [x19]
  403c24:	cmp	x24, x0
  403c28:	add	x1, x1, x0
  403c2c:	str	x1, [x19]
  403c30:	b.eq	403bf0 <ferror@plt+0x2160>  // b.none
  403c34:	bl	401a70 <__errno_location@plt>
  403c38:	ldr	w0, [x0]
  403c3c:	bl	403634 <ferror@plt+0x1ba4>
  403c40:	and	w24, w0, #0xff
  403c44:	bl	403524 <ferror@plt+0x1a94>
  403c48:	and	w0, w0, #0xff
  403c4c:	cmp	w24, #0x0
  403c50:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403c54:	csel	w22, w22, wzr, ne  // ne = any
  403c58:	b	403be8 <ferror@plt+0x2158>
  403c5c:	stp	x29, x30, [sp, #-128]!
  403c60:	adrp	x7, 41b000 <ferror@plt+0x19570>
  403c64:	mov	x29, sp
  403c68:	stp	x23, x24, [sp, #48]
  403c6c:	add	x24, x7, #0x2c8
  403c70:	add	x23, x24, #0x68
  403c74:	stp	x19, x20, [sp, #16]
  403c78:	mov	x19, x0
  403c7c:	stp	x21, x22, [sp, #32]
  403c80:	stp	x25, x26, [sp, #64]
  403c84:	stp	x27, x28, [sp, #80]
  403c88:	mov	x27, x0
  403c8c:	add	x0, x24, #0x60
  403c90:	str	x0, [sp, #112]
  403c94:	ldrb	w0, [x27]
  403c98:	cbnz	w0, 403cbc <ferror@plt+0x222c>
  403c9c:	mov	w0, #0x1                   	// #1
  403ca0:	ldp	x19, x20, [sp, #16]
  403ca4:	ldp	x21, x22, [sp, #32]
  403ca8:	ldp	x23, x24, [sp, #48]
  403cac:	ldp	x25, x26, [sp, #64]
  403cb0:	ldp	x27, x28, [sp, #80]
  403cb4:	ldp	x29, x30, [sp], #128
  403cb8:	ret
  403cbc:	ldr	x0, [x24]
  403cc0:	ldr	x1, [x24, #96]
  403cc4:	cmp	x1, x0
  403cc8:	b.hi	403ce0 <ferror@plt+0x2250>  // b.pmore
  403ccc:	ldr	x0, [x24, #8]
  403cd0:	mov	x2, #0x28                  	// #40
  403cd4:	ldr	x1, [sp, #112]
  403cd8:	bl	4068c8 <ferror@plt+0x4e38>
  403cdc:	str	x0, [x24, #8]
  403ce0:	ldr	x21, [x24]
  403ce4:	mov	x0, #0x28                  	// #40
  403ce8:	mul	x0, x21, x0
  403cec:	str	x0, [sp, #96]
  403cf0:	ldr	x0, [x24, #8]
  403cf4:	str	x0, [sp, #104]
  403cf8:	ldr	x1, [sp, #96]
  403cfc:	adds	x20, x0, x1
  403d00:	b.ne	403d28 <ferror@plt+0x2298>  // b.any
  403d04:	adrp	x3, 408000 <ferror@plt+0x6570>
  403d08:	add	x3, x3, #0xa18
  403d0c:	adrp	x1, 407000 <ferror@plt+0x5570>
  403d10:	adrp	x0, 407000 <ferror@plt+0x5570>
  403d14:	add	x3, x3, #0xb3
  403d18:	add	x1, x1, #0x7ca
  403d1c:	add	x0, x0, #0x7fd
  403d20:	mov	w2, #0x286                 	// #646
  403d24:	bl	401a60 <__assert_fail@plt>
  403d28:	ldrb	w0, [x27]
  403d2c:	cmp	w0, #0x6f
  403d30:	b.hi	403d60 <ferror@plt+0x22d0>  // b.pmore
  403d34:	cmp	w0, #0x60
  403d38:	b.ls	4041f0 <ferror@plt+0x2760>  // b.plast
  403d3c:	sub	w2, w0, #0x61
  403d40:	cmp	w2, #0xe
  403d44:	b.hi	4041f0 <ferror@plt+0x2760>  // b.pmore
  403d48:	adrp	x1, 408000 <ferror@plt+0x6570>
  403d4c:	add	x1, x1, #0x970
  403d50:	ldrh	w1, [x1, w2, uxtw #1]
  403d54:	adr	x2, 403d60 <ferror@plt+0x22d0>
  403d58:	add	x1, x2, w1, sxth #2
  403d5c:	br	x1
  403d60:	cmp	w0, #0x75
  403d64:	b.eq	403d70 <ferror@plt+0x22e0>  // b.none
  403d68:	cmp	w0, #0x78
  403d6c:	b.ne	4041f0 <ferror@plt+0x2760>  // b.any
  403d70:	ldrb	w1, [x27, #1]
  403d74:	cmp	w1, #0x4c
  403d78:	b.eq	403e68 <ferror@plt+0x23d8>  // b.none
  403d7c:	b.hi	403e0c <ferror@plt+0x237c>  // b.pmore
  403d80:	cmp	w1, #0x43
  403d84:	b.eq	403e20 <ferror@plt+0x2390>  // b.none
  403d88:	cmp	w1, #0x49
  403d8c:	b.eq	403e5c <ferror@plt+0x23cc>  // b.none
  403d90:	add	x3, x27, #0x1
  403d94:	mov	x4, #0x0                   	// #0
  403d98:	mov	x26, x3
  403d9c:	mov	x5, #0xa                   	// #10
  403da0:	ldrb	w1, [x26]
  403da4:	sub	w1, w1, #0x30
  403da8:	cmp	w1, #0x9
  403dac:	b.ls	403e74 <ferror@plt+0x23e4>  // b.plast
  403db0:	cmp	x3, x26
  403db4:	b.eq	403e60 <ferror@plt+0x23d0>  // b.none
  403db8:	cmp	x4, #0x8
  403dbc:	b.hi	403dc8 <ferror@plt+0x2338>  // b.pmore
  403dc0:	ldr	w1, [x23, x4, lsl #2]
  403dc4:	cbnz	w1, 403e28 <ferror@plt+0x2398>
  403dc8:	adrp	x1, 407000 <ferror@plt+0x5570>
  403dcc:	add	x1, x1, #0x80b
  403dd0:	mov	w2, #0x5                   	// #5
  403dd4:	mov	x0, #0x0                   	// #0
  403dd8:	str	x4, [sp, #96]
  403ddc:	bl	401a10 <dcgettext@plt>
  403de0:	mov	x20, x0
  403de4:	mov	x0, x19
  403de8:	bl	406334 <ferror@plt+0x48a4>
  403dec:	ldr	x4, [sp, #96]
  403df0:	mov	x3, x0
  403df4:	mov	x2, x20
  403df8:	mov	w1, #0x0                   	// #0
  403dfc:	mov	w0, #0x0                   	// #0
  403e00:	bl	401710 <error@plt>
  403e04:	mov	w0, #0x0                   	// #0
  403e08:	b	403ca0 <ferror@plt+0x2210>
  403e0c:	cmp	w1, #0x53
  403e10:	b.ne	403d90 <ferror@plt+0x2300>  // b.any
  403e14:	add	x26, x27, #0x2
  403e18:	mov	x4, #0x2                   	// #2
  403e1c:	b	403e28 <ferror@plt+0x2398>
  403e20:	add	x26, x27, #0x2
  403e24:	mov	x4, #0x1                   	// #1
  403e28:	ldr	w25, [x23, x4, lsl #2]
  403e2c:	adrp	x28, 408000 <ferror@plt+0x6570>
  403e30:	cmp	w0, #0x75
  403e34:	add	x28, x28, #0xa18
  403e38:	add	x21, x20, #0x10
  403e3c:	sub	w1, w25, #0x4
  403e40:	b.eq	403f94 <ferror@plt+0x2504>  // b.none
  403e44:	b.hi	403e94 <ferror@plt+0x2404>  // b.pmore
  403e48:	cmp	w0, #0x64
  403e4c:	b.eq	403ee0 <ferror@plt+0x2450>  // b.none
  403e50:	cmp	w0, #0x6f
  403e54:	b.eq	403f50 <ferror@plt+0x24c0>  // b.none
  403e58:	bl	4018e0 <abort@plt>
  403e5c:	add	x26, x27, #0x2
  403e60:	mov	x4, #0x4                   	// #4
  403e64:	b	403e28 <ferror@plt+0x2398>
  403e68:	add	x26, x27, #0x2
  403e6c:	mov	x4, #0x8                   	// #8
  403e70:	b	403e28 <ferror@plt+0x2398>
  403e74:	sxtw	x1, w1
  403e78:	add	x26, x26, #0x1
  403e7c:	mvn	x2, x1
  403e80:	udiv	x2, x2, x5
  403e84:	cmp	x2, x4
  403e88:	b.cc	40425c <ferror@plt+0x27cc>  // b.lo, b.ul, b.last
  403e8c:	madd	x4, x4, x5, x1
  403e90:	b	403da0 <ferror@plt+0x2310>
  403e94:	cmp	w0, #0x78
  403e98:	b.ne	403e58 <ferror@plt+0x23c8>  // b.any
  403e9c:	add	x0, x28, #0x194
  403ea0:	cmp	w1, #0x1
  403ea4:	adrp	x5, 408000 <ferror@plt+0x6570>
  403ea8:	add	x5, x5, #0x90e
  403eac:	mov	x2, #0x8                   	// #8
  403eb0:	adrp	x3, 407000 <ferror@plt+0x5570>
  403eb4:	ldr	w22, [x0, x4, lsl #2]
  403eb8:	adrp	x0, 407000 <ferror@plt+0x5570>
  403ebc:	add	x0, x0, #0x7fa
  403ec0:	add	x3, x3, #0x85e
  403ec4:	csel	x5, x5, x0, hi  // hi = pmore
  403ec8:	mov	w4, w22
  403ecc:	mov	x0, x21
  403ed0:	mov	w1, #0x1                   	// #1
  403ed4:	bl	4016f0 <__sprintf_chk@plt>
  403ed8:	mov	w2, #0x3                   	// #3
  403edc:	b	403f1c <ferror@plt+0x248c>
  403ee0:	add	x0, x28, #0xc8
  403ee4:	cmp	w1, #0x1
  403ee8:	mov	x2, #0x8                   	// #8
  403eec:	adrp	x3, 407000 <ferror@plt+0x5570>
  403ef0:	mov	w1, #0x1                   	// #1
  403ef4:	add	x3, x3, #0x858
  403ef8:	ldr	w22, [x0, x4, lsl #2]
  403efc:	adrp	x0, 407000 <ferror@plt+0x5570>
  403f00:	adrp	x4, 408000 <ferror@plt+0x6570>
  403f04:	add	x0, x0, #0x7f1
  403f08:	add	x4, x4, #0x8d5
  403f0c:	csel	x4, x4, x0, hi  // hi = pmore
  403f10:	mov	x0, x21
  403f14:	bl	4016f0 <__sprintf_chk@plt>
  403f18:	mov	w2, #0x0                   	// #0
  403f1c:	mov	x0, x21
  403f20:	str	w2, [sp, #124]
  403f24:	bl	4016d0 <strlen@plt>
  403f28:	cmp	x0, #0x7
  403f2c:	ldr	w2, [sp, #124]
  403f30:	b.ls	403fd4 <ferror@plt+0x2544>  // b.plast
  403f34:	adrp	x1, 407000 <ferror@plt+0x5570>
  403f38:	adrp	x0, 407000 <ferror@plt+0x5570>
  403f3c:	add	x3, x28, #0xb3
  403f40:	add	x1, x1, #0x7ca
  403f44:	add	x0, x0, #0x867
  403f48:	mov	w2, #0x2e9                 	// #745
  403f4c:	b	403d24 <ferror@plt+0x2294>
  403f50:	add	x0, x28, #0x10c
  403f54:	cmp	w1, #0x1
  403f58:	adrp	x5, 407000 <ferror@plt+0x5570>
  403f5c:	add	x5, x5, #0x759
  403f60:	mov	x2, #0x8                   	// #8
  403f64:	adrp	x3, 407000 <ferror@plt+0x5570>
  403f68:	ldr	w22, [x0, x4, lsl #2]
  403f6c:	adrp	x0, 407000 <ferror@plt+0x5570>
  403f70:	add	x0, x0, #0x7f4
  403f74:	add	x3, x3, #0x85e
  403f78:	csel	x5, x5, x0, hi  // hi = pmore
  403f7c:	mov	w4, w22
  403f80:	mov	x0, x21
  403f84:	mov	w1, #0x1                   	// #1
  403f88:	bl	4016f0 <__sprintf_chk@plt>
  403f8c:	mov	w2, #0x2                   	// #2
  403f90:	b	403f1c <ferror@plt+0x248c>
  403f94:	add	x0, x28, #0x150
  403f98:	cmp	w1, #0x1
  403f9c:	mov	x2, #0x8                   	// #8
  403fa0:	adrp	x3, 407000 <ferror@plt+0x5570>
  403fa4:	mov	w1, #0x1                   	// #1
  403fa8:	add	x3, x3, #0x858
  403fac:	ldr	w22, [x0, x4, lsl #2]
  403fb0:	adrp	x0, 407000 <ferror@plt+0x5570>
  403fb4:	adrp	x4, 407000 <ferror@plt+0x5570>
  403fb8:	add	x0, x0, #0x7f7
  403fbc:	add	x4, x4, #0x7f8
  403fc0:	csel	x4, x4, x0, hi  // hi = pmore
  403fc4:	mov	x0, x21
  403fc8:	bl	4016f0 <__sprintf_chk@plt>
  403fcc:	mov	w2, #0x1                   	// #1
  403fd0:	b	403f1c <ferror@plt+0x248c>
  403fd4:	sub	w1, w25, #0x1
  403fd8:	cmp	w1, #0x4
  403fdc:	b.hi	403e58 <ferror@plt+0x23c8>  // b.pmore
  403fe0:	adrp	x0, 408000 <ferror@plt+0x6570>
  403fe4:	add	x0, x0, #0x990
  403fe8:	ldrh	w0, [x0, w1, uxtw #1]
  403fec:	adr	x1, 403ff8 <ferror@plt+0x2568>
  403ff0:	add	x0, x1, w0, sxth #2
  403ff4:	br	x0
  403ff8:	adrp	x1, 402000 <ferror@plt+0x570>
  403ffc:	add	x1, x1, #0xbf4
  404000:	ldp	x3, x0, [sp, #96]
  404004:	str	w25, [x20, #4]
  404008:	str	w2, [x0, x3]
  40400c:	str	x1, [x20, #8]
  404010:	str	w22, [x20, #28]
  404014:	ldrb	w0, [x26]
  404018:	cmp	w0, #0x7a
  40401c:	cset	w1, eq  // eq = none
  404020:	strb	w1, [x20, #24]
  404024:	b.ne	40402c <ferror@plt+0x259c>  // b.any
  404028:	add	x26, x26, #0x1
  40402c:	cmp	x27, x26
  404030:	b.ne	404248 <ferror@plt+0x27b8>  // b.any
  404034:	adrp	x3, 408000 <ferror@plt+0x6570>
  404038:	add	x3, x3, #0xa18
  40403c:	adrp	x1, 407000 <ferror@plt+0x5570>
  404040:	adrp	x0, 407000 <ferror@plt+0x5570>
  404044:	add	x3, x3, #0x1d8
  404048:	add	x1, x1, #0x7ca
  40404c:	add	x0, x0, #0x914
  404050:	mov	w2, #0x3e4                 	// #996
  404054:	b	403d24 <ferror@plt+0x2294>
  404058:	adrp	x0, 402000 <ferror@plt+0x570>
  40405c:	adrp	x1, 403000 <ferror@plt+0x1570>
  404060:	cmp	w2, #0x0
  404064:	add	x0, x0, #0xfd4
  404068:	add	x1, x1, #0x64
  40406c:	csel	x1, x1, x0, eq  // eq = none
  404070:	b	404000 <ferror@plt+0x2570>
  404074:	adrp	x0, 402000 <ferror@plt+0x570>
  404078:	adrp	x1, 402000 <ferror@plt+0x570>
  40407c:	cmp	w2, #0x0
  404080:	add	x0, x0, #0xe54
  404084:	add	x1, x1, #0xf14
  404088:	b	40406c <ferror@plt+0x25dc>
  40408c:	ldrb	w0, [x27, #1]
  404090:	cmp	w0, #0x46
  404094:	b.eq	40410c <ferror@plt+0x267c>  // b.none
  404098:	cmp	w0, #0x4c
  40409c:	b.eq	404168 <ferror@plt+0x26d8>  // b.none
  4040a0:	cmp	w0, #0x44
  4040a4:	b.eq	40415c <ferror@plt+0x26cc>  // b.none
  4040a8:	add	x2, x27, #0x1
  4040ac:	mov	x25, #0x0                   	// #0
  4040b0:	mov	x26, x2
  4040b4:	mov	x3, #0xa                   	// #10
  4040b8:	ldrb	w0, [x26]
  4040bc:	sub	w0, w0, #0x30
  4040c0:	cmp	w0, #0x9
  4040c4:	b.ls	404174 <ferror@plt+0x26e4>  // b.plast
  4040c8:	cmp	x2, x26
  4040cc:	b.eq	404160 <ferror@plt+0x26d0>  // b.none
  4040d0:	cmp	x25, #0x10
  4040d4:	b.hi	4040e4 <ferror@plt+0x2654>  // b.pmore
  4040d8:	add	x0, x24, #0x8c
  4040dc:	ldr	w0, [x0, x25, lsl #2]
  4040e0:	cbnz	w0, 404114 <ferror@plt+0x2684>
  4040e4:	adrp	x1, 407000 <ferror@plt+0x5570>
  4040e8:	add	x1, x1, #0x898
  4040ec:	mov	w2, #0x5                   	// #5
  4040f0:	mov	x0, #0x0                   	// #0
  4040f4:	bl	401a10 <dcgettext@plt>
  4040f8:	mov	x20, x0
  4040fc:	mov	x0, x19
  404100:	bl	406334 <ferror@plt+0x48a4>
  404104:	mov	x4, x25
  404108:	b	403df0 <ferror@plt+0x2360>
  40410c:	add	x26, x27, #0x2
  404110:	mov	x25, #0x4                   	// #4
  404114:	add	x0, x24, #0x8c
  404118:	ldr	w25, [x0, x25, lsl #2]
  40411c:	bl	401780 <localeconv@plt>
  404120:	ldr	x0, [x0]
  404124:	ldrb	w1, [x0]
  404128:	cbz	w1, 404194 <ferror@plt+0x2704>
  40412c:	bl	4016d0 <strlen@plt>
  404130:	cmp	w25, #0x7
  404134:	b.eq	40419c <ferror@plt+0x270c>  // b.none
  404138:	cmp	w25, #0x8
  40413c:	b.eq	4041ac <ferror@plt+0x271c>  // b.none
  404140:	cmp	w25, #0x6
  404144:	b.ne	403e58 <ferror@plt+0x23c8>  // b.any
  404148:	adrp	x1, 403000 <ferror@plt+0x1570>
  40414c:	add	w22, w0, #0xe
  404150:	add	x1, x1, #0x2d8
  404154:	mov	w2, #0x4                   	// #4
  404158:	b	404000 <ferror@plt+0x2570>
  40415c:	add	x26, x27, #0x2
  404160:	mov	x25, #0x8                   	// #8
  404164:	b	404114 <ferror@plt+0x2684>
  404168:	add	x26, x27, #0x2
  40416c:	mov	x25, #0x10                  	// #16
  404170:	b	404114 <ferror@plt+0x2684>
  404174:	sxtw	x0, w0
  404178:	add	x26, x26, #0x1
  40417c:	mvn	x1, x0
  404180:	udiv	x1, x1, x3
  404184:	cmp	x1, x25
  404188:	b.cc	40425c <ferror@plt+0x27cc>  // b.lo, b.ul, b.last
  40418c:	madd	x25, x25, x3, x0
  404190:	b	4040b8 <ferror@plt+0x2628>
  404194:	mov	x0, #0x1                   	// #1
  404198:	b	404130 <ferror@plt+0x26a0>
  40419c:	adrp	x1, 403000 <ferror@plt+0x1570>
  4041a0:	add	w22, w0, #0x17
  4041a4:	add	x1, x1, #0x1e8
  4041a8:	b	404154 <ferror@plt+0x26c4>
  4041ac:	adrp	x1, 403000 <ferror@plt+0x1570>
  4041b0:	add	w22, w0, #0x2b
  4041b4:	add	x1, x1, #0xf4
  4041b8:	b	404154 <ferror@plt+0x26c4>
  4041bc:	adrp	x1, 402000 <ferror@plt+0x570>
  4041c0:	add	x26, x27, #0x1
  4041c4:	add	x1, x1, #0xb1c
  4041c8:	mov	w22, #0x3                   	// #3
  4041cc:	mov	w2, #0x5                   	// #5
  4041d0:	mov	w25, #0x1                   	// #1
  4041d4:	b	404000 <ferror@plt+0x2570>
  4041d8:	adrp	x1, 403000 <ferror@plt+0x1570>
  4041dc:	add	x26, x27, #0x1
  4041e0:	add	x1, x1, #0x3c8
  4041e4:	mov	w22, #0x3                   	// #3
  4041e8:	mov	w2, #0x6                   	// #6
  4041ec:	b	4041d0 <ferror@plt+0x2740>
  4041f0:	adrp	x1, 407000 <ferror@plt+0x5570>
  4041f4:	add	x1, x1, #0x8eb
  4041f8:	mov	w2, #0x5                   	// #5
  4041fc:	mov	x0, #0x0                   	// #0
  404200:	bl	401a10 <dcgettext@plt>
  404204:	ldrb	w21, [x27]
  404208:	mov	x20, x0
  40420c:	mov	x0, x19
  404210:	bl	406334 <ferror@plt+0x48a4>
  404214:	mov	x4, x0
  404218:	mov	w3, w21
  40421c:	mov	x2, x20
  404220:	mov	w1, #0x0                   	// #0
  404224:	mov	w0, #0x0                   	// #0
  404228:	bl	401710 <error@plt>
  40422c:	b	403e04 <ferror@plt+0x2374>
  404230:	adrp	x1, 402000 <ferror@plt+0x570>
  404234:	add	x1, x1, #0xd84
  404238:	b	404000 <ferror@plt+0x2570>
  40423c:	adrp	x1, 402000 <ferror@plt+0x570>
  404240:	add	x1, x1, #0xcbc
  404244:	b	404000 <ferror@plt+0x2570>
  404248:	ldr	x0, [x24]
  40424c:	mov	x27, x26
  404250:	add	x0, x0, #0x1
  404254:	str	x0, [x24]
  404258:	b	403c94 <ferror@plt+0x2204>
  40425c:	adrp	x1, 407000 <ferror@plt+0x5570>
  404260:	add	x1, x1, #0x91e
  404264:	mov	w2, #0x5                   	// #5
  404268:	mov	x0, #0x0                   	// #0
  40426c:	bl	401a10 <dcgettext@plt>
  404270:	mov	x20, x0
  404274:	mov	x0, x19
  404278:	bl	406334 <ferror@plt+0x48a4>
  40427c:	mov	x2, x20
  404280:	mov	x3, x0
  404284:	mov	w1, #0x0                   	// #0
  404288:	mov	w0, #0x0                   	// #0
  40428c:	bl	401710 <error@plt>
  404290:	b	403e04 <ferror@plt+0x2374>
  404294:	stp	x29, x30, [sp, #-176]!
  404298:	mov	x29, sp
  40429c:	stp	x19, x20, [sp, #16]
  4042a0:	adrp	x19, 41b000 <ferror@plt+0x19570>
  4042a4:	stp	x21, x22, [sp, #32]
  4042a8:	mov	w22, w0
  4042ac:	str	x23, [sp, #48]
  4042b0:	cbz	w0, 4042ec <ferror@plt+0x285c>
  4042b4:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4042b8:	mov	w2, #0x5                   	// #5
  4042bc:	adrp	x1, 407000 <ferror@plt+0x5570>
  4042c0:	add	x1, x1, #0x938
  4042c4:	ldr	x20, [x0, #656]
  4042c8:	mov	x0, #0x0                   	// #0
  4042cc:	bl	401a10 <dcgettext@plt>
  4042d0:	mov	x2, x0
  4042d4:	ldr	x3, [x19, #976]
  4042d8:	mov	x0, x20
  4042dc:	mov	w1, #0x1                   	// #1
  4042e0:	bl	401950 <__fprintf_chk@plt>
  4042e4:	mov	w0, w22
  4042e8:	bl	401700 <exit@plt>
  4042ec:	mov	w2, #0x5                   	// #5
  4042f0:	adrp	x1, 407000 <ferror@plt+0x5570>
  4042f4:	mov	x0, #0x0                   	// #0
  4042f8:	add	x1, x1, #0x95f
  4042fc:	bl	401a10 <dcgettext@plt>
  404300:	mov	x1, x0
  404304:	ldr	x4, [x19, #976]
  404308:	mov	w0, #0x1                   	// #1
  40430c:	adrp	x19, 41b000 <ferror@plt+0x19570>
  404310:	adrp	x21, 407000 <ferror@plt+0x5570>
  404314:	mov	x3, x4
  404318:	mov	x2, x4
  40431c:	bl	401840 <__printf_chk@plt>
  404320:	add	x20, sp, #0x40
  404324:	mov	w2, #0x5                   	// #5
  404328:	adrp	x1, 407000 <ferror@plt+0x5570>
  40432c:	mov	x0, #0x0                   	// #0
  404330:	add	x1, x1, #0xa02
  404334:	bl	401a10 <dcgettext@plt>
  404338:	add	x21, x21, #0x935
  40433c:	ldr	x1, [x19, #680]
  404340:	bl	401a20 <fputs_unlocked@plt>
  404344:	mov	w2, #0x5                   	// #5
  404348:	adrp	x1, 407000 <ferror@plt+0x5570>
  40434c:	mov	x0, #0x0                   	// #0
  404350:	add	x1, x1, #0xab8
  404354:	bl	401a10 <dcgettext@plt>
  404358:	ldr	x1, [x19, #680]
  40435c:	bl	401a20 <fputs_unlocked@plt>
  404360:	mov	w2, #0x5                   	// #5
  404364:	adrp	x1, 407000 <ferror@plt+0x5570>
  404368:	mov	x0, #0x0                   	// #0
  40436c:	add	x1, x1, #0xaf0
  404370:	bl	401a10 <dcgettext@plt>
  404374:	ldr	x1, [x19, #680]
  404378:	bl	401a20 <fputs_unlocked@plt>
  40437c:	mov	w2, #0x5                   	// #5
  404380:	adrp	x1, 407000 <ferror@plt+0x5570>
  404384:	mov	x0, #0x0                   	// #0
  404388:	add	x1, x1, #0xc77
  40438c:	bl	401a10 <dcgettext@plt>
  404390:	ldr	x1, [x19, #680]
  404394:	bl	401a20 <fputs_unlocked@plt>
  404398:	mov	w2, #0x5                   	// #5
  40439c:	adrp	x1, 407000 <ferror@plt+0x5570>
  4043a0:	mov	x0, #0x0                   	// #0
  4043a4:	add	x1, x1, #0xcc2
  4043a8:	bl	401a10 <dcgettext@plt>
  4043ac:	ldr	x1, [x19, #680]
  4043b0:	bl	401a20 <fputs_unlocked@plt>
  4043b4:	mov	w2, #0x5                   	// #5
  4043b8:	adrp	x1, 407000 <ferror@plt+0x5570>
  4043bc:	mov	x0, #0x0                   	// #0
  4043c0:	add	x1, x1, #0xde1
  4043c4:	bl	401a10 <dcgettext@plt>
  4043c8:	ldr	x1, [x19, #680]
  4043cc:	bl	401a20 <fputs_unlocked@plt>
  4043d0:	mov	w2, #0x5                   	// #5
  4043d4:	adrp	x1, 408000 <ferror@plt+0x6570>
  4043d8:	mov	x0, #0x0                   	// #0
  4043dc:	add	x1, x1, #0x9
  4043e0:	bl	401a10 <dcgettext@plt>
  4043e4:	ldr	x1, [x19, #680]
  4043e8:	bl	401a20 <fputs_unlocked@plt>
  4043ec:	mov	w2, #0x5                   	// #5
  4043f0:	adrp	x1, 408000 <ferror@plt+0x6570>
  4043f4:	mov	x0, #0x0                   	// #0
  4043f8:	add	x1, x1, #0x36
  4043fc:	bl	401a10 <dcgettext@plt>
  404400:	ldr	x1, [x19, #680]
  404404:	bl	401a20 <fputs_unlocked@plt>
  404408:	mov	w2, #0x5                   	// #5
  40440c:	adrp	x1, 408000 <ferror@plt+0x6570>
  404410:	mov	x0, #0x0                   	// #0
  404414:	add	x1, x1, #0x6c
  404418:	bl	401a10 <dcgettext@plt>
  40441c:	ldr	x1, [x19, #680]
  404420:	bl	401a20 <fputs_unlocked@plt>
  404424:	mov	w2, #0x5                   	// #5
  404428:	adrp	x1, 408000 <ferror@plt+0x6570>
  40442c:	mov	x0, #0x0                   	// #0
  404430:	add	x1, x1, #0x1a7
  404434:	bl	401a10 <dcgettext@plt>
  404438:	ldr	x1, [x19, #680]
  40443c:	bl	401a20 <fputs_unlocked@plt>
  404440:	mov	w2, #0x5                   	// #5
  404444:	adrp	x1, 408000 <ferror@plt+0x6570>
  404448:	mov	x0, #0x0                   	// #0
  40444c:	add	x1, x1, #0x2b9
  404450:	bl	401a10 <dcgettext@plt>
  404454:	ldr	x1, [x19, #680]
  404458:	bl	401a20 <fputs_unlocked@plt>
  40445c:	mov	w2, #0x5                   	// #5
  404460:	adrp	x1, 408000 <ferror@plt+0x6570>
  404464:	mov	x0, #0x0                   	// #0
  404468:	add	x1, x1, #0x35f
  40446c:	bl	401a10 <dcgettext@plt>
  404470:	ldr	x1, [x19, #680]
  404474:	bl	401a20 <fputs_unlocked@plt>
  404478:	mov	w2, #0x5                   	// #5
  40447c:	adrp	x1, 408000 <ferror@plt+0x6570>
  404480:	mov	x0, #0x0                   	// #0
  404484:	add	x1, x1, #0x458
  404488:	bl	401a10 <dcgettext@plt>
  40448c:	ldr	x1, [x19, #680]
  404490:	bl	401a20 <fputs_unlocked@plt>
  404494:	mov	w2, #0x5                   	// #5
  404498:	adrp	x1, 408000 <ferror@plt+0x6570>
  40449c:	mov	x0, #0x0                   	// #0
  4044a0:	add	x1, x1, #0x54c
  4044a4:	bl	401a10 <dcgettext@plt>
  4044a8:	ldr	x1, [x19, #680]
  4044ac:	bl	401a20 <fputs_unlocked@plt>
  4044b0:	mov	w2, #0x5                   	// #5
  4044b4:	adrp	x1, 408000 <ferror@plt+0x6570>
  4044b8:	mov	x0, #0x0                   	// #0
  4044bc:	add	x1, x1, #0x5aa
  4044c0:	bl	401a10 <dcgettext@plt>
  4044c4:	ldr	x1, [x19, #680]
  4044c8:	bl	401a20 <fputs_unlocked@plt>
  4044cc:	adrp	x1, 408000 <ferror@plt+0x6570>
  4044d0:	add	x1, x1, #0xa18
  4044d4:	add	x1, x1, #0x1f0
  4044d8:	add	x0, sp, #0x40
  4044dc:	mov	x2, #0x70                  	// #112
  4044e0:	bl	4016b0 <memcpy@plt>
  4044e4:	ldr	x1, [x20]
  4044e8:	cbnz	x1, 4045a4 <ferror@plt+0x2b14>
  4044ec:	ldr	x20, [x20, #8]
  4044f0:	mov	w2, #0x5                   	// #5
  4044f4:	adrp	x1, 408000 <ferror@plt+0x6570>
  4044f8:	mov	x0, #0x0                   	// #0
  4044fc:	cmp	x20, #0x0
  404500:	add	x1, x1, #0x692
  404504:	csel	x20, x20, x21, ne  // ne = any
  404508:	adrp	x23, 408000 <ferror@plt+0x6570>
  40450c:	add	x23, x23, #0x6a9
  404510:	bl	401a10 <dcgettext@plt>
  404514:	mov	x1, x0
  404518:	mov	x3, x23
  40451c:	adrp	x2, 408000 <ferror@plt+0x6570>
  404520:	add	x2, x2, #0x6d1
  404524:	mov	w0, #0x1                   	// #1
  404528:	bl	401840 <__printf_chk@plt>
  40452c:	mov	x1, #0x0                   	// #0
  404530:	mov	w0, #0x5                   	// #5
  404534:	bl	401a80 <setlocale@plt>
  404538:	cbnz	x0, 4045b8 <ferror@plt+0x2b28>
  40453c:	mov	w2, #0x5                   	// #5
  404540:	adrp	x1, 408000 <ferror@plt+0x6570>
  404544:	mov	x0, #0x0                   	// #0
  404548:	add	x1, x1, #0x72a
  40454c:	bl	401a10 <dcgettext@plt>
  404550:	mov	x1, x0
  404554:	mov	x3, x21
  404558:	mov	x2, x23
  40455c:	mov	w0, #0x1                   	// #1
  404560:	bl	401840 <__printf_chk@plt>
  404564:	mov	w2, #0x5                   	// #5
  404568:	adrp	x1, 408000 <ferror@plt+0x6570>
  40456c:	mov	x0, #0x0                   	// #0
  404570:	add	x1, x1, #0x745
  404574:	bl	401a10 <dcgettext@plt>
  404578:	mov	x1, x0
  40457c:	cmp	x20, x21
  404580:	adrp	x2, 409000 <ferror@plt+0x7570>
  404584:	adrp	x3, 407000 <ferror@plt+0x5570>
  404588:	add	x2, x2, #0x1e2
  40458c:	add	x3, x3, #0x6f4
  404590:	mov	w0, #0x1                   	// #1
  404594:	csel	x3, x3, x2, eq  // eq = none
  404598:	mov	x2, x20
  40459c:	bl	401840 <__printf_chk@plt>
  4045a0:	b	4042e4 <ferror@plt+0x2854>
  4045a4:	mov	x0, x21
  4045a8:	bl	401960 <strcmp@plt>
  4045ac:	cbz	w0, 4044ec <ferror@plt+0x2a5c>
  4045b0:	add	x20, x20, #0x10
  4045b4:	b	4044e4 <ferror@plt+0x2a54>
  4045b8:	adrp	x1, 408000 <ferror@plt+0x6570>
  4045bc:	mov	x2, #0x3                   	// #3
  4045c0:	add	x1, x1, #0x6df
  4045c4:	bl	401800 <strncmp@plt>
  4045c8:	cbz	w0, 40453c <ferror@plt+0x2aac>
  4045cc:	mov	w2, #0x5                   	// #5
  4045d0:	adrp	x1, 408000 <ferror@plt+0x6570>
  4045d4:	mov	x0, #0x0                   	// #0
  4045d8:	add	x1, x1, #0x6e3
  4045dc:	bl	401a10 <dcgettext@plt>
  4045e0:	ldr	x1, [x19, #680]
  4045e4:	bl	401a20 <fputs_unlocked@plt>
  4045e8:	b	40453c <ferror@plt+0x2aac>
  4045ec:	mov	w0, #0x1                   	// #1
  4045f0:	b	404294 <ferror@plt+0x2804>
  4045f4:	stp	x29, x30, [sp, #-112]!
  4045f8:	mov	x29, sp
  4045fc:	stp	x21, x22, [sp, #32]
  404600:	mov	x21, x2
  404604:	mov	x22, x3
  404608:	stp	x19, x20, [sp, #16]
  40460c:	mov	x19, #0xffffffffffffffff    	// #-1
  404610:	mov	x20, #0x0                   	// #0
  404614:	stp	x23, x24, [sp, #48]
  404618:	mov	w23, #0x0                   	// #0
  40461c:	stp	x25, x26, [sp, #64]
  404620:	mov	x25, x1
  404624:	mov	x26, x21
  404628:	stp	x27, x28, [sp, #80]
  40462c:	mov	x27, x0
  404630:	bl	4016d0 <strlen@plt>
  404634:	mov	x24, x0
  404638:	mov	w28, #0x1                   	// #1
  40463c:	ldr	x3, [x25, x20, lsl #3]
  404640:	cbnz	x3, 404654 <ferror@plt+0x2bc4>
  404644:	cmp	w23, #0x0
  404648:	mov	x0, #0xfffffffffffffffe    	// #-2
  40464c:	csel	x19, x19, x0, eq  // eq = none
  404650:	b	404684 <ferror@plt+0x2bf4>
  404654:	mov	x2, x24
  404658:	mov	x1, x27
  40465c:	mov	x0, x3
  404660:	str	x3, [sp, #104]
  404664:	bl	401800 <strncmp@plt>
  404668:	cbnz	w0, 4046b0 <ferror@plt+0x2c20>
  40466c:	ldr	x3, [sp, #104]
  404670:	mov	x0, x3
  404674:	bl	4016d0 <strlen@plt>
  404678:	cmp	x0, x24
  40467c:	b.ne	4046a4 <ferror@plt+0x2c14>  // b.any
  404680:	mov	x19, x20
  404684:	mov	x0, x19
  404688:	ldp	x19, x20, [sp, #16]
  40468c:	ldp	x21, x22, [sp, #32]
  404690:	ldp	x23, x24, [sp, #48]
  404694:	ldp	x25, x26, [sp, #64]
  404698:	ldp	x27, x28, [sp, #80]
  40469c:	ldp	x29, x30, [sp], #112
  4046a0:	ret
  4046a4:	cmn	x19, #0x1
  4046a8:	b.ne	4046bc <ferror@plt+0x2c2c>  // b.any
  4046ac:	mov	x19, x20
  4046b0:	add	x20, x20, #0x1
  4046b4:	add	x26, x26, x22
  4046b8:	b	40463c <ferror@plt+0x2bac>
  4046bc:	cbz	x21, 4046dc <ferror@plt+0x2c4c>
  4046c0:	madd	x0, x19, x22, x21
  4046c4:	mov	x2, x22
  4046c8:	mov	x1, x26
  4046cc:	bl	401920 <memcmp@plt>
  4046d0:	cmp	w0, #0x0
  4046d4:	csel	w23, w23, w28, eq  // eq = none
  4046d8:	b	4046b0 <ferror@plt+0x2c20>
  4046dc:	mov	w23, #0x1                   	// #1
  4046e0:	b	4046b0 <ferror@plt+0x2c20>
  4046e4:	stp	x29, x30, [sp, #-48]!
  4046e8:	cmn	x2, #0x1
  4046ec:	mov	w2, #0x5                   	// #5
  4046f0:	mov	x29, sp
  4046f4:	stp	x19, x20, [sp, #16]
  4046f8:	mov	x20, x1
  4046fc:	str	x21, [sp, #32]
  404700:	mov	x21, x0
  404704:	b.ne	404760 <ferror@plt+0x2cd0>  // b.any
  404708:	adrp	x1, 408000 <ferror@plt+0x6570>
  40470c:	add	x1, x1, #0xe62
  404710:	mov	x0, #0x0                   	// #0
  404714:	bl	401a10 <dcgettext@plt>
  404718:	mov	x2, x20
  40471c:	mov	x19, x0
  404720:	mov	w1, #0x8                   	// #8
  404724:	mov	w0, #0x0                   	// #0
  404728:	bl	4060cc <ferror@plt+0x463c>
  40472c:	mov	x20, x0
  404730:	mov	x1, x21
  404734:	mov	w0, #0x1                   	// #1
  404738:	bl	40632c <ferror@plt+0x489c>
  40473c:	mov	x4, x0
  404740:	mov	x3, x20
  404744:	mov	x2, x19
  404748:	ldp	x19, x20, [sp, #16]
  40474c:	mov	w1, #0x0                   	// #0
  404750:	ldr	x21, [sp, #32]
  404754:	mov	w0, #0x0                   	// #0
  404758:	ldp	x29, x30, [sp], #48
  40475c:	b	401710 <error@plt>
  404760:	adrp	x1, 408000 <ferror@plt+0x6570>
  404764:	add	x1, x1, #0xe7d
  404768:	b	404710 <ferror@plt+0x2c80>
  40476c:	stp	x29, x30, [sp, #-112]!
  404770:	mov	x29, sp
  404774:	stp	x19, x20, [sp, #16]
  404778:	adrp	x20, 41b000 <ferror@plt+0x19570>
  40477c:	mov	x19, x1
  404780:	adrp	x1, 408000 <ferror@plt+0x6570>
  404784:	add	x1, x1, #0xe9a
  404788:	stp	x21, x22, [sp, #32]
  40478c:	mov	x22, x2
  404790:	mov	w2, #0x5                   	// #5
  404794:	stp	x23, x24, [sp, #48]
  404798:	mov	x21, #0x0                   	// #0
  40479c:	stp	x25, x26, [sp, #64]
  4047a0:	adrp	x26, 408000 <ferror@plt+0x6570>
  4047a4:	mov	x25, #0x0                   	// #0
  4047a8:	stp	x27, x28, [sp, #80]
  4047ac:	add	x26, x26, #0xeaf
  4047b0:	adrp	x27, 408000 <ferror@plt+0x6570>
  4047b4:	str	x0, [sp, #104]
  4047b8:	mov	x0, #0x0                   	// #0
  4047bc:	bl	401a10 <dcgettext@plt>
  4047c0:	add	x27, x27, #0xeb7
  4047c4:	ldr	x1, [x20, #656]
  4047c8:	bl	401a20 <fputs_unlocked@plt>
  4047cc:	ldr	x0, [sp, #104]
  4047d0:	ldr	x23, [x20, #656]
  4047d4:	ldr	x24, [x0, x21, lsl #3]
  4047d8:	cbnz	x24, 404800 <ferror@plt+0x2d70>
  4047dc:	mov	x1, x23
  4047e0:	mov	w0, #0xa                   	// #10
  4047e4:	ldp	x19, x20, [sp, #16]
  4047e8:	ldp	x21, x22, [sp, #32]
  4047ec:	ldp	x23, x24, [sp, #48]
  4047f0:	ldp	x25, x26, [sp, #64]
  4047f4:	ldp	x27, x28, [sp, #80]
  4047f8:	ldp	x29, x30, [sp], #112
  4047fc:	b	4017a0 <putc_unlocked@plt>
  404800:	mov	x28, x19
  404804:	cbz	x21, 40481c <ferror@plt+0x2d8c>
  404808:	mov	x2, x22
  40480c:	mov	x1, x19
  404810:	mov	x0, x25
  404814:	bl	401920 <memcmp@plt>
  404818:	cbz	w0, 404848 <ferror@plt+0x2db8>
  40481c:	mov	x0, x24
  404820:	bl	406334 <ferror@plt+0x48a4>
  404824:	mov	x2, x26
  404828:	mov	x3, x0
  40482c:	mov	w1, #0x1                   	// #1
  404830:	mov	x0, x23
  404834:	bl	401950 <__fprintf_chk@plt>
  404838:	add	x21, x21, #0x1
  40483c:	add	x19, x19, x22
  404840:	mov	x25, x28
  404844:	b	4047cc <ferror@plt+0x2d3c>
  404848:	mov	x0, x24
  40484c:	bl	406334 <ferror@plt+0x48a4>
  404850:	mov	x2, x27
  404854:	mov	x3, x0
  404858:	mov	w1, #0x1                   	// #1
  40485c:	mov	x0, x23
  404860:	mov	x28, x25
  404864:	bl	401950 <__fprintf_chk@plt>
  404868:	b	404838 <ferror@plt+0x2da8>
  40486c:	stp	x29, x30, [sp, #-64]!
  404870:	mov	x29, sp
  404874:	stp	x19, x20, [sp, #16]
  404878:	mov	x19, x2
  40487c:	mov	x20, x3
  404880:	stp	x21, x22, [sp, #32]
  404884:	mov	x22, x1
  404888:	mov	x21, x4
  40488c:	mov	x3, x4
  404890:	mov	x2, x20
  404894:	mov	x1, x19
  404898:	stp	x23, x24, [sp, #48]
  40489c:	mov	x24, x0
  4048a0:	mov	x23, x5
  4048a4:	mov	x0, x22
  4048a8:	bl	4045f4 <ferror@plt+0x2b64>
  4048ac:	tbz	x0, #63, 4048d8 <ferror@plt+0x2e48>
  4048b0:	mov	x2, x0
  4048b4:	mov	x1, x22
  4048b8:	mov	x0, x24
  4048bc:	bl	4046e4 <ferror@plt+0x2c54>
  4048c0:	mov	x0, x19
  4048c4:	mov	x2, x21
  4048c8:	mov	x1, x20
  4048cc:	bl	40476c <ferror@plt+0x2cdc>
  4048d0:	blr	x23
  4048d4:	mov	x0, #0xffffffffffffffff    	// #-1
  4048d8:	ldp	x19, x20, [sp, #16]
  4048dc:	ldp	x21, x22, [sp, #32]
  4048e0:	ldp	x23, x24, [sp, #48]
  4048e4:	ldp	x29, x30, [sp], #64
  4048e8:	ret
  4048ec:	stp	x29, x30, [sp, #-64]!
  4048f0:	mov	x29, sp
  4048f4:	stp	x19, x20, [sp, #16]
  4048f8:	mov	x19, x1
  4048fc:	mov	x20, x2
  404900:	stp	x21, x22, [sp, #32]
  404904:	mov	x22, x0
  404908:	mov	x21, x3
  40490c:	str	x23, [sp, #48]
  404910:	ldr	x23, [x19]
  404914:	cbz	x23, 404934 <ferror@plt+0x2ea4>
  404918:	mov	x1, x20
  40491c:	mov	x2, x21
  404920:	mov	x0, x22
  404924:	add	x19, x19, #0x8
  404928:	add	x20, x20, x21
  40492c:	bl	401920 <memcmp@plt>
  404930:	cbnz	w0, 404910 <ferror@plt+0x2e80>
  404934:	mov	x0, x23
  404938:	ldp	x19, x20, [sp, #16]
  40493c:	ldp	x21, x22, [sp, #32]
  404940:	ldr	x23, [sp, #48]
  404944:	ldp	x29, x30, [sp], #64
  404948:	ret
  40494c:	adrp	x1, 41b000 <ferror@plt+0x19570>
  404950:	str	x0, [x1, #960]
  404954:	ret
  404958:	adrp	x1, 41b000 <ferror@plt+0x19570>
  40495c:	strb	w0, [x1, #968]
  404960:	ret
  404964:	stp	x29, x30, [sp, #-48]!
  404968:	adrp	x0, 41b000 <ferror@plt+0x19570>
  40496c:	mov	x29, sp
  404970:	ldr	x0, [x0, #680]
  404974:	stp	x19, x20, [sp, #16]
  404978:	stp	x21, x22, [sp, #32]
  40497c:	bl	40725c <ferror@plt+0x57cc>
  404980:	cbz	w0, 404a14 <ferror@plt+0x2f84>
  404984:	adrp	x21, 41b000 <ferror@plt+0x19570>
  404988:	add	x0, x21, #0x3c0
  40498c:	ldrb	w22, [x0, #8]
  404990:	bl	401a70 <__errno_location@plt>
  404994:	mov	x19, x0
  404998:	cbz	w22, 4049a8 <ferror@plt+0x2f18>
  40499c:	ldr	w0, [x0]
  4049a0:	cmp	w0, #0x20
  4049a4:	b.eq	404a14 <ferror@plt+0x2f84>  // b.none
  4049a8:	mov	w2, #0x5                   	// #5
  4049ac:	adrp	x1, 407000 <ferror@plt+0x5570>
  4049b0:	mov	x0, #0x0                   	// #0
  4049b4:	add	x1, x1, #0x791
  4049b8:	bl	401a10 <dcgettext@plt>
  4049bc:	mov	x20, x0
  4049c0:	ldr	x0, [x21, #960]
  4049c4:	cbz	x0, 4049f8 <ferror@plt+0x2f68>
  4049c8:	ldr	w19, [x19]
  4049cc:	bl	4061f0 <ferror@plt+0x4760>
  4049d0:	adrp	x2, 408000 <ferror@plt+0x6570>
  4049d4:	mov	x3, x0
  4049d8:	mov	x4, x20
  4049dc:	add	x2, x2, #0xebc
  4049e0:	mov	w1, w19
  4049e4:	mov	w0, #0x0                   	// #0
  4049e8:	bl	401710 <error@plt>
  4049ec:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4049f0:	ldr	w0, [x0, #552]
  4049f4:	bl	4016c0 <_exit@plt>
  4049f8:	ldr	w1, [x19]
  4049fc:	mov	x3, x20
  404a00:	adrp	x2, 408000 <ferror@plt+0x6570>
  404a04:	mov	w0, #0x0                   	// #0
  404a08:	add	x2, x2, #0xeb9
  404a0c:	bl	401710 <error@plt>
  404a10:	b	4049ec <ferror@plt+0x2f5c>
  404a14:	adrp	x0, 41b000 <ferror@plt+0x19570>
  404a18:	ldr	x0, [x0, #656]
  404a1c:	bl	40725c <ferror@plt+0x57cc>
  404a20:	cbnz	w0, 4049ec <ferror@plt+0x2f5c>
  404a24:	ldp	x19, x20, [sp, #16]
  404a28:	ldp	x21, x22, [sp, #32]
  404a2c:	ldp	x29, x30, [sp], #48
  404a30:	ret
  404a34:	stp	x29, x30, [sp, #-80]!
  404a38:	mov	w4, #0x2b                  	// #43
  404a3c:	mov	x29, sp
  404a40:	stp	x21, x22, [sp, #32]
  404a44:	mov	x21, x0
  404a48:	mov	w0, #0x2d25                	// #11557
  404a4c:	mov	x22, x1
  404a50:	add	x1, sp, #0x41
  404a54:	strh	w0, [sp, #64]
  404a58:	and	x0, x2, #0x1
  404a5c:	stp	x19, x20, [sp, #16]
  404a60:	mov	w19, #0xf                   	// #15
  404a64:	str	x23, [sp, #48]
  404a68:	mov	w23, w3
  404a6c:	str	d8, [sp, #56]
  404a70:	add	x3, x1, x0
  404a74:	fmov	d8, d0
  404a78:	strb	w4, [x1, x0]
  404a7c:	ubfx	x0, x2, #1, #1
  404a80:	mov	w4, #0x20                  	// #32
  404a84:	add	x1, x3, x0
  404a88:	fneg	d0, d0
  404a8c:	strb	w4, [x3, x0]
  404a90:	ubfx	x0, x2, #2, #1
  404a94:	fcmpe	d8, #0.0
  404a98:	add	x3, x1, x0
  404a9c:	mov	w4, #0x30                  	// #48
  404aa0:	strb	w4, [x1, x0]
  404aa4:	ubfx	x1, x2, #3, #1
  404aa8:	add	x0, x3, x1
  404aac:	mov	w4, #0x2e2a                	// #11818
  404ab0:	fcsel	d0, d0, d8, mi  // mi = first
  404ab4:	tst	x2, #0x10
  404ab8:	strh	w4, [x3, x1]
  404abc:	mov	w1, #0x2a                  	// #42
  404ac0:	mov	w2, #0x67                  	// #103
  404ac4:	strb	w1, [x0, #2]
  404ac8:	mov	w1, #0x47                  	// #71
  404acc:	csel	w1, w1, w2, ne  // ne = any
  404ad0:	strb	w1, [x0, #3]
  404ad4:	strb	wzr, [x0, #4]
  404ad8:	mov	x0, #0x10000000000000      	// #4503599627370496
  404adc:	fmov	d1, x0
  404ae0:	fcmpe	d0, d1
  404ae4:	csinc	w19, w19, wzr, pl  // pl = nfrst
  404ae8:	fmov	d0, d8
  404aec:	mov	w6, w19
  404af0:	mov	w5, w23
  404af4:	add	x4, sp, #0x40
  404af8:	mov	x1, x22
  404afc:	mov	x0, x21
  404b00:	mov	x3, #0xffffffffffffffff    	// #-1
  404b04:	mov	w2, #0x1                   	// #1
  404b08:	bl	4017b0 <__snprintf_chk@plt>
  404b0c:	cmp	w0, #0x0
  404b10:	mov	w20, w0
  404b14:	ccmp	w19, #0x10, #0x0, ge  // ge = tcont
  404b18:	b.gt	404b40 <ferror@plt+0x30b0>
  404b1c:	cmp	x22, w0, sxtw
  404b20:	b.ls	404b38 <ferror@plt+0x30a8>  // b.plast
  404b24:	mov	x0, x21
  404b28:	mov	x1, #0x0                   	// #0
  404b2c:	bl	401720 <strtod@plt>
  404b30:	fcmp	d0, d8
  404b34:	b.eq	404b40 <ferror@plt+0x30b0>  // b.none
  404b38:	add	w19, w19, #0x1
  404b3c:	b	404ae8 <ferror@plt+0x3058>
  404b40:	mov	w0, w20
  404b44:	ldr	d8, [sp, #56]
  404b48:	ldp	x19, x20, [sp, #16]
  404b4c:	ldp	x21, x22, [sp, #32]
  404b50:	ldr	x23, [sp, #48]
  404b54:	ldp	x29, x30, [sp], #80
  404b58:	ret
  404b5c:	stp	x29, x30, [sp, #-96]!
  404b60:	mov	w4, #0x2b                  	// #43
  404b64:	movi	v1.2s, #0x80, lsl #16
  404b68:	mov	x29, sp
  404b6c:	stp	x21, x22, [sp, #32]
  404b70:	mov	x21, x0
  404b74:	mov	w0, #0x2d25                	// #11557
  404b78:	mov	x22, x1
  404b7c:	add	x1, sp, #0x51
  404b80:	strh	w0, [sp, #80]
  404b84:	and	x0, x2, #0x1
  404b88:	stp	d8, d9, [sp, #64]
  404b8c:	fmov	s8, s0
  404b90:	fcvt	d9, s0
  404b94:	stp	x19, x20, [sp, #16]
  404b98:	fneg	s0, s0
  404b9c:	mov	w19, #0x6                   	// #6
  404ba0:	str	x23, [sp, #48]
  404ba4:	mov	w23, w3
  404ba8:	add	x3, x1, x0
  404bac:	strb	w4, [x1, x0]
  404bb0:	ubfx	x0, x2, #1, #1
  404bb4:	fcmpe	s8, #0.0
  404bb8:	add	x1, x3, x0
  404bbc:	mov	w4, #0x20                  	// #32
  404bc0:	strb	w4, [x3, x0]
  404bc4:	ubfx	x0, x2, #2, #1
  404bc8:	add	x3, x1, x0
  404bcc:	fcsel	s0, s0, s8, mi  // mi = first
  404bd0:	mov	w4, #0x30                  	// #48
  404bd4:	tst	x2, #0x10
  404bd8:	strb	w4, [x1, x0]
  404bdc:	ubfx	x1, x2, #3, #1
  404be0:	add	x0, x3, x1
  404be4:	mov	w4, #0x2e2a                	// #11818
  404be8:	mov	w2, #0x67                  	// #103
  404bec:	strh	w4, [x3, x1]
  404bf0:	mov	w1, #0x2a                  	// #42
  404bf4:	strb	w1, [x0, #2]
  404bf8:	mov	w1, #0x47                  	// #71
  404bfc:	csel	w1, w1, w2, ne  // ne = any
  404c00:	fcmpe	s0, s1
  404c04:	strb	w1, [x0, #3]
  404c08:	strb	wzr, [x0, #4]
  404c0c:	csinc	w19, w19, wzr, pl  // pl = nfrst
  404c10:	fmov	d0, d9
  404c14:	mov	w6, w19
  404c18:	mov	w5, w23
  404c1c:	add	x4, sp, #0x50
  404c20:	mov	x1, x22
  404c24:	mov	x0, x21
  404c28:	mov	x3, #0xffffffffffffffff    	// #-1
  404c2c:	mov	w2, #0x1                   	// #1
  404c30:	bl	4017b0 <__snprintf_chk@plt>
  404c34:	cmp	w0, #0x0
  404c38:	mov	w20, w0
  404c3c:	ccmp	w19, #0x8, #0x0, ge  // ge = tcont
  404c40:	b.gt	404c68 <ferror@plt+0x31d8>
  404c44:	cmp	x22, w0, sxtw
  404c48:	b.ls	404c60 <ferror@plt+0x31d0>  // b.plast
  404c4c:	mov	x0, x21
  404c50:	mov	x1, #0x0                   	// #0
  404c54:	bl	401990 <strtof@plt>
  404c58:	fcmp	s0, s8
  404c5c:	b.eq	404c68 <ferror@plt+0x31d8>  // b.none
  404c60:	add	w19, w19, #0x1
  404c64:	b	404c10 <ferror@plt+0x3180>
  404c68:	mov	w0, w20
  404c6c:	ldp	x19, x20, [sp, #16]
  404c70:	ldp	x21, x22, [sp, #32]
  404c74:	ldr	x23, [sp, #48]
  404c78:	ldp	d8, d9, [sp, #64]
  404c7c:	ldp	x29, x30, [sp], #96
  404c80:	ret
  404c84:	movi	v1.2d, #0x0
  404c88:	stp	x29, x30, [sp, #-112]!
  404c8c:	mov	x29, sp
  404c90:	stp	x19, x20, [sp, #16]
  404c94:	mov	w20, w2
  404c98:	stp	x21, x22, [sp, #32]
  404c9c:	stp	x23, x24, [sp, #48]
  404ca0:	mov	x24, x1
  404ca4:	mov	x23, x0
  404ca8:	str	x25, [sp, #64]
  404cac:	mov	w25, w3
  404cb0:	str	q0, [sp, #80]
  404cb4:	bl	407458 <ferror@plt+0x59c8>
  404cb8:	cmp	w0, #0x0
  404cbc:	mov	w0, #0x2d25                	// #11557
  404cc0:	add	x2, sp, #0x61
  404cc4:	strh	w0, [sp, #96]
  404cc8:	and	x0, x20, #0x1
  404ccc:	mov	w4, #0x2b                  	// #43
  404cd0:	add	x3, x2, x0
  404cd4:	ldp	x21, x19, [sp, #80]
  404cd8:	strb	w4, [x2, x0]
  404cdc:	ubfx	x0, x20, #1, #1
  404ce0:	mov	w4, #0x20                  	// #32
  404ce4:	add	x2, x3, x0
  404ce8:	strb	w4, [x3, x0]
  404cec:	ubfx	x0, x20, #2, #1
  404cf0:	add	x3, x2, x0
  404cf4:	mov	w4, #0x30                  	// #48
  404cf8:	eor	x1, x19, #0x8000000000000000
  404cfc:	strb	w4, [x2, x0]
  404d00:	ubfx	x0, x20, #3, #1
  404d04:	add	x2, x3, x0
  404d08:	csel	x1, x1, x19, lt  // lt = tstop
  404d0c:	mov	w4, #0x2e2a                	// #11818
  404d10:	tst	x20, #0x10
  404d14:	movk	w4, #0x4c2a, lsl #16
  404d18:	str	w4, [x3, x0]
  404d1c:	mov	w3, #0x67                  	// #103
  404d20:	mov	w0, #0x47                  	// #71
  404d24:	csel	w0, w0, w3, ne  // ne = any
  404d28:	strb	w0, [x2, #4]
  404d2c:	adrp	x0, 408000 <ferror@plt+0x6570>
  404d30:	add	x0, x0, #0xed0
  404d34:	stp	x21, x1, [sp, #80]
  404d38:	mov	w20, #0x21                  	// #33
  404d3c:	ldr	q1, [x0]
  404d40:	ldr	q0, [sp, #80]
  404d44:	strb	wzr, [x2, #5]
  404d48:	bl	407458 <ferror@plt+0x59c8>
  404d4c:	cmp	w0, #0x0
  404d50:	csinc	w20, w20, wzr, ge  // ge = tcont
  404d54:	stp	x21, x19, [sp, #80]
  404d58:	mov	w6, w20
  404d5c:	mov	w5, w25
  404d60:	ldr	q0, [sp, #80]
  404d64:	add	x4, sp, #0x60
  404d68:	mov	x1, x24
  404d6c:	mov	x0, x23
  404d70:	mov	x3, #0xffffffffffffffff    	// #-1
  404d74:	mov	w2, #0x1                   	// #1
  404d78:	bl	4017b0 <__snprintf_chk@plt>
  404d7c:	mov	w22, w0
  404d80:	cmp	w20, #0x23
  404d84:	ccmp	w0, #0x0, #0x1, le
  404d88:	b.lt	404db8 <ferror@plt+0x3328>  // b.tstop
  404d8c:	cmp	x24, w0, sxtw
  404d90:	b.ls	404db0 <ferror@plt+0x3320>  // b.plast
  404d94:	mov	x0, x23
  404d98:	mov	x1, #0x0                   	// #0
  404d9c:	bl	4019a0 <strtold@plt>
  404da0:	stp	x21, x19, [sp, #80]
  404da4:	ldr	q1, [sp, #80]
  404da8:	bl	407358 <ferror@plt+0x58c8>
  404dac:	cbz	w0, 404db8 <ferror@plt+0x3328>
  404db0:	add	w20, w20, #0x1
  404db4:	b	404d54 <ferror@plt+0x32c4>
  404db8:	mov	w0, w22
  404dbc:	ldp	x19, x20, [sp, #16]
  404dc0:	ldp	x21, x22, [sp, #32]
  404dc4:	ldp	x23, x24, [sp, #48]
  404dc8:	ldr	x25, [sp, #64]
  404dcc:	ldp	x29, x30, [sp], #112
  404dd0:	ret
  404dd4:	stp	x29, x30, [sp, #-48]!
  404dd8:	mov	x29, sp
  404ddc:	stp	x19, x20, [sp, #16]
  404de0:	str	x21, [sp, #32]
  404de4:	cbnz	x0, 404e00 <ferror@plt+0x3370>
  404de8:	adrp	x0, 41b000 <ferror@plt+0x19570>
  404dec:	ldr	x1, [x0, #656]
  404df0:	adrp	x0, 408000 <ferror@plt+0x6570>
  404df4:	add	x0, x0, #0xee0
  404df8:	bl	4016e0 <fputs@plt>
  404dfc:	bl	4018e0 <abort@plt>
  404e00:	mov	x19, x0
  404e04:	mov	w1, #0x2f                  	// #47
  404e08:	bl	4018b0 <strrchr@plt>
  404e0c:	mov	x20, x0
  404e10:	cbz	x0, 404e60 <ferror@plt+0x33d0>
  404e14:	add	x21, x0, #0x1
  404e18:	sub	x0, x21, x19
  404e1c:	cmp	x0, #0x6
  404e20:	b.le	404e60 <ferror@plt+0x33d0>
  404e24:	adrp	x1, 408000 <ferror@plt+0x6570>
  404e28:	sub	x0, x20, #0x6
  404e2c:	add	x1, x1, #0xf18
  404e30:	mov	x2, #0x7                   	// #7
  404e34:	bl	401800 <strncmp@plt>
  404e38:	cbnz	w0, 404e60 <ferror@plt+0x33d0>
  404e3c:	adrp	x1, 408000 <ferror@plt+0x6570>
  404e40:	mov	x0, x21
  404e44:	add	x1, x1, #0xf20
  404e48:	mov	x2, #0x3                   	// #3
  404e4c:	bl	401800 <strncmp@plt>
  404e50:	cbnz	w0, 404e80 <ferror@plt+0x33f0>
  404e54:	adrp	x0, 41b000 <ferror@plt+0x19570>
  404e58:	add	x19, x20, #0x4
  404e5c:	str	x19, [x0, #696]
  404e60:	adrp	x0, 41b000 <ferror@plt+0x19570>
  404e64:	ldr	x21, [sp, #32]
  404e68:	str	x19, [x0, #976]
  404e6c:	adrp	x0, 41b000 <ferror@plt+0x19570>
  404e70:	str	x19, [x0, #648]
  404e74:	ldp	x19, x20, [sp, #16]
  404e78:	ldp	x29, x30, [sp], #48
  404e7c:	ret
  404e80:	mov	x19, x21
  404e84:	b	404e60 <ferror@plt+0x33d0>
  404e88:	stp	xzr, xzr, [x8]
  404e8c:	cmp	w0, #0xa
  404e90:	stp	xzr, xzr, [x8, #16]
  404e94:	stp	xzr, xzr, [x8, #32]
  404e98:	str	xzr, [x8, #48]
  404e9c:	b.ne	404eac <ferror@plt+0x341c>  // b.any
  404ea0:	stp	x29, x30, [sp, #-16]!
  404ea4:	mov	x29, sp
  404ea8:	bl	4018e0 <abort@plt>
  404eac:	str	w0, [x8]
  404eb0:	ret
  404eb4:	stp	x29, x30, [sp, #-48]!
  404eb8:	mov	w2, #0x5                   	// #5
  404ebc:	mov	x29, sp
  404ec0:	stp	x19, x20, [sp, #16]
  404ec4:	mov	x20, x0
  404ec8:	str	x21, [sp, #32]
  404ecc:	mov	w21, w1
  404ed0:	mov	x1, x0
  404ed4:	mov	x0, #0x0                   	// #0
  404ed8:	bl	401a10 <dcgettext@plt>
  404edc:	mov	x19, x0
  404ee0:	cmp	x20, x0
  404ee4:	b.ne	404f58 <ferror@plt+0x34c8>  // b.any
  404ee8:	bl	40732c <ferror@plt+0x589c>
  404eec:	ldrb	w2, [x0]
  404ef0:	and	w2, w2, #0xffffffdf
  404ef4:	cmp	w2, #0x55
  404ef8:	b.ne	404f6c <ferror@plt+0x34dc>  // b.any
  404efc:	ldrb	w1, [x0, #1]
  404f00:	and	w1, w1, #0xffffffdf
  404f04:	cmp	w1, #0x54
  404f08:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f0c:	ldrb	w1, [x0, #2]
  404f10:	and	w1, w1, #0xffffffdf
  404f14:	cmp	w1, #0x46
  404f18:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f1c:	ldrb	w1, [x0, #3]
  404f20:	cmp	w1, #0x2d
  404f24:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f28:	ldrb	w1, [x0, #4]
  404f2c:	cmp	w1, #0x38
  404f30:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f34:	ldrb	w0, [x0, #5]
  404f38:	cbnz	w0, 404fe4 <ferror@plt+0x3554>
  404f3c:	ldrb	w1, [x19]
  404f40:	adrp	x0, 408000 <ferror@plt+0x6570>
  404f44:	adrp	x19, 408000 <ferror@plt+0x6570>
  404f48:	add	x0, x0, #0xf26
  404f4c:	cmp	w1, #0x60
  404f50:	add	x19, x19, #0xf31
  404f54:	csel	x19, x19, x0, eq  // eq = none
  404f58:	mov	x0, x19
  404f5c:	ldp	x19, x20, [sp, #16]
  404f60:	ldr	x21, [sp, #32]
  404f64:	ldp	x29, x30, [sp], #48
  404f68:	ret
  404f6c:	cmp	w2, #0x47
  404f70:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f74:	ldrb	w1, [x0, #1]
  404f78:	and	w1, w1, #0xffffffdf
  404f7c:	cmp	w1, #0x42
  404f80:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f84:	ldrb	w1, [x0, #2]
  404f88:	cmp	w1, #0x31
  404f8c:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f90:	ldrb	w1, [x0, #3]
  404f94:	cmp	w1, #0x38
  404f98:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404f9c:	ldrb	w1, [x0, #4]
  404fa0:	cmp	w1, #0x30
  404fa4:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404fa8:	ldrb	w1, [x0, #5]
  404fac:	cmp	w1, #0x33
  404fb0:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404fb4:	ldrb	w1, [x0, #6]
  404fb8:	cmp	w1, #0x30
  404fbc:	b.ne	404fe4 <ferror@plt+0x3554>  // b.any
  404fc0:	ldrb	w0, [x0, #7]
  404fc4:	cbnz	w0, 404fe4 <ferror@plt+0x3554>
  404fc8:	ldrb	w1, [x19]
  404fcc:	adrp	x0, 408000 <ferror@plt+0x6570>
  404fd0:	adrp	x19, 408000 <ferror@plt+0x6570>
  404fd4:	add	x0, x0, #0xf2a
  404fd8:	cmp	w1, #0x60
  404fdc:	add	x19, x19, #0xf2d
  404fe0:	b	404f54 <ferror@plt+0x34c4>
  404fe4:	adrp	x0, 409000 <ferror@plt+0x7570>
  404fe8:	adrp	x19, 408000 <ferror@plt+0x6570>
  404fec:	cmp	w21, #0x9
  404ff0:	add	x0, x0, #0x4b2
  404ff4:	add	x19, x19, #0xf24
  404ff8:	b	404f54 <ferror@plt+0x34c4>
  404ffc:	sub	sp, sp, #0xf0
  405000:	stp	x29, x30, [sp, #16]
  405004:	add	x29, sp, #0x10
  405008:	stp	x19, x20, [sp, #32]
  40500c:	stp	x21, x22, [sp, #48]
  405010:	mov	x21, x2
  405014:	stp	x23, x24, [sp, #64]
  405018:	mov	x24, x3
  40501c:	stp	x25, x26, [sp, #80]
  405020:	mov	w25, w4
  405024:	mov	x26, x0
  405028:	stp	x27, x28, [sp, #96]
  40502c:	str	x1, [sp, #112]
  405030:	str	w5, [sp, #120]
  405034:	str	x7, [sp, #128]
  405038:	str	x6, [sp, #152]
  40503c:	bl	4019c0 <__ctype_get_mb_cur_max@plt>
  405040:	str	x0, [sp, #160]
  405044:	cmp	w25, #0xa
  405048:	ldr	x0, [sp, #120]
  40504c:	str	xzr, [sp, #136]
  405050:	ubfx	x28, x0, #1, #1
  405054:	mov	w0, #0x1                   	// #1
  405058:	str	w0, [sp, #148]
  40505c:	b.hi	405258 <ferror@plt+0x37c8>  // b.pmore
  405060:	mov	w20, #0x0                   	// #0
  405064:	mov	w23, #0x0                   	// #0
  405068:	mov	w22, #0x0                   	// #0
  40506c:	mov	x10, #0x0                   	// #0
  405070:	mov	x6, #0x0                   	// #0
  405074:	adrp	x0, 408000 <ferror@plt+0x6570>
  405078:	add	x0, x0, #0xf88
  40507c:	ldrb	w0, [x0, w25, uxtw]
  405080:	adr	x1, 40508c <ferror@plt+0x35fc>
  405084:	add	x0, x1, w0, sxtb #2
  405088:	br	x0
  40508c:	ldr	x0, [sp, #112]
  405090:	mov	w28, #0x0                   	// #0
  405094:	str	x0, [sp, #136]
  405098:	b	405074 <ferror@plt+0x35e4>
  40509c:	mov	w28, #0x0                   	// #0
  4050a0:	mov	x19, #0x0                   	// #0
  4050a4:	b	4050c4 <ferror@plt+0x3634>
  4050a8:	mov	w28, #0x1                   	// #1
  4050ac:	adrp	x6, 408000 <ferror@plt+0x6570>
  4050b0:	mov	w22, w28
  4050b4:	add	x6, x6, #0xf24
  4050b8:	mov	x10, #0x1                   	// #1
  4050bc:	mov	x19, #0x0                   	// #0
  4050c0:	mov	w25, #0x5                   	// #5
  4050c4:	ldr	x0, [sp, #136]
  4050c8:	mov	x13, #0x0                   	// #0
  4050cc:	str	w20, [sp, #144]
  4050d0:	ldr	x27, [sp, #112]
  4050d4:	str	x0, [sp, #112]
  4050d8:	cmn	x24, #0x1
  4050dc:	b.ne	405af8 <ferror@plt+0x4068>  // b.any
  4050e0:	ldrb	w0, [x21, x13]
  4050e4:	cmp	w0, #0x0
  4050e8:	cset	w14, ne  // ne = any
  4050ec:	cmp	w25, #0x2
  4050f0:	cbnz	w14, 40527c <ferror@plt+0x37ec>
  4050f4:	cset	w0, eq  // eq = none
  4050f8:	cmp	x19, #0x0
  4050fc:	ccmp	w0, #0x0, #0x4, eq  // eq = none
  405100:	b.eq	405108 <ferror@plt+0x3678>  // b.none
  405104:	cbnz	w28, 405390 <ferror@plt+0x3900>
  405108:	eor	w5, w28, #0x1
  40510c:	ands	w0, w0, w5
  405110:	b.eq	405b5c <ferror@plt+0x40cc>  // b.none
  405114:	ldr	w1, [sp, #144]
  405118:	cbz	w1, 405b20 <ferror@plt+0x4090>
  40511c:	ldr	w0, [sp, #148]
  405120:	cbz	w0, 405b00 <ferror@plt+0x4070>
  405124:	ldr	w5, [sp, #120]
  405128:	mov	x3, x24
  40512c:	ldr	x1, [sp, #112]
  405130:	mov	x2, x21
  405134:	ldr	x7, [sp, #128]
  405138:	mov	w4, #0x5                   	// #5
  40513c:	ldr	x6, [sp, #152]
  405140:	ldr	x0, [sp, #240]
  405144:	str	x0, [sp]
  405148:	mov	x0, x26
  40514c:	bl	404ffc <ferror@plt+0x356c>
  405150:	b	405b3c <ferror@plt+0x40ac>
  405154:	adrp	x6, 408000 <ferror@plt+0x6570>
  405158:	add	x6, x6, #0xf24
  40515c:	cbnz	w28, 405270 <ferror@plt+0x37e0>
  405160:	ldr	x0, [sp, #112]
  405164:	cbz	x0, 405170 <ferror@plt+0x36e0>
  405168:	mov	w0, #0x22                  	// #34
  40516c:	strb	w0, [x26]
  405170:	mov	x10, #0x1                   	// #1
  405174:	mov	w22, #0x1                   	// #1
  405178:	mov	x19, x10
  40517c:	b	4050c4 <ferror@plt+0x3634>
  405180:	cmp	w25, #0xa
  405184:	b.eq	4051b0 <ferror@plt+0x3720>  // b.none
  405188:	mov	w1, w25
  40518c:	adrp	x0, 408000 <ferror@plt+0x6570>
  405190:	add	x0, x0, #0xf35
  405194:	bl	404eb4 <ferror@plt+0x3424>
  405198:	mov	w1, w25
  40519c:	str	x0, [sp, #128]
  4051a0:	adrp	x0, 409000 <ferror@plt+0x7570>
  4051a4:	add	x0, x0, #0x4b2
  4051a8:	bl	404eb4 <ferror@plt+0x3424>
  4051ac:	str	x0, [sp, #240]
  4051b0:	mov	x19, #0x0                   	// #0
  4051b4:	cbnz	w28, 4051c4 <ferror@plt+0x3734>
  4051b8:	ldr	x0, [sp, #128]
  4051bc:	ldrb	w0, [x0, x19]
  4051c0:	cbnz	w0, 4051dc <ferror@plt+0x374c>
  4051c4:	ldr	x0, [sp, #240]
  4051c8:	mov	w22, #0x1                   	// #1
  4051cc:	bl	4016d0 <strlen@plt>
  4051d0:	mov	x10, x0
  4051d4:	ldr	x6, [sp, #240]
  4051d8:	b	4050c4 <ferror@plt+0x3634>
  4051dc:	ldr	x1, [sp, #112]
  4051e0:	cmp	x1, x19
  4051e4:	b.ls	4051ec <ferror@plt+0x375c>  // b.plast
  4051e8:	strb	w0, [x26, x19]
  4051ec:	add	x19, x19, #0x1
  4051f0:	b	4051b8 <ferror@plt+0x3728>
  4051f4:	cbnz	w28, 405240 <ferror@plt+0x37b0>
  4051f8:	mov	w22, #0x1                   	// #1
  4051fc:	ldr	x0, [sp, #112]
  405200:	adrp	x6, 409000 <ferror@plt+0x7570>
  405204:	add	x6, x6, #0x4b2
  405208:	cbz	x0, 405214 <ferror@plt+0x3784>
  40520c:	mov	w0, #0x27                  	// #39
  405210:	strb	w0, [x26]
  405214:	mov	x10, #0x1                   	// #1
  405218:	mov	w28, #0x0                   	// #0
  40521c:	mov	x19, x10
  405220:	b	405250 <ferror@plt+0x37c0>
  405224:	cbz	w28, 4051fc <ferror@plt+0x376c>
  405228:	adrp	x6, 409000 <ferror@plt+0x7570>
  40522c:	mov	x10, #0x1                   	// #1
  405230:	add	x6, x6, #0x4b2
  405234:	b	4050a0 <ferror@plt+0x3610>
  405238:	mov	w28, #0x1                   	// #1
  40523c:	mov	w22, w28
  405240:	adrp	x6, 409000 <ferror@plt+0x7570>
  405244:	add	x6, x6, #0x4b2
  405248:	mov	x10, #0x1                   	// #1
  40524c:	mov	x19, #0x0                   	// #0
  405250:	mov	w25, #0x2                   	// #2
  405254:	b	4050c4 <ferror@plt+0x3634>
  405258:	bl	4018e0 <abort@plt>
  40525c:	mov	w28, #0x0                   	// #0
  405260:	mov	w22, #0x1                   	// #1
  405264:	b	4050a0 <ferror@plt+0x3610>
  405268:	mov	w28, #0x1                   	// #1
  40526c:	b	405240 <ferror@plt+0x37b0>
  405270:	mov	w22, w28
  405274:	mov	x10, #0x1                   	// #1
  405278:	b	4050a0 <ferror@plt+0x3610>
  40527c:	add	x0, x21, x13
  405280:	str	x0, [sp, #136]
  405284:	cset	w3, ne  // ne = any
  405288:	ands	w3, w22, w3
  40528c:	b.eq	405340 <ferror@plt+0x38b0>  // b.none
  405290:	cbz	x10, 405340 <ferror@plt+0x38b0>
  405294:	cmp	x10, #0x1
  405298:	add	x20, x13, x10
  40529c:	ccmn	x24, #0x1, #0x0, hi  // hi = pmore
  4052a0:	b.ne	4052d0 <ferror@plt+0x3840>  // b.any
  4052a4:	mov	x0, x21
  4052a8:	stp	x13, x6, [sp, #168]
  4052ac:	str	x10, [sp, #184]
  4052b0:	str	w3, [sp, #192]
  4052b4:	str	w14, [sp, #200]
  4052b8:	bl	4016d0 <strlen@plt>
  4052bc:	ldp	x13, x6, [sp, #168]
  4052c0:	mov	x24, x0
  4052c4:	ldr	w3, [sp, #192]
  4052c8:	ldr	w14, [sp, #200]
  4052cc:	ldr	x10, [sp, #184]
  4052d0:	cmp	x20, x24
  4052d4:	b.hi	405340 <ferror@plt+0x38b0>  // b.pmore
  4052d8:	ldr	x0, [sp, #136]
  4052dc:	mov	x2, x10
  4052e0:	mov	x1, x6
  4052e4:	stp	x6, x10, [sp, #168]
  4052e8:	str	x13, [sp, #184]
  4052ec:	str	w3, [sp, #192]
  4052f0:	str	w14, [sp, #200]
  4052f4:	bl	401920 <memcmp@plt>
  4052f8:	ldr	w3, [sp, #192]
  4052fc:	ldr	w14, [sp, #200]
  405300:	ldp	x6, x10, [sp, #168]
  405304:	ldr	x13, [sp, #184]
  405308:	cbnz	w0, 405340 <ferror@plt+0x38b0>
  40530c:	cbnz	w28, 405b88 <ferror@plt+0x40f8>
  405310:	mov	w18, w3
  405314:	ldr	x0, [sp, #136]
  405318:	ldrb	w7, [x0]
  40531c:	cmp	w7, #0x3f
  405320:	b.ls	405368 <ferror@plt+0x38d8>  // b.plast
  405324:	cmp	w7, #0x5a
  405328:	b.hi	40541c <ferror@plt+0x398c>  // b.pmore
  40532c:	cmp	w7, #0x40
  405330:	b.eq	40542c <ferror@plt+0x399c>  // b.none
  405334:	mov	w20, w14
  405338:	mov	w3, #0x0                   	// #0
  40533c:	b	405680 <ferror@plt+0x3bf0>
  405340:	mov	w18, #0x0                   	// #0
  405344:	b	405314 <ferror@plt+0x3884>
  405348:	cmp	w0, #0x23
  40534c:	b.hi	40542c <ferror@plt+0x399c>  // b.pmore
  405350:	adrp	x1, 408000 <ferror@plt+0x6570>
  405354:	add	x1, x1, #0xf94
  405358:	ldrh	w0, [x1, w0, uxtw #1]
  40535c:	adr	x1, 405368 <ferror@plt+0x38d8>
  405360:	add	x0, x1, w0, sxth #2
  405364:	br	x0
  405368:	adrp	x0, 408000 <ferror@plt+0x6570>
  40536c:	add	x0, x0, #0xfdc
  405370:	ldrh	w0, [x0, w7, uxtw #1]
  405374:	adr	x1, 405380 <ferror@plt+0x38f0>
  405378:	add	x0, x1, w0, sxth #2
  40537c:	br	x0
  405380:	mov	w0, #0x72                  	// #114
  405384:	cmp	w28, #0x0
  405388:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  40538c:	b.ne	40539c <ferror@plt+0x390c>  // b.any
  405390:	mov	w25, #0x2                   	// #2
  405394:	b	4055d8 <ferror@plt+0x3b48>
  405398:	mov	w0, #0x62                  	// #98
  40539c:	cbz	w22, 405560 <ferror@plt+0x3ad0>
  4053a0:	mov	w7, w0
  4053a4:	mov	w20, #0x0                   	// #0
  4053a8:	cmp	w25, #0x2
  4053ac:	cset	w0, eq  // eq = none
  4053b0:	cbnz	w28, 4055d8 <ferror@plt+0x3b48>
  4053b4:	eor	w1, w23, #0x1
  4053b8:	ands	w0, w0, w1
  4053bc:	b.eq	405400 <ferror@plt+0x3970>  // b.none
  4053c0:	cmp	x27, x19
  4053c4:	b.ls	4053d0 <ferror@plt+0x3940>  // b.plast
  4053c8:	mov	w1, #0x27                  	// #39
  4053cc:	strb	w1, [x26, x19]
  4053d0:	add	x1, x19, #0x1
  4053d4:	cmp	x27, x1
  4053d8:	b.ls	4053e4 <ferror@plt+0x3954>  // b.plast
  4053dc:	mov	w2, #0x24                  	// #36
  4053e0:	strb	w2, [x26, x1]
  4053e4:	add	x1, x19, #0x2
  4053e8:	cmp	x27, x1
  4053ec:	b.ls	4053f8 <ferror@plt+0x3968>  // b.plast
  4053f0:	mov	w2, #0x27                  	// #39
  4053f4:	strb	w2, [x26, x1]
  4053f8:	add	x19, x19, #0x3
  4053fc:	mov	w23, w0
  405400:	cmp	x27, x19
  405404:	b.ls	405410 <ferror@plt+0x3980>  // b.plast
  405408:	mov	w0, #0x5c                  	// #92
  40540c:	strb	w0, [x26, x19]
  405410:	add	x19, x19, #0x1
  405414:	mov	w3, w14
  405418:	b	4056bc <ferror@plt+0x3c2c>
  40541c:	sub	w0, w7, #0x5b
  405420:	and	w1, w0, #0xff
  405424:	cmp	w1, #0x23
  405428:	b.ls	405348 <ferror@plt+0x38b8>  // b.plast
  40542c:	ldr	x0, [sp, #160]
  405430:	cmp	x0, #0x1
  405434:	b.ne	40582c <ferror@plt+0x3d9c>  // b.any
  405438:	str	x13, [sp, #136]
  40543c:	stp	x6, x10, [sp, #168]
  405440:	str	w7, [sp, #184]
  405444:	str	w18, [sp, #192]
  405448:	str	w14, [sp, #200]
  40544c:	bl	401970 <__ctype_b_loc@plt>
  405450:	ldr	w7, [sp, #184]
  405454:	ldr	x0, [x0]
  405458:	ldp	x15, x6, [sp, #160]
  40545c:	ldrh	w20, [x0, w7, uxtw #1]
  405460:	ldr	w18, [sp, #192]
  405464:	ldr	w14, [sp, #200]
  405468:	ldr	x13, [sp, #136]
  40546c:	ubfx	x20, x20, #14, #1
  405470:	ldr	x10, [sp, #176]
  405474:	eor	w3, w20, #0x1
  405478:	and	w3, w22, w3
  40547c:	ands	w3, w3, #0xff
  405480:	b.eq	405680 <ferror@plt+0x3bf0>  // b.none
  405484:	mov	w20, #0x0                   	// #0
  405488:	b	40599c <ferror@plt+0x3f0c>
  40548c:	cbz	w22, 405558 <ferror@plt+0x3ac8>
  405490:	cmp	w25, #0x2
  405494:	cset	w0, eq  // eq = none
  405498:	cbnz	w28, 405b88 <ferror@plt+0x40f8>
  40549c:	eor	w1, w23, #0x1
  4054a0:	ands	w1, w0, w1
  4054a4:	b.eq	405550 <ferror@plt+0x3ac0>  // b.none
  4054a8:	cmp	x27, x19
  4054ac:	b.ls	4054b8 <ferror@plt+0x3a28>  // b.plast
  4054b0:	mov	w0, #0x27                  	// #39
  4054b4:	strb	w0, [x26, x19]
  4054b8:	add	x0, x19, #0x1
  4054bc:	cmp	x27, x0
  4054c0:	b.ls	4054cc <ferror@plt+0x3a3c>  // b.plast
  4054c4:	mov	w2, #0x24                  	// #36
  4054c8:	strb	w2, [x26, x0]
  4054cc:	add	x0, x19, #0x2
  4054d0:	cmp	x27, x0
  4054d4:	b.ls	4054e0 <ferror@plt+0x3a50>  // b.plast
  4054d8:	mov	w2, #0x27                  	// #39
  4054dc:	strb	w2, [x26, x0]
  4054e0:	add	x0, x19, #0x3
  4054e4:	mov	w23, w1
  4054e8:	cmp	x27, x0
  4054ec:	b.ls	4054f8 <ferror@plt+0x3a68>  // b.plast
  4054f0:	mov	w1, #0x5c                  	// #92
  4054f4:	strb	w1, [x26, x0]
  4054f8:	add	x19, x0, #0x1
  4054fc:	cbz	w3, 405acc <ferror@plt+0x403c>
  405500:	add	x1, x13, #0x1
  405504:	cmp	x1, x24
  405508:	b.cs	405548 <ferror@plt+0x3ab8>  // b.hs, b.nlast
  40550c:	ldrb	w1, [x21, x1]
  405510:	sub	w1, w1, #0x30
  405514:	and	w1, w1, #0xff
  405518:	cmp	w1, #0x9
  40551c:	b.hi	405548 <ferror@plt+0x3ab8>  // b.pmore
  405520:	cmp	x27, x19
  405524:	b.ls	405530 <ferror@plt+0x3aa0>  // b.plast
  405528:	mov	w1, #0x30                  	// #48
  40552c:	strb	w1, [x26, x19]
  405530:	add	x1, x0, #0x2
  405534:	cmp	x27, x1
  405538:	b.ls	405544 <ferror@plt+0x3ab4>  // b.plast
  40553c:	mov	w2, #0x30                  	// #48
  405540:	strb	w2, [x26, x1]
  405544:	add	x19, x0, #0x3
  405548:	mov	w20, #0x0                   	// #0
  40554c:	b	405ad4 <ferror@plt+0x4044>
  405550:	mov	x0, x19
  405554:	b	4054e8 <ferror@plt+0x3a58>
  405558:	ldr	x0, [sp, #120]
  40555c:	tbnz	w0, #0, 405714 <ferror@plt+0x3c84>
  405560:	mov	w20, #0x0                   	// #0
  405564:	b	405338 <ferror@plt+0x38a8>
  405568:	cmp	w25, #0x2
  40556c:	b.eq	4055d4 <ferror@plt+0x3b44>  // b.none
  405570:	cmp	w25, #0x5
  405574:	b.ne	405560 <ferror@plt+0x3ad0>  // b.any
  405578:	ldr	x0, [sp, #120]
  40557c:	tbz	w0, #2, 405560 <ferror@plt+0x3ad0>
  405580:	add	x1, x13, #0x2
  405584:	cmp	x1, x24
  405588:	b.cs	405560 <ferror@plt+0x3ad0>  // b.hs, b.nlast
  40558c:	ldr	x0, [sp, #136]
  405590:	ldrb	w0, [x0, #1]
  405594:	cmp	w0, #0x3f
  405598:	b.ne	405560 <ferror@plt+0x3ad0>  // b.any
  40559c:	ldrb	w7, [x21, x1]
  4055a0:	cmp	w7, #0x2f
  4055a4:	b.hi	405610 <ferror@plt+0x3b80>  // b.pmore
  4055a8:	cmp	w7, #0x20
  4055ac:	b.ls	405ae4 <ferror@plt+0x4054>  // b.plast
  4055b0:	sub	w2, w7, #0x21
  4055b4:	cmp	w2, #0xe
  4055b8:	b.hi	405adc <ferror@plt+0x404c>  // b.pmore
  4055bc:	adrp	x0, 409000 <ferror@plt+0x7570>
  4055c0:	add	x0, x0, #0x5c
  4055c4:	ldrh	w0, [x0, w2, uxtw #1]
  4055c8:	adr	x2, 4055d4 <ferror@plt+0x3b44>
  4055cc:	add	x0, x2, w0, sxth #2
  4055d0:	br	x0
  4055d4:	cbz	w28, 405560 <ferror@plt+0x3ad0>
  4055d8:	ldr	x0, [sp, #240]
  4055dc:	cmp	w22, #0x0
  4055e0:	str	x0, [sp]
  4055e4:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4055e8:	ldr	w0, [sp, #120]
  4055ec:	mov	x3, x24
  4055f0:	mov	x2, x21
  4055f4:	mov	x1, x27
  4055f8:	and	w5, w0, #0xfffffffd
  4055fc:	mov	x6, #0x0                   	// #0
  405600:	mov	w0, #0x4                   	// #4
  405604:	csel	w4, w25, w0, ne  // ne = any
  405608:	ldr	x7, [sp, #128]
  40560c:	b	405148 <ferror@plt+0x36b8>
  405610:	sub	w2, w7, #0x3c
  405614:	and	w2, w2, #0xff
  405618:	cmp	w2, #0x2
  40561c:	b.hi	405ae4 <ferror@plt+0x4054>  // b.pmore
  405620:	cbnz	w28, 4055d8 <ferror@plt+0x3b48>
  405624:	cmp	x27, x19
  405628:	b.ls	405634 <ferror@plt+0x3ba4>  // b.plast
  40562c:	mov	w0, #0x3f                  	// #63
  405630:	strb	w0, [x26, x19]
  405634:	add	x0, x19, #0x1
  405638:	cmp	x27, x0
  40563c:	b.ls	405648 <ferror@plt+0x3bb8>  // b.plast
  405640:	mov	w2, #0x22                  	// #34
  405644:	strb	w2, [x26, x0]
  405648:	add	x0, x19, #0x2
  40564c:	cmp	x27, x0
  405650:	b.ls	40565c <ferror@plt+0x3bcc>  // b.plast
  405654:	mov	w2, #0x22                  	// #34
  405658:	strb	w2, [x26, x0]
  40565c:	add	x0, x19, #0x3
  405660:	cmp	x27, x0
  405664:	b.ls	405670 <ferror@plt+0x3be0>  // b.plast
  405668:	mov	w2, #0x3f                  	// #63
  40566c:	strb	w2, [x26, x0]
  405670:	add	x19, x19, #0x4
  405674:	mov	x13, x1
  405678:	mov	w20, #0x0                   	// #0
  40567c:	mov	w3, #0x0                   	// #0
  405680:	cmp	w25, #0x2
  405684:	eor	w0, w22, #0x1
  405688:	cset	w1, eq  // eq = none
  40568c:	orr	w0, w1, w0
  405690:	tst	w0, #0xff
  405694:	b.eq	40569c <ferror@plt+0x3c0c>  // b.none
  405698:	cbz	w28, 4056b8 <ferror@plt+0x3c28>
  40569c:	ldr	x0, [sp, #152]
  4056a0:	cbz	x0, 4056b8 <ferror@plt+0x3c28>
  4056a4:	ldr	x1, [sp, #152]
  4056a8:	ubfx	x0, x7, #5, #8
  4056ac:	ldr	w0, [x1, x0, lsl #2]
  4056b0:	lsr	w0, w0, w7
  4056b4:	tbnz	w0, #0, 4053a8 <ferror@plt+0x3918>
  4056b8:	cbnz	w18, 4053a8 <ferror@plt+0x3918>
  4056bc:	eor	w3, w3, #0x1
  4056c0:	tst	w23, w3
  4056c4:	b.eq	4056f4 <ferror@plt+0x3c64>  // b.none
  4056c8:	cmp	x27, x19
  4056cc:	b.ls	4056d8 <ferror@plt+0x3c48>  // b.plast
  4056d0:	mov	w0, #0x27                  	// #39
  4056d4:	strb	w0, [x26, x19]
  4056d8:	add	x0, x19, #0x1
  4056dc:	cmp	x27, x0
  4056e0:	b.ls	4056ec <ferror@plt+0x3c5c>  // b.plast
  4056e4:	mov	w1, #0x27                  	// #39
  4056e8:	strb	w1, [x26, x0]
  4056ec:	add	x19, x19, #0x2
  4056f0:	mov	w23, #0x0                   	// #0
  4056f4:	cmp	x27, x19
  4056f8:	b.ls	405700 <ferror@plt+0x3c70>  // b.plast
  4056fc:	strb	w7, [x26, x19]
  405700:	ldr	w0, [sp, #148]
  405704:	cmp	w20, #0x0
  405708:	add	x19, x19, #0x1
  40570c:	csel	w0, w0, wzr, ne  // ne = any
  405710:	str	w0, [sp, #148]
  405714:	add	x13, x13, #0x1
  405718:	b	4050d8 <ferror@plt+0x3648>
  40571c:	mov	w0, #0x74                  	// #116
  405720:	b	405384 <ferror@plt+0x38f4>
  405724:	mov	w0, #0x76                  	// #118
  405728:	b	40539c <ferror@plt+0x390c>
  40572c:	cmp	w25, #0x2
  405730:	b.ne	405744 <ferror@plt+0x3cb4>  // b.any
  405734:	cbnz	w28, 4055d8 <ferror@plt+0x3b48>
  405738:	mov	w20, #0x0                   	// #0
  40573c:	mov	w3, #0x0                   	// #0
  405740:	b	4056bc <ferror@plt+0x3c2c>
  405744:	cmp	w22, #0x0
  405748:	ccmp	w28, #0x0, #0x4, ne  // ne = any
  40574c:	b.eq	405754 <ferror@plt+0x3cc4>  // b.none
  405750:	cbnz	x10, 405738 <ferror@plt+0x3ca8>
  405754:	mov	w0, w7
  405758:	b	405384 <ferror@plt+0x38f4>
  40575c:	mov	w0, #0x6e                  	// #110
  405760:	b	405384 <ferror@plt+0x38f4>
  405764:	mov	w0, #0x61                  	// #97
  405768:	b	40539c <ferror@plt+0x390c>
  40576c:	mov	w0, #0x66                  	// #102
  405770:	b	40539c <ferror@plt+0x390c>
  405774:	cmn	x24, #0x1
  405778:	b.ne	4057a4 <ferror@plt+0x3d14>  // b.any
  40577c:	ldrb	w0, [x21, #1]
  405780:	cmp	w0, #0x0
  405784:	cset	w0, ne  // ne = any
  405788:	cbnz	w0, 405560 <ferror@plt+0x3ad0>
  40578c:	cbnz	x13, 405560 <ferror@plt+0x3ad0>
  405790:	mov	w20, w14
  405794:	cmp	w25, #0x2
  405798:	csel	w3, w28, wzr, eq  // eq = none
  40579c:	cbz	w3, 405680 <ferror@plt+0x3bf0>
  4057a0:	b	405390 <ferror@plt+0x3900>
  4057a4:	cmp	x24, #0x1
  4057a8:	b	405784 <ferror@plt+0x3cf4>
  4057ac:	mov	w20, #0x0                   	// #0
  4057b0:	b	405794 <ferror@plt+0x3d04>
  4057b4:	cmp	w25, #0x2
  4057b8:	b.ne	405aec <ferror@plt+0x405c>  // b.any
  4057bc:	cbnz	w28, 4055d8 <ferror@plt+0x3b48>
  4057c0:	ldr	x0, [sp, #112]
  4057c4:	cmp	x27, #0x0
  4057c8:	ccmp	x0, #0x0, #0x0, ne  // ne = any
  4057cc:	b.eq	405820 <ferror@plt+0x3d90>  // b.none
  4057d0:	cmp	x27, x19
  4057d4:	b.ls	4057e0 <ferror@plt+0x3d50>  // b.plast
  4057d8:	mov	w0, #0x27                  	// #39
  4057dc:	strb	w0, [x26, x19]
  4057e0:	add	x0, x19, #0x1
  4057e4:	cmp	x0, x27
  4057e8:	b.cs	4057f4 <ferror@plt+0x3d64>  // b.hs, b.nlast
  4057ec:	mov	w1, #0x5c                  	// #92
  4057f0:	strb	w1, [x26, x0]
  4057f4:	add	x0, x19, #0x2
  4057f8:	cmp	x0, x27
  4057fc:	b.cs	405808 <ferror@plt+0x3d78>  // b.hs, b.nlast
  405800:	mov	w1, #0x27                  	// #39
  405804:	strb	w1, [x26, x0]
  405808:	add	x19, x19, #0x3
  40580c:	mov	w20, w14
  405810:	mov	w3, #0x0                   	// #0
  405814:	mov	w23, #0x0                   	// #0
  405818:	str	w14, [sp, #144]
  40581c:	b	405680 <ferror@plt+0x3bf0>
  405820:	str	x27, [sp, #112]
  405824:	mov	x27, #0x0                   	// #0
  405828:	b	4057e0 <ferror@plt+0x3d50>
  40582c:	str	xzr, [sp, #232]
  405830:	cmn	x24, #0x1
  405834:	b.ne	40586c <ferror@plt+0x3ddc>  // b.any
  405838:	mov	x0, x21
  40583c:	stp	x13, x6, [sp, #168]
  405840:	str	x10, [sp, #184]
  405844:	str	w7, [sp, #192]
  405848:	str	w18, [sp, #200]
  40584c:	str	w14, [sp, #208]
  405850:	bl	4016d0 <strlen@plt>
  405854:	ldp	x13, x6, [sp, #168]
  405858:	mov	x24, x0
  40585c:	ldr	w7, [sp, #192]
  405860:	ldr	w18, [sp, #200]
  405864:	ldr	w14, [sp, #208]
  405868:	ldr	x10, [sp, #184]
  40586c:	mov	w20, w14
  405870:	mov	x15, #0x0                   	// #0
  405874:	add	x2, x13, x15
  405878:	add	x3, sp, #0xe8
  40587c:	add	x1, x21, x2
  405880:	add	x0, sp, #0xe4
  405884:	sub	x2, x24, x2
  405888:	stp	x1, x13, [sp, #168]
  40588c:	stp	x15, x6, [sp, #184]
  405890:	str	x10, [sp, #200]
  405894:	stp	w7, w18, [sp, #208]
  405898:	str	w14, [sp, #216]
  40589c:	bl	4071e4 <ferror@plt+0x5754>
  4058a0:	ldp	w7, w18, [sp, #208]
  4058a4:	mov	x3, x0
  4058a8:	ldr	w14, [sp, #216]
  4058ac:	ldp	x13, x15, [sp, #176]
  4058b0:	ldp	x6, x10, [sp, #192]
  4058b4:	cbz	x0, 405994 <ferror@plt+0x3f04>
  4058b8:	cmn	x0, #0x1
  4058bc:	b.eq	4058e4 <ferror@plt+0x3e54>  // b.none
  4058c0:	cmn	x0, #0x2
  4058c4:	ldr	x1, [sp, #168]
  4058c8:	b.ne	4058f4 <ferror@plt+0x3e64>  // b.any
  4058cc:	add	x0, x13, x15
  4058d0:	cmp	x24, x0
  4058d4:	b.ls	4058e4 <ferror@plt+0x3e54>  // b.plast
  4058d8:	ldr	x0, [sp, #136]
  4058dc:	ldrb	w0, [x0, x15]
  4058e0:	cbnz	w0, 4058ec <ferror@plt+0x3e5c>
  4058e4:	mov	w20, #0x0                   	// #0
  4058e8:	b	405994 <ferror@plt+0x3f04>
  4058ec:	add	x15, x15, #0x1
  4058f0:	b	4058cc <ferror@plt+0x3e3c>
  4058f4:	cmp	w28, #0x0
  4058f8:	ccmp	w25, #0x2, #0x0, ne  // ne = any
  4058fc:	b.ne	405940 <ferror@plt+0x3eb0>  // b.any
  405900:	mov	x0, #0x1                   	// #1
  405904:	b	405938 <ferror@plt+0x3ea8>
  405908:	ldrb	w2, [x1, x0]
  40590c:	sub	w2, w2, #0x5b
  405910:	and	w2, w2, #0xff
  405914:	cmp	w2, #0x21
  405918:	b.hi	405934 <ferror@plt+0x3ea4>  // b.pmore
  40591c:	mov	x4, #0x1                   	// #1
  405920:	lsl	x2, x4, x2
  405924:	mov	x4, #0x2b                  	// #43
  405928:	movk	x4, #0x2, lsl #32
  40592c:	tst	x2, x4
  405930:	b.ne	405390 <ferror@plt+0x3900>  // b.any
  405934:	add	x0, x0, #0x1
  405938:	cmp	x0, x3
  40593c:	b.ne	405908 <ferror@plt+0x3e78>  // b.any
  405940:	ldr	w0, [sp, #228]
  405944:	stp	x15, x13, [sp, #168]
  405948:	stp	x6, x10, [sp, #184]
  40594c:	str	w7, [sp, #200]
  405950:	stp	w18, w14, [sp, #208]
  405954:	str	x3, [sp, #216]
  405958:	bl	401a50 <iswprint@plt>
  40595c:	ldr	x15, [sp, #168]
  405960:	cmp	w0, #0x0
  405964:	ldr	x3, [sp, #216]
  405968:	csel	w20, w20, wzr, ne  // ne = any
  40596c:	add	x0, sp, #0xe8
  405970:	add	x15, x15, x3
  405974:	str	x15, [sp, #168]
  405978:	str	x15, [sp, #216]
  40597c:	bl	4018f0 <mbsinit@plt>
  405980:	ldr	w7, [sp, #200]
  405984:	ldp	w18, w14, [sp, #208]
  405988:	ldp	x15, x13, [sp, #168]
  40598c:	ldp	x6, x10, [sp, #184]
  405990:	cbz	w0, 405874 <ferror@plt+0x3de4>
  405994:	cmp	x15, #0x1
  405998:	b.ls	405474 <ferror@plt+0x39e4>  // b.plast
  40599c:	eor	w0, w20, #0x1
  4059a0:	add	x15, x13, x15
  4059a4:	and	w0, w22, w0
  4059a8:	mov	w3, #0x0                   	// #0
  4059ac:	and	w0, w0, #0xff
  4059b0:	mov	w16, #0x5c                  	// #92
  4059b4:	mov	w1, #0x27                  	// #39
  4059b8:	mov	w17, #0x24                  	// #36
  4059bc:	cbz	w0, 405ab0 <ferror@plt+0x4020>
  4059c0:	cmp	w25, #0x2
  4059c4:	cset	w3, eq  // eq = none
  4059c8:	cbnz	w28, 405b88 <ferror@plt+0x40f8>
  4059cc:	eor	w2, w23, #0x1
  4059d0:	ands	w2, w3, w2
  4059d4:	b.eq	405a0c <ferror@plt+0x3f7c>  // b.none
  4059d8:	cmp	x27, x19
  4059dc:	b.ls	4059e4 <ferror@plt+0x3f54>  // b.plast
  4059e0:	strb	w1, [x26, x19]
  4059e4:	add	x3, x19, #0x1
  4059e8:	cmp	x27, x3
  4059ec:	b.ls	4059f4 <ferror@plt+0x3f64>  // b.plast
  4059f0:	strb	w17, [x26, x3]
  4059f4:	add	x3, x19, #0x2
  4059f8:	cmp	x27, x3
  4059fc:	b.ls	405a04 <ferror@plt+0x3f74>  // b.plast
  405a00:	strb	w1, [x26, x3]
  405a04:	add	x19, x19, #0x3
  405a08:	mov	w23, w2
  405a0c:	cmp	x27, x19
  405a10:	b.ls	405a18 <ferror@plt+0x3f88>  // b.plast
  405a14:	strb	w16, [x26, x19]
  405a18:	add	x3, x19, #0x1
  405a1c:	cmp	x27, x3
  405a20:	b.ls	405a30 <ferror@plt+0x3fa0>  // b.plast
  405a24:	lsr	w2, w7, #6
  405a28:	add	w2, w2, #0x30
  405a2c:	strb	w2, [x26, x3]
  405a30:	add	x3, x19, #0x2
  405a34:	cmp	x27, x3
  405a38:	b.ls	405a48 <ferror@plt+0x3fb8>  // b.plast
  405a3c:	ubfx	x2, x7, #3, #3
  405a40:	add	w2, w2, #0x30
  405a44:	strb	w2, [x26, x3]
  405a48:	and	w7, w7, #0x7
  405a4c:	add	x19, x19, #0x3
  405a50:	add	w7, w7, #0x30
  405a54:	mov	w3, w0
  405a58:	add	x2, x13, #0x1
  405a5c:	eor	w14, w3, #0x1
  405a60:	and	w14, w23, w14
  405a64:	cmp	x2, x15
  405a68:	b.cs	4056bc <ferror@plt+0x3c2c>  // b.hs, b.nlast
  405a6c:	cbz	w14, 405a94 <ferror@plt+0x4004>
  405a70:	cmp	x27, x19
  405a74:	b.ls	405a7c <ferror@plt+0x3fec>  // b.plast
  405a78:	strb	w1, [x26, x19]
  405a7c:	add	x13, x19, #0x1
  405a80:	cmp	x27, x13
  405a84:	b.ls	405a8c <ferror@plt+0x3ffc>  // b.plast
  405a88:	strb	w1, [x26, x13]
  405a8c:	add	x19, x19, #0x2
  405a90:	mov	w23, #0x0                   	// #0
  405a94:	cmp	x27, x19
  405a98:	b.ls	405aa0 <ferror@plt+0x4010>  // b.plast
  405a9c:	strb	w7, [x26, x19]
  405aa0:	ldrb	w7, [x21, x2]
  405aa4:	add	x19, x19, #0x1
  405aa8:	mov	x13, x2
  405aac:	b	4059bc <ferror@plt+0x3f2c>
  405ab0:	cbz	w18, 405a58 <ferror@plt+0x3fc8>
  405ab4:	cmp	x27, x19
  405ab8:	b.ls	405ac0 <ferror@plt+0x4030>  // b.plast
  405abc:	strb	w16, [x26, x19]
  405ac0:	add	x19, x19, #0x1
  405ac4:	mov	w18, #0x0                   	// #0
  405ac8:	b	405a58 <ferror@plt+0x3fc8>
  405acc:	mov	w3, w22
  405ad0:	mov	w20, #0x0                   	// #0
  405ad4:	mov	w7, #0x30                  	// #48
  405ad8:	b	405680 <ferror@plt+0x3bf0>
  405adc:	mov	w7, #0x3f                  	// #63
  405ae0:	b	405560 <ferror@plt+0x3ad0>
  405ae4:	mov	w7, w0
  405ae8:	b	405560 <ferror@plt+0x3ad0>
  405aec:	mov	w20, w14
  405af0:	str	w14, [sp, #144]
  405af4:	b	405338 <ferror@plt+0x38a8>
  405af8:	cmp	x24, x13
  405afc:	b	4050e8 <ferror@plt+0x3658>
  405b00:	ldr	x0, [sp, #112]
  405b04:	cmp	x27, #0x0
  405b08:	cset	w28, eq  // eq = none
  405b0c:	mov	w25, #0x2                   	// #2
  405b10:	cmp	x0, #0x0
  405b14:	csel	w20, w28, wzr, ne  // ne = any
  405b18:	cbnz	w20, 40508c <ferror@plt+0x35fc>
  405b1c:	ldr	w0, [sp, #144]
  405b20:	cmp	x6, #0x0
  405b24:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  405b28:	mov	x0, x19
  405b2c:	b.ne	405b80 <ferror@plt+0x40f0>  // b.any
  405b30:	cmp	x27, x0
  405b34:	b.ls	405b3c <ferror@plt+0x40ac>  // b.plast
  405b38:	strb	wzr, [x26, x0]
  405b3c:	ldp	x29, x30, [sp, #16]
  405b40:	ldp	x19, x20, [sp, #32]
  405b44:	ldp	x21, x22, [sp, #48]
  405b48:	ldp	x23, x24, [sp, #64]
  405b4c:	ldp	x25, x26, [sp, #80]
  405b50:	ldp	x27, x28, [sp, #96]
  405b54:	add	sp, sp, #0xf0
  405b58:	ret
  405b5c:	mov	w0, w5
  405b60:	b	405b20 <ferror@plt+0x4090>
  405b64:	cmp	x27, x0
  405b68:	b.ls	405b70 <ferror@plt+0x40e0>  // b.plast
  405b6c:	strb	w1, [x26, x0]
  405b70:	add	x0, x0, #0x1
  405b74:	ldrb	w1, [x6, x0]
  405b78:	cbnz	w1, 405b64 <ferror@plt+0x40d4>
  405b7c:	b	405b30 <ferror@plt+0x40a0>
  405b80:	sub	x6, x6, x19
  405b84:	b	405b74 <ferror@plt+0x40e4>
  405b88:	mov	w22, w28
  405b8c:	b	4055d8 <ferror@plt+0x3b48>
  405b90:	sub	sp, sp, #0x80
  405b94:	stp	x29, x30, [sp, #16]
  405b98:	add	x29, sp, #0x10
  405b9c:	stp	x19, x20, [sp, #32]
  405ba0:	mov	w19, w0
  405ba4:	mov	x20, x3
  405ba8:	stp	x21, x22, [sp, #48]
  405bac:	stp	x23, x24, [sp, #64]
  405bb0:	mov	x24, x1
  405bb4:	stp	x25, x26, [sp, #80]
  405bb8:	mov	x25, x2
  405bbc:	stp	x27, x28, [sp, #96]
  405bc0:	bl	401a70 <__errno_location@plt>
  405bc4:	mov	x23, x0
  405bc8:	ldr	w0, [x0]
  405bcc:	adrp	x27, 41b000 <ferror@plt+0x19570>
  405bd0:	str	w0, [sp, #116]
  405bd4:	ldr	x28, [x27, #560]
  405bd8:	tbz	w19, #31, 405be0 <ferror@plt+0x4150>
  405bdc:	bl	4018e0 <abort@plt>
  405be0:	add	x22, x27, #0x230
  405be4:	ldr	w0, [x22, #8]
  405be8:	cmp	w0, w19
  405bec:	b.gt	405c58 <ferror@plt+0x41c8>
  405bf0:	mov	w0, #0x7fffffff            	// #2147483647
  405bf4:	cmp	w19, w0
  405bf8:	b.ne	405c00 <ferror@plt+0x4170>  // b.any
  405bfc:	bl	4069ec <ferror@plt+0x4f5c>
  405c00:	add	x2, x22, #0x10
  405c04:	add	w26, w19, #0x1
  405c08:	cmp	x28, x2
  405c0c:	str	x2, [sp, #120]
  405c10:	csel	x0, x28, xzr, ne  // ne = any
  405c14:	sbfiz	x1, x26, #4, #32
  405c18:	bl	406858 <ferror@plt+0x4dc8>
  405c1c:	str	x0, [x27, #560]
  405c20:	ldr	x2, [sp, #120]
  405c24:	mov	x21, x0
  405c28:	cmp	x28, x2
  405c2c:	b.ne	405c38 <ferror@plt+0x41a8>  // b.any
  405c30:	ldp	x0, x1, [x22, #16]
  405c34:	stp	x0, x1, [x21]
  405c38:	ldr	w0, [x22, #8]
  405c3c:	mov	x28, x21
  405c40:	mov	w1, #0x0                   	// #0
  405c44:	sub	w2, w26, w0
  405c48:	add	x0, x21, w0, sxtw #4
  405c4c:	sbfiz	x2, x2, #4, #32
  405c50:	bl	401850 <memset@plt>
  405c54:	str	w26, [x22, #8]
  405c58:	sbfiz	x9, x19, #4, #32
  405c5c:	add	x19, x28, w19, sxtw #4
  405c60:	ldp	x7, x0, [x20, #40]
  405c64:	add	x27, x20, #0x8
  405c68:	ldp	w4, w26, [x20]
  405c6c:	mov	x6, x27
  405c70:	ldr	x22, [x28, x9]
  405c74:	orr	w26, w26, #0x1
  405c78:	ldr	x21, [x19, #8]
  405c7c:	str	x0, [sp]
  405c80:	mov	x3, x25
  405c84:	mov	x2, x24
  405c88:	mov	x1, x22
  405c8c:	mov	w5, w26
  405c90:	mov	x0, x21
  405c94:	str	x9, [sp, #120]
  405c98:	bl	404ffc <ferror@plt+0x356c>
  405c9c:	cmp	x22, x0
  405ca0:	b.hi	405cfc <ferror@plt+0x426c>  // b.pmore
  405ca4:	ldr	x9, [sp, #120]
  405ca8:	add	x22, x0, #0x1
  405cac:	adrp	x0, 41b000 <ferror@plt+0x19570>
  405cb0:	add	x0, x0, #0x3d8
  405cb4:	cmp	x21, x0
  405cb8:	str	x22, [x28, x9]
  405cbc:	b.eq	405cc8 <ferror@plt+0x4238>  // b.none
  405cc0:	mov	x0, x21
  405cc4:	bl	4019b0 <free@plt>
  405cc8:	mov	x0, x22
  405ccc:	bl	4067f8 <ferror@plt+0x4d68>
  405cd0:	ldp	x7, x1, [x20, #40]
  405cd4:	mov	x21, x0
  405cd8:	ldr	w4, [x20]
  405cdc:	mov	x6, x27
  405ce0:	str	x0, [x19, #8]
  405ce4:	mov	w5, w26
  405ce8:	str	x1, [sp]
  405cec:	mov	x3, x25
  405cf0:	mov	x2, x24
  405cf4:	mov	x1, x22
  405cf8:	bl	404ffc <ferror@plt+0x356c>
  405cfc:	ldr	w0, [sp, #116]
  405d00:	ldp	x29, x30, [sp, #16]
  405d04:	ldp	x19, x20, [sp, #32]
  405d08:	ldp	x25, x26, [sp, #80]
  405d0c:	ldp	x27, x28, [sp, #96]
  405d10:	str	w0, [x23]
  405d14:	mov	x0, x21
  405d18:	ldp	x21, x22, [sp, #48]
  405d1c:	ldp	x23, x24, [sp, #64]
  405d20:	add	sp, sp, #0x80
  405d24:	ret
  405d28:	stp	x29, x30, [sp, #-48]!
  405d2c:	mov	x29, sp
  405d30:	stp	x19, x20, [sp, #16]
  405d34:	mov	x19, x0
  405d38:	str	x21, [sp, #32]
  405d3c:	bl	401a70 <__errno_location@plt>
  405d40:	ldr	w21, [x0]
  405d44:	mov	x20, x0
  405d48:	cbnz	x19, 405d58 <ferror@plt+0x42c8>
  405d4c:	adrp	x19, 41b000 <ferror@plt+0x19570>
  405d50:	add	x19, x19, #0x3d8
  405d54:	add	x19, x19, #0x100
  405d58:	mov	x0, x19
  405d5c:	mov	x1, #0x38                  	// #56
  405d60:	bl	406994 <ferror@plt+0x4f04>
  405d64:	str	w21, [x20]
  405d68:	ldp	x19, x20, [sp, #16]
  405d6c:	ldr	x21, [sp, #32]
  405d70:	ldp	x29, x30, [sp], #48
  405d74:	ret
  405d78:	cbnz	x0, 405d88 <ferror@plt+0x42f8>
  405d7c:	adrp	x0, 41b000 <ferror@plt+0x19570>
  405d80:	add	x0, x0, #0x3d8
  405d84:	add	x0, x0, #0x100
  405d88:	ldr	w0, [x0]
  405d8c:	ret
  405d90:	cbnz	x0, 405da0 <ferror@plt+0x4310>
  405d94:	adrp	x0, 41b000 <ferror@plt+0x19570>
  405d98:	add	x0, x0, #0x3d8
  405d9c:	add	x0, x0, #0x100
  405da0:	str	w1, [x0]
  405da4:	ret
  405da8:	and	w1, w1, #0xff
  405dac:	cbnz	x0, 405dbc <ferror@plt+0x432c>
  405db0:	adrp	x0, 41b000 <ferror@plt+0x19570>
  405db4:	add	x0, x0, #0x3d8
  405db8:	add	x0, x0, #0x100
  405dbc:	ubfx	x4, x1, #5, #3
  405dc0:	add	x0, x0, #0x8
  405dc4:	and	w3, w1, #0x1f
  405dc8:	lsl	x4, x4, #2
  405dcc:	ldr	w6, [x0, x4]
  405dd0:	lsr	w5, w6, w3
  405dd4:	eor	w1, w5, w2
  405dd8:	and	w1, w1, #0x1
  405ddc:	lsl	w1, w1, w3
  405de0:	eor	w1, w1, w6
  405de4:	str	w1, [x0, x4]
  405de8:	and	w0, w5, #0x1
  405dec:	ret
  405df0:	mov	x2, x0
  405df4:	cbnz	x0, 405e04 <ferror@plt+0x4374>
  405df8:	adrp	x2, 41b000 <ferror@plt+0x19570>
  405dfc:	add	x2, x2, #0x3d8
  405e00:	add	x2, x2, #0x100
  405e04:	ldr	w0, [x2, #4]
  405e08:	str	w1, [x2, #4]
  405e0c:	ret
  405e10:	cbnz	x0, 405e20 <ferror@plt+0x4390>
  405e14:	adrp	x0, 41b000 <ferror@plt+0x19570>
  405e18:	add	x0, x0, #0x3d8
  405e1c:	add	x0, x0, #0x100
  405e20:	mov	w3, #0xa                   	// #10
  405e24:	str	w3, [x0]
  405e28:	cmp	x1, #0x0
  405e2c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405e30:	b.ne	405e40 <ferror@plt+0x43b0>  // b.any
  405e34:	stp	x29, x30, [sp, #-16]!
  405e38:	mov	x29, sp
  405e3c:	bl	4018e0 <abort@plt>
  405e40:	stp	x1, x2, [x0, #40]
  405e44:	ret
  405e48:	sub	sp, sp, #0x60
  405e4c:	stp	x29, x30, [sp, #16]
  405e50:	add	x29, sp, #0x10
  405e54:	stp	x19, x20, [sp, #32]
  405e58:	stp	x21, x22, [sp, #48]
  405e5c:	mov	x21, x0
  405e60:	mov	x22, x1
  405e64:	stp	x23, x24, [sp, #64]
  405e68:	mov	x23, x2
  405e6c:	mov	x24, x3
  405e70:	str	x25, [sp, #80]
  405e74:	cbnz	x4, 405ed8 <ferror@plt+0x4448>
  405e78:	adrp	x19, 41b000 <ferror@plt+0x19570>
  405e7c:	add	x19, x19, #0x3d8
  405e80:	add	x19, x19, #0x100
  405e84:	bl	401a70 <__errno_location@plt>
  405e88:	ldr	w25, [x0]
  405e8c:	mov	x20, x0
  405e90:	add	x6, x19, #0x8
  405e94:	ldr	x0, [x19, #48]
  405e98:	str	x0, [sp]
  405e9c:	mov	x3, x24
  405ea0:	mov	x2, x23
  405ea4:	ldp	w4, w5, [x19]
  405ea8:	mov	x1, x22
  405eac:	ldr	x7, [x19, #40]
  405eb0:	mov	x0, x21
  405eb4:	bl	404ffc <ferror@plt+0x356c>
  405eb8:	ldp	x29, x30, [sp, #16]
  405ebc:	ldp	x21, x22, [sp, #48]
  405ec0:	ldp	x23, x24, [sp, #64]
  405ec4:	str	w25, [x20]
  405ec8:	ldp	x19, x20, [sp, #32]
  405ecc:	ldr	x25, [sp, #80]
  405ed0:	add	sp, sp, #0x60
  405ed4:	ret
  405ed8:	mov	x19, x4
  405edc:	b	405e84 <ferror@plt+0x43f4>
  405ee0:	sub	sp, sp, #0x80
  405ee4:	stp	x29, x30, [sp, #16]
  405ee8:	add	x29, sp, #0x10
  405eec:	stp	x19, x20, [sp, #32]
  405ef0:	mov	x20, x2
  405ef4:	stp	x21, x22, [sp, #48]
  405ef8:	stp	x23, x24, [sp, #64]
  405efc:	mov	x23, x0
  405f00:	mov	x24, x1
  405f04:	stp	x25, x26, [sp, #80]
  405f08:	stp	x27, x28, [sp, #96]
  405f0c:	cbnz	x3, 405fdc <ferror@plt+0x454c>
  405f10:	adrp	x19, 41b000 <ferror@plt+0x19570>
  405f14:	add	x19, x19, #0x3d8
  405f18:	add	x19, x19, #0x100
  405f1c:	bl	401a70 <__errno_location@plt>
  405f20:	ldr	w8, [x0]
  405f24:	mov	x22, x0
  405f28:	ldr	w5, [x19, #4]
  405f2c:	ldr	x0, [x19, #48]
  405f30:	str	x0, [sp]
  405f34:	cmp	x20, #0x0
  405f38:	add	x28, x19, #0x8
  405f3c:	cset	w25, eq  // eq = none
  405f40:	ldr	w4, [x19]
  405f44:	ldr	x7, [x19, #40]
  405f48:	orr	w25, w25, w5
  405f4c:	mov	x6, x28
  405f50:	mov	x3, x24
  405f54:	mov	x2, x23
  405f58:	mov	w5, w25
  405f5c:	mov	x1, #0x0                   	// #0
  405f60:	mov	x0, #0x0                   	// #0
  405f64:	str	w8, [sp, #124]
  405f68:	bl	404ffc <ferror@plt+0x356c>
  405f6c:	add	x27, x0, #0x1
  405f70:	mov	x21, x0
  405f74:	mov	x0, x27
  405f78:	bl	4067f8 <ferror@plt+0x4d68>
  405f7c:	ldr	x1, [x19, #48]
  405f80:	str	x1, [sp]
  405f84:	mov	x26, x0
  405f88:	mov	x6, x28
  405f8c:	ldr	w4, [x19]
  405f90:	mov	w5, w25
  405f94:	ldr	x7, [x19, #40]
  405f98:	mov	x3, x24
  405f9c:	mov	x2, x23
  405fa0:	mov	x1, x27
  405fa4:	bl	404ffc <ferror@plt+0x356c>
  405fa8:	ldr	w8, [sp, #124]
  405fac:	str	w8, [x22]
  405fb0:	cbz	x20, 405fb8 <ferror@plt+0x4528>
  405fb4:	str	x21, [x20]
  405fb8:	mov	x0, x26
  405fbc:	ldp	x29, x30, [sp, #16]
  405fc0:	ldp	x19, x20, [sp, #32]
  405fc4:	ldp	x21, x22, [sp, #48]
  405fc8:	ldp	x23, x24, [sp, #64]
  405fcc:	ldp	x25, x26, [sp, #80]
  405fd0:	ldp	x27, x28, [sp, #96]
  405fd4:	add	sp, sp, #0x80
  405fd8:	ret
  405fdc:	mov	x19, x3
  405fe0:	b	405f1c <ferror@plt+0x448c>
  405fe4:	mov	x3, x2
  405fe8:	mov	x2, #0x0                   	// #0
  405fec:	b	405ee0 <ferror@plt+0x4450>
  405ff0:	stp	x29, x30, [sp, #-64]!
  405ff4:	mov	x29, sp
  405ff8:	stp	x19, x20, [sp, #16]
  405ffc:	adrp	x20, 41b000 <ferror@plt+0x19570>
  406000:	add	x19, x20, #0x230
  406004:	stp	x21, x22, [sp, #32]
  406008:	mov	x22, #0x0                   	// #0
  40600c:	ldr	x21, [x20, #560]
  406010:	str	x23, [sp, #48]
  406014:	add	x23, x21, #0x8
  406018:	ldr	w0, [x19, #8]
  40601c:	add	x22, x22, #0x1
  406020:	cmp	w0, w22
  406024:	b.gt	40607c <ferror@plt+0x45ec>
  406028:	ldr	x0, [x21, #8]
  40602c:	adrp	x22, 41b000 <ferror@plt+0x19570>
  406030:	add	x22, x22, #0x3d8
  406034:	cmp	x0, x22
  406038:	b.eq	406048 <ferror@plt+0x45b8>  // b.none
  40603c:	bl	4019b0 <free@plt>
  406040:	mov	x0, #0x100                 	// #256
  406044:	stp	x0, x22, [x19, #16]
  406048:	add	x22, x19, #0x10
  40604c:	cmp	x21, x22
  406050:	b.eq	406060 <ferror@plt+0x45d0>  // b.none
  406054:	mov	x0, x21
  406058:	bl	4019b0 <free@plt>
  40605c:	str	x22, [x20, #560]
  406060:	mov	w0, #0x1                   	// #1
  406064:	str	w0, [x19, #8]
  406068:	ldp	x19, x20, [sp, #16]
  40606c:	ldp	x21, x22, [sp, #32]
  406070:	ldr	x23, [sp, #48]
  406074:	ldp	x29, x30, [sp], #64
  406078:	ret
  40607c:	lsl	x0, x22, #4
  406080:	ldr	x0, [x23, x0]
  406084:	bl	4019b0 <free@plt>
  406088:	b	406018 <ferror@plt+0x4588>
  40608c:	adrp	x3, 41b000 <ferror@plt+0x19570>
  406090:	add	x3, x3, #0x3d8
  406094:	add	x3, x3, #0x100
  406098:	mov	x2, #0xffffffffffffffff    	// #-1
  40609c:	b	405b90 <ferror@plt+0x4100>
  4060a0:	adrp	x3, 41b000 <ferror@plt+0x19570>
  4060a4:	add	x3, x3, #0x3d8
  4060a8:	add	x3, x3, #0x100
  4060ac:	b	405b90 <ferror@plt+0x4100>
  4060b0:	mov	x1, x0
  4060b4:	mov	w0, #0x0                   	// #0
  4060b8:	b	40608c <ferror@plt+0x45fc>
  4060bc:	mov	x2, x1
  4060c0:	mov	x1, x0
  4060c4:	mov	w0, #0x0                   	// #0
  4060c8:	b	4060a0 <ferror@plt+0x4610>
  4060cc:	stp	x29, x30, [sp, #-96]!
  4060d0:	add	x8, sp, #0x28
  4060d4:	mov	x29, sp
  4060d8:	stp	x19, x20, [sp, #16]
  4060dc:	mov	x20, x2
  4060e0:	mov	w19, w0
  4060e4:	mov	w0, w1
  4060e8:	bl	404e88 <ferror@plt+0x33f8>
  4060ec:	add	x3, sp, #0x28
  4060f0:	mov	x1, x20
  4060f4:	mov	w0, w19
  4060f8:	mov	x2, #0xffffffffffffffff    	// #-1
  4060fc:	bl	405b90 <ferror@plt+0x4100>
  406100:	ldp	x19, x20, [sp, #16]
  406104:	ldp	x29, x30, [sp], #96
  406108:	ret
  40610c:	stp	x29, x30, [sp, #-112]!
  406110:	add	x8, sp, #0x38
  406114:	mov	x29, sp
  406118:	stp	x19, x20, [sp, #16]
  40611c:	mov	x20, x2
  406120:	mov	w19, w0
  406124:	mov	w0, w1
  406128:	str	x21, [sp, #32]
  40612c:	mov	x21, x3
  406130:	bl	404e88 <ferror@plt+0x33f8>
  406134:	add	x3, sp, #0x38
  406138:	mov	x2, x21
  40613c:	mov	x1, x20
  406140:	mov	w0, w19
  406144:	bl	405b90 <ferror@plt+0x4100>
  406148:	ldp	x19, x20, [sp, #16]
  40614c:	ldr	x21, [sp, #32]
  406150:	ldp	x29, x30, [sp], #112
  406154:	ret
  406158:	mov	x2, x1
  40615c:	mov	w1, w0
  406160:	mov	w0, #0x0                   	// #0
  406164:	b	4060cc <ferror@plt+0x463c>
  406168:	mov	x3, x2
  40616c:	mov	x2, x1
  406170:	mov	w1, w0
  406174:	mov	w0, #0x0                   	// #0
  406178:	b	40610c <ferror@plt+0x467c>
  40617c:	stp	x29, x30, [sp, #-112]!
  406180:	mov	x29, sp
  406184:	stp	x19, x20, [sp, #16]
  406188:	mov	x20, x1
  40618c:	adrp	x1, 41b000 <ferror@plt+0x19570>
  406190:	add	x1, x1, #0x3d8
  406194:	mov	x19, x0
  406198:	add	x1, x1, #0x100
  40619c:	str	x21, [sp, #32]
  4061a0:	and	w21, w2, #0xff
  4061a4:	mov	x2, #0x38                  	// #56
  4061a8:	add	x0, sp, x2
  4061ac:	bl	4016b0 <memcpy@plt>
  4061b0:	mov	w1, w21
  4061b4:	add	x0, sp, #0x38
  4061b8:	mov	w2, #0x1                   	// #1
  4061bc:	bl	405da8 <ferror@plt+0x4318>
  4061c0:	add	x3, sp, #0x38
  4061c4:	mov	x2, x20
  4061c8:	mov	x1, x19
  4061cc:	mov	w0, #0x0                   	// #0
  4061d0:	bl	405b90 <ferror@plt+0x4100>
  4061d4:	ldp	x19, x20, [sp, #16]
  4061d8:	ldr	x21, [sp, #32]
  4061dc:	ldp	x29, x30, [sp], #112
  4061e0:	ret
  4061e4:	mov	w2, w1
  4061e8:	mov	x1, #0xffffffffffffffff    	// #-1
  4061ec:	b	40617c <ferror@plt+0x46ec>
  4061f0:	mov	w1, #0x3a                  	// #58
  4061f4:	b	4061e4 <ferror@plt+0x4754>
  4061f8:	mov	w2, #0x3a                  	// #58
  4061fc:	b	40617c <ferror@plt+0x46ec>
  406200:	stp	x29, x30, [sp, #-160]!
  406204:	add	x8, sp, #0x20
  406208:	mov	x29, sp
  40620c:	stp	x19, x20, [sp, #16]
  406210:	mov	x20, x2
  406214:	mov	w19, w0
  406218:	mov	w0, w1
  40621c:	bl	404e88 <ferror@plt+0x33f8>
  406220:	add	x1, sp, #0x20
  406224:	add	x0, sp, #0x68
  406228:	mov	x2, #0x38                  	// #56
  40622c:	bl	4016b0 <memcpy@plt>
  406230:	add	x0, sp, #0x68
  406234:	mov	w2, #0x1                   	// #1
  406238:	mov	w1, #0x3a                  	// #58
  40623c:	bl	405da8 <ferror@plt+0x4318>
  406240:	add	x3, sp, #0x68
  406244:	mov	x1, x20
  406248:	mov	w0, w19
  40624c:	mov	x2, #0xffffffffffffffff    	// #-1
  406250:	bl	405b90 <ferror@plt+0x4100>
  406254:	ldp	x19, x20, [sp, #16]
  406258:	ldp	x29, x30, [sp], #160
  40625c:	ret
  406260:	stp	x29, x30, [sp, #-128]!
  406264:	mov	x29, sp
  406268:	stp	x21, x22, [sp, #32]
  40626c:	mov	x22, x1
  406270:	adrp	x1, 41b000 <ferror@plt+0x19570>
  406274:	add	x1, x1, #0x3d8
  406278:	mov	x21, x4
  40627c:	add	x1, x1, #0x100
  406280:	stp	x19, x20, [sp, #16]
  406284:	mov	x20, x3
  406288:	mov	w19, w0
  40628c:	add	x0, sp, #0x48
  406290:	str	x23, [sp, #48]
  406294:	mov	x23, x2
  406298:	mov	x2, #0x38                  	// #56
  40629c:	bl	4016b0 <memcpy@plt>
  4062a0:	mov	x2, x23
  4062a4:	mov	x1, x22
  4062a8:	add	x0, sp, #0x48
  4062ac:	bl	405e10 <ferror@plt+0x4380>
  4062b0:	add	x3, sp, #0x48
  4062b4:	mov	x2, x21
  4062b8:	mov	x1, x20
  4062bc:	mov	w0, w19
  4062c0:	bl	405b90 <ferror@plt+0x4100>
  4062c4:	ldp	x19, x20, [sp, #16]
  4062c8:	ldp	x21, x22, [sp, #32]
  4062cc:	ldr	x23, [sp, #48]
  4062d0:	ldp	x29, x30, [sp], #128
  4062d4:	ret
  4062d8:	mov	x4, #0xffffffffffffffff    	// #-1
  4062dc:	b	406260 <ferror@plt+0x47d0>
  4062e0:	mov	x3, x2
  4062e4:	mov	x2, x1
  4062e8:	mov	x1, x0
  4062ec:	mov	w0, #0x0                   	// #0
  4062f0:	b	4062d8 <ferror@plt+0x4848>
  4062f4:	mov	x4, x3
  4062f8:	mov	x3, x2
  4062fc:	mov	x2, x1
  406300:	mov	x1, x0
  406304:	mov	w0, #0x0                   	// #0
  406308:	b	406260 <ferror@plt+0x47d0>
  40630c:	adrp	x3, 41b000 <ferror@plt+0x19570>
  406310:	add	x3, x3, #0x230
  406314:	add	x3, x3, #0x20
  406318:	b	405b90 <ferror@plt+0x4100>
  40631c:	mov	x2, x1
  406320:	mov	x1, x0
  406324:	mov	w0, #0x0                   	// #0
  406328:	b	40630c <ferror@plt+0x487c>
  40632c:	mov	x2, #0xffffffffffffffff    	// #-1
  406330:	b	40630c <ferror@plt+0x487c>
  406334:	mov	x1, x0
  406338:	mov	w0, #0x0                   	// #0
  40633c:	b	40632c <ferror@plt+0x489c>
  406340:	sub	sp, sp, #0x50
  406344:	stp	x29, x30, [sp, #32]
  406348:	add	x29, sp, #0x20
  40634c:	stp	x19, x20, [sp, #48]
  406350:	mov	x20, x0
  406354:	mov	x19, x4
  406358:	str	x21, [sp, #64]
  40635c:	mov	x21, x5
  406360:	cbz	x1, 4063f4 <ferror@plt+0x4964>
  406364:	mov	x5, x3
  406368:	mov	x4, x2
  40636c:	mov	x3, x1
  406370:	adrp	x2, 409000 <ferror@plt+0x7570>
  406374:	mov	w1, #0x1                   	// #1
  406378:	add	x2, x2, #0x100
  40637c:	bl	401950 <__fprintf_chk@plt>
  406380:	mov	w2, #0x5                   	// #5
  406384:	adrp	x1, 409000 <ferror@plt+0x7570>
  406388:	mov	x0, #0x0                   	// #0
  40638c:	add	x1, x1, #0x113
  406390:	bl	401a10 <dcgettext@plt>
  406394:	mov	x3, x0
  406398:	mov	w4, #0x7e3                 	// #2019
  40639c:	mov	w1, #0x1                   	// #1
  4063a0:	mov	x0, x20
  4063a4:	adrp	x2, 409000 <ferror@plt+0x7570>
  4063a8:	add	x2, x2, #0x3f4
  4063ac:	bl	401950 <__fprintf_chk@plt>
  4063b0:	mov	w2, #0x5                   	// #5
  4063b4:	adrp	x1, 409000 <ferror@plt+0x7570>
  4063b8:	mov	x0, #0x0                   	// #0
  4063bc:	add	x1, x1, #0x117
  4063c0:	bl	401a10 <dcgettext@plt>
  4063c4:	mov	x1, x20
  4063c8:	bl	401a20 <fputs_unlocked@plt>
  4063cc:	cmp	x21, #0x9
  4063d0:	b.hi	406664 <ferror@plt+0x4bd4>  // b.pmore
  4063d4:	cmp	w21, #0x9
  4063d8:	b.hi	406664 <ferror@plt+0x4bd4>  // b.pmore
  4063dc:	adrp	x0, 409000 <ferror@plt+0x7570>
  4063e0:	add	x0, x0, #0x3e0
  4063e4:	ldrh	w0, [x0, w21, uxtw #1]
  4063e8:	adr	x1, 4063f4 <ferror@plt+0x4964>
  4063ec:	add	x0, x1, w0, sxth #2
  4063f0:	br	x0
  4063f4:	mov	x4, x3
  4063f8:	mov	w1, #0x1                   	// #1
  4063fc:	mov	x3, x2
  406400:	adrp	x2, 409000 <ferror@plt+0x7570>
  406404:	add	x2, x2, #0x10c
  406408:	bl	401950 <__fprintf_chk@plt>
  40640c:	b	406380 <ferror@plt+0x48f0>
  406410:	mov	w2, #0x5                   	// #5
  406414:	adrp	x1, 409000 <ferror@plt+0x7570>
  406418:	mov	x0, #0x0                   	// #0
  40641c:	add	x1, x1, #0x1e3
  406420:	bl	401a10 <dcgettext@plt>
  406424:	mov	x2, x0
  406428:	mov	x0, x20
  40642c:	mov	w1, #0x1                   	// #1
  406430:	ldr	x3, [x19]
  406434:	ldp	x29, x30, [sp, #32]
  406438:	ldp	x19, x20, [sp, #48]
  40643c:	ldr	x21, [sp, #64]
  406440:	add	sp, sp, #0x50
  406444:	b	401950 <__fprintf_chk@plt>
  406448:	mov	w2, #0x5                   	// #5
  40644c:	adrp	x1, 409000 <ferror@plt+0x7570>
  406450:	mov	x0, #0x0                   	// #0
  406454:	add	x1, x1, #0x1f3
  406458:	bl	401a10 <dcgettext@plt>
  40645c:	mov	x2, x0
  406460:	mov	x0, x20
  406464:	mov	w1, #0x1                   	// #1
  406468:	ldp	x3, x4, [x19]
  40646c:	ldp	x29, x30, [sp, #32]
  406470:	ldp	x19, x20, [sp, #48]
  406474:	ldr	x21, [sp, #64]
  406478:	add	sp, sp, #0x50
  40647c:	b	401950 <__fprintf_chk@plt>
  406480:	mov	w2, #0x5                   	// #5
  406484:	adrp	x1, 409000 <ferror@plt+0x7570>
  406488:	mov	x0, #0x0                   	// #0
  40648c:	add	x1, x1, #0x20a
  406490:	bl	401a10 <dcgettext@plt>
  406494:	mov	x2, x0
  406498:	mov	x0, x20
  40649c:	mov	w1, #0x1                   	// #1
  4064a0:	ldp	x3, x4, [x19]
  4064a4:	ldr	x5, [x19, #16]
  4064a8:	ldp	x29, x30, [sp, #32]
  4064ac:	ldp	x19, x20, [sp, #48]
  4064b0:	ldr	x21, [sp, #64]
  4064b4:	add	sp, sp, #0x50
  4064b8:	b	401950 <__fprintf_chk@plt>
  4064bc:	mov	w2, #0x5                   	// #5
  4064c0:	adrp	x1, 409000 <ferror@plt+0x7570>
  4064c4:	mov	x0, #0x0                   	// #0
  4064c8:	add	x1, x1, #0x226
  4064cc:	bl	401a10 <dcgettext@plt>
  4064d0:	mov	x2, x0
  4064d4:	mov	x0, x20
  4064d8:	mov	w1, #0x1                   	// #1
  4064dc:	ldp	x3, x4, [x19]
  4064e0:	ldp	x5, x6, [x19, #16]
  4064e4:	ldp	x29, x30, [sp, #32]
  4064e8:	ldp	x19, x20, [sp, #48]
  4064ec:	ldr	x21, [sp, #64]
  4064f0:	add	sp, sp, #0x50
  4064f4:	b	401950 <__fprintf_chk@plt>
  4064f8:	mov	w2, #0x5                   	// #5
  4064fc:	adrp	x1, 409000 <ferror@plt+0x7570>
  406500:	mov	x0, #0x0                   	// #0
  406504:	add	x1, x1, #0x246
  406508:	bl	401a10 <dcgettext@plt>
  40650c:	mov	x2, x0
  406510:	mov	x0, x20
  406514:	mov	w1, #0x1                   	// #1
  406518:	ldp	x3, x4, [x19]
  40651c:	ldp	x5, x6, [x19, #16]
  406520:	ldp	x29, x30, [sp, #32]
  406524:	ldr	x7, [x19, #32]
  406528:	ldp	x19, x20, [sp, #48]
  40652c:	ldr	x21, [sp, #64]
  406530:	add	sp, sp, #0x50
  406534:	b	401950 <__fprintf_chk@plt>
  406538:	mov	w2, #0x5                   	// #5
  40653c:	adrp	x1, 409000 <ferror@plt+0x7570>
  406540:	mov	x0, #0x0                   	// #0
  406544:	add	x1, x1, #0x26a
  406548:	bl	401a10 <dcgettext@plt>
  40654c:	mov	x2, x0
  406550:	ldp	x3, x4, [x19]
  406554:	mov	x0, x20
  406558:	ldp	x5, x6, [x19, #16]
  40655c:	ldp	x7, x1, [x19, #32]
  406560:	str	x1, [sp]
  406564:	mov	w1, #0x1                   	// #1
  406568:	bl	401950 <__fprintf_chk@plt>
  40656c:	ldp	x29, x30, [sp, #32]
  406570:	ldp	x19, x20, [sp, #48]
  406574:	ldr	x21, [sp, #64]
  406578:	add	sp, sp, #0x50
  40657c:	ret
  406580:	mov	w2, #0x5                   	// #5
  406584:	adrp	x1, 409000 <ferror@plt+0x7570>
  406588:	mov	x0, #0x0                   	// #0
  40658c:	add	x1, x1, #0x292
  406590:	bl	401a10 <dcgettext@plt>
  406594:	mov	x2, x0
  406598:	ldp	x3, x4, [x19]
  40659c:	mov	x0, x20
  4065a0:	ldp	x5, x6, [x19, #16]
  4065a4:	ldr	x1, [x19, #48]
  4065a8:	ldr	x7, [x19, #32]
  4065ac:	str	x1, [sp, #8]
  4065b0:	ldr	x1, [x19, #40]
  4065b4:	str	x1, [sp]
  4065b8:	mov	w1, #0x1                   	// #1
  4065bc:	bl	401950 <__fprintf_chk@plt>
  4065c0:	b	40656c <ferror@plt+0x4adc>
  4065c4:	mov	w2, #0x5                   	// #5
  4065c8:	adrp	x1, 409000 <ferror@plt+0x7570>
  4065cc:	mov	x0, #0x0                   	// #0
  4065d0:	add	x1, x1, #0x2be
  4065d4:	bl	401a10 <dcgettext@plt>
  4065d8:	mov	x2, x0
  4065dc:	ldr	x1, [x19, #56]
  4065e0:	mov	x0, x20
  4065e4:	ldp	x3, x4, [x19]
  4065e8:	ldp	x5, x6, [x19, #16]
  4065ec:	ldr	x7, [x19, #32]
  4065f0:	str	x1, [sp, #16]
  4065f4:	ldr	x1, [x19, #48]
  4065f8:	str	x1, [sp, #8]
  4065fc:	ldr	x1, [x19, #40]
  406600:	str	x1, [sp]
  406604:	mov	w1, #0x1                   	// #1
  406608:	bl	401950 <__fprintf_chk@plt>
  40660c:	b	40656c <ferror@plt+0x4adc>
  406610:	adrp	x1, 409000 <ferror@plt+0x7570>
  406614:	add	x1, x1, #0x2ee
  406618:	mov	w2, #0x5                   	// #5
  40661c:	mov	x0, #0x0                   	// #0
  406620:	bl	401a10 <dcgettext@plt>
  406624:	ldr	x1, [x19, #64]
  406628:	mov	x2, x0
  40662c:	ldp	x3, x4, [x19]
  406630:	mov	x0, x20
  406634:	ldp	x5, x6, [x19, #16]
  406638:	ldr	x7, [x19, #32]
  40663c:	str	x1, [sp, #24]
  406640:	ldr	x1, [x19, #56]
  406644:	str	x1, [sp, #16]
  406648:	ldr	x1, [x19, #48]
  40664c:	str	x1, [sp, #8]
  406650:	ldr	x1, [x19, #40]
  406654:	str	x1, [sp]
  406658:	mov	w1, #0x1                   	// #1
  40665c:	bl	401950 <__fprintf_chk@plt>
  406660:	b	40656c <ferror@plt+0x4adc>
  406664:	adrp	x1, 409000 <ferror@plt+0x7570>
  406668:	mov	w2, #0x5                   	// #5
  40666c:	add	x1, x1, #0x322
  406670:	b	40661c <ferror@plt+0x4b8c>
  406674:	mov	x5, #0x0                   	// #0
  406678:	ldr	x6, [x4, x5, lsl #3]
  40667c:	cbnz	x6, 406684 <ferror@plt+0x4bf4>
  406680:	b	406340 <ferror@plt+0x48b0>
  406684:	add	x5, x5, #0x1
  406688:	b	406678 <ferror@plt+0x4be8>
  40668c:	stp	x29, x30, [sp, #-96]!
  406690:	mov	x5, #0x0                   	// #0
  406694:	mov	x29, sp
  406698:	ldr	w7, [x4, #24]
  40669c:	ldp	x6, x10, [x4]
  4066a0:	add	x4, sp, #0x10
  4066a4:	tbnz	w7, #31, 4066d8 <ferror@plt+0x4c48>
  4066a8:	add	x9, x6, #0xf
  4066ac:	mov	x8, x6
  4066b0:	and	x6, x9, #0xfffffffffffffff8
  4066b4:	ldr	x8, [x8]
  4066b8:	str	x8, [x4, x5, lsl #3]
  4066bc:	cbz	x8, 4066cc <ferror@plt+0x4c3c>
  4066c0:	add	x5, x5, #0x1
  4066c4:	cmp	x5, #0xa
  4066c8:	b.ne	4066a4 <ferror@plt+0x4c14>  // b.any
  4066cc:	bl	406340 <ferror@plt+0x48b0>
  4066d0:	ldp	x29, x30, [sp], #96
  4066d4:	ret
  4066d8:	add	w9, w7, #0x8
  4066dc:	cmp	w9, #0x0
  4066e0:	b.le	4066f8 <ferror@plt+0x4c68>
  4066e4:	add	x11, x6, #0xf
  4066e8:	mov	x8, x6
  4066ec:	mov	w7, w9
  4066f0:	and	x6, x11, #0xfffffffffffffff8
  4066f4:	b	4066b4 <ferror@plt+0x4c24>
  4066f8:	add	x8, x10, w7, sxtw
  4066fc:	mov	w7, w9
  406700:	b	4066b4 <ferror@plt+0x4c24>
  406704:	stp	x29, x30, [sp, #-240]!
  406708:	mov	x29, sp
  40670c:	stp	x4, x5, [sp, #208]
  406710:	add	x4, sp, #0xf0
  406714:	stp	x4, x4, [sp, #48]
  406718:	add	x4, sp, #0xd0
  40671c:	str	x4, [sp, #64]
  406720:	mov	w4, #0xffffffe0            	// #-32
  406724:	str	w4, [sp, #72]
  406728:	mov	w4, #0xffffff80            	// #-128
  40672c:	str	w4, [sp, #76]
  406730:	ldp	x4, x5, [sp, #48]
  406734:	stp	x4, x5, [sp, #16]
  406738:	ldp	x4, x5, [sp, #64]
  40673c:	stp	x4, x5, [sp, #32]
  406740:	add	x4, sp, #0x10
  406744:	str	q0, [sp, #80]
  406748:	str	q1, [sp, #96]
  40674c:	str	q2, [sp, #112]
  406750:	str	q3, [sp, #128]
  406754:	str	q4, [sp, #144]
  406758:	str	q5, [sp, #160]
  40675c:	str	q6, [sp, #176]
  406760:	str	q7, [sp, #192]
  406764:	stp	x6, x7, [sp, #224]
  406768:	bl	40668c <ferror@plt+0x4bfc>
  40676c:	ldp	x29, x30, [sp], #240
  406770:	ret
  406774:	stp	x29, x30, [sp, #-16]!
  406778:	mov	w2, #0x5                   	// #5
  40677c:	adrp	x1, 409000 <ferror@plt+0x7570>
  406780:	mov	x29, sp
  406784:	add	x1, x1, #0x35e
  406788:	mov	x0, #0x0                   	// #0
  40678c:	bl	401a10 <dcgettext@plt>
  406790:	mov	x1, x0
  406794:	adrp	x2, 409000 <ferror@plt+0x7570>
  406798:	mov	w0, #0x1                   	// #1
  40679c:	add	x2, x2, #0x373
  4067a0:	bl	401840 <__printf_chk@plt>
  4067a4:	mov	w2, #0x5                   	// #5
  4067a8:	adrp	x1, 409000 <ferror@plt+0x7570>
  4067ac:	mov	x0, #0x0                   	// #0
  4067b0:	add	x1, x1, #0x389
  4067b4:	bl	401a10 <dcgettext@plt>
  4067b8:	mov	x1, x0
  4067bc:	adrp	x3, 408000 <ferror@plt+0x6570>
  4067c0:	add	x3, x3, #0x6a9
  4067c4:	adrp	x2, 408000 <ferror@plt+0x6570>
  4067c8:	mov	w0, #0x1                   	// #1
  4067cc:	add	x2, x2, #0x6d1
  4067d0:	bl	401840 <__printf_chk@plt>
  4067d4:	mov	w2, #0x5                   	// #5
  4067d8:	adrp	x1, 409000 <ferror@plt+0x7570>
  4067dc:	mov	x0, #0x0                   	// #0
  4067e0:	add	x1, x1, #0x39d
  4067e4:	bl	401a10 <dcgettext@plt>
  4067e8:	ldp	x29, x30, [sp], #16
  4067ec:	adrp	x1, 41b000 <ferror@plt+0x19570>
  4067f0:	ldr	x1, [x1, #680]
  4067f4:	b	401a20 <fputs_unlocked@plt>
  4067f8:	stp	x29, x30, [sp, #-32]!
  4067fc:	mov	x29, sp
  406800:	str	x19, [sp, #16]
  406804:	mov	x19, x0
  406808:	bl	4017f0 <malloc@plt>
  40680c:	cmp	x0, #0x0
  406810:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406814:	b.eq	40681c <ferror@plt+0x4d8c>  // b.none
  406818:	bl	4069ec <ferror@plt+0x4f5c>
  40681c:	ldr	x19, [sp, #16]
  406820:	ldp	x29, x30, [sp], #32
  406824:	ret
  406828:	mov	x2, x0
  40682c:	mul	x0, x0, x1
  406830:	umulh	x2, x2, x1
  406834:	cmp	x2, #0x0
  406838:	cset	x1, ne  // ne = any
  40683c:	tbnz	x0, #63, 406844 <ferror@plt+0x4db4>
  406840:	cbz	x1, 406850 <ferror@plt+0x4dc0>
  406844:	stp	x29, x30, [sp, #-16]!
  406848:	mov	x29, sp
  40684c:	bl	4069ec <ferror@plt+0x4f5c>
  406850:	b	4067f8 <ferror@plt+0x4d68>
  406854:	b	4067f8 <ferror@plt+0x4d68>
  406858:	stp	x29, x30, [sp, #-32]!
  40685c:	cmp	x1, #0x0
  406860:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  406864:	mov	x29, sp
  406868:	str	x19, [sp, #16]
  40686c:	b.eq	406884 <ferror@plt+0x4df4>  // b.none
  406870:	bl	4019b0 <free@plt>
  406874:	mov	x0, #0x0                   	// #0
  406878:	ldr	x19, [sp, #16]
  40687c:	ldp	x29, x30, [sp], #32
  406880:	ret
  406884:	mov	x19, x1
  406888:	bl	4018a0 <realloc@plt>
  40688c:	cmp	x0, #0x0
  406890:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406894:	b.eq	406878 <ferror@plt+0x4de8>  // b.none
  406898:	bl	4069ec <ferror@plt+0x4f5c>
  40689c:	mov	x3, x1
  4068a0:	mul	x1, x1, x2
  4068a4:	umulh	x3, x3, x2
  4068a8:	cmp	x3, #0x0
  4068ac:	cset	x2, ne  // ne = any
  4068b0:	tbnz	x1, #63, 4068b8 <ferror@plt+0x4e28>
  4068b4:	cbz	x2, 4068c4 <ferror@plt+0x4e34>
  4068b8:	stp	x29, x30, [sp, #-16]!
  4068bc:	mov	x29, sp
  4068c0:	bl	4069ec <ferror@plt+0x4f5c>
  4068c4:	b	406858 <ferror@plt+0x4dc8>
  4068c8:	ldr	x3, [x1]
  4068cc:	cbnz	x0, 406908 <ferror@plt+0x4e78>
  4068d0:	cbnz	x3, 4068e4 <ferror@plt+0x4e54>
  4068d4:	mov	x3, #0x80                  	// #128
  4068d8:	cmp	x2, #0x80
  4068dc:	udiv	x3, x3, x2
  4068e0:	cinc	x3, x3, hi  // hi = pmore
  4068e4:	umulh	x5, x3, x2
  4068e8:	mul	x4, x3, x2
  4068ec:	cmp	x5, #0x0
  4068f0:	cset	x5, ne  // ne = any
  4068f4:	tbnz	x4, #63, 4068fc <ferror@plt+0x4e6c>
  4068f8:	cbz	x5, 406924 <ferror@plt+0x4e94>
  4068fc:	stp	x29, x30, [sp, #-16]!
  406900:	mov	x29, sp
  406904:	bl	4069ec <ferror@plt+0x4f5c>
  406908:	mov	x4, #0x5555555555555555    	// #6148914691236517205
  40690c:	movk	x4, #0x5554
  406910:	udiv	x4, x4, x2
  406914:	cmp	x4, x3
  406918:	b.ls	4068fc <ferror@plt+0x4e6c>  // b.plast
  40691c:	add	x4, x3, #0x1
  406920:	add	x3, x4, x3, lsr #1
  406924:	str	x3, [x1]
  406928:	mul	x1, x3, x2
  40692c:	b	406858 <ferror@plt+0x4dc8>
  406930:	mov	x2, #0x1                   	// #1
  406934:	b	4068c8 <ferror@plt+0x4e38>
  406938:	stp	x29, x30, [sp, #-32]!
  40693c:	mov	x29, sp
  406940:	str	x19, [sp, #16]
  406944:	mov	x19, x0
  406948:	bl	4067f8 <ferror@plt+0x4d68>
  40694c:	mov	x2, x19
  406950:	mov	w1, #0x0                   	// #0
  406954:	ldr	x19, [sp, #16]
  406958:	ldp	x29, x30, [sp], #32
  40695c:	b	401850 <memset@plt>
  406960:	umulh	x2, x0, x1
  406964:	stp	x29, x30, [sp, #-16]!
  406968:	mul	x4, x0, x1
  40696c:	cmp	x2, #0x0
  406970:	mov	x29, sp
  406974:	cset	x2, ne  // ne = any
  406978:	tbnz	x4, #63, 406980 <ferror@plt+0x4ef0>
  40697c:	cbz	x2, 406984 <ferror@plt+0x4ef4>
  406980:	bl	4069ec <ferror@plt+0x4f5c>
  406984:	bl	401880 <calloc@plt>
  406988:	cbz	x0, 406980 <ferror@plt+0x4ef0>
  40698c:	ldp	x29, x30, [sp], #16
  406990:	ret
  406994:	stp	x29, x30, [sp, #-32]!
  406998:	mov	x29, sp
  40699c:	stp	x19, x20, [sp, #16]
  4069a0:	mov	x19, x1
  4069a4:	mov	x20, x0
  4069a8:	mov	x0, x1
  4069ac:	bl	4067f8 <ferror@plt+0x4d68>
  4069b0:	mov	x2, x19
  4069b4:	mov	x1, x20
  4069b8:	ldp	x19, x20, [sp, #16]
  4069bc:	ldp	x29, x30, [sp], #32
  4069c0:	b	4016b0 <memcpy@plt>
  4069c4:	stp	x29, x30, [sp, #-32]!
  4069c8:	mov	x29, sp
  4069cc:	str	x19, [sp, #16]
  4069d0:	mov	x19, x0
  4069d4:	bl	4016d0 <strlen@plt>
  4069d8:	add	x1, x0, #0x1
  4069dc:	mov	x0, x19
  4069e0:	ldr	x19, [sp, #16]
  4069e4:	ldp	x29, x30, [sp], #32
  4069e8:	b	406994 <ferror@plt+0x4f04>
  4069ec:	stp	x29, x30, [sp, #-32]!
  4069f0:	adrp	x0, 41b000 <ferror@plt+0x19570>
  4069f4:	mov	w2, #0x5                   	// #5
  4069f8:	mov	x29, sp
  4069fc:	str	x19, [sp, #16]
  406a00:	adrp	x1, 409000 <ferror@plt+0x7570>
  406a04:	ldr	w19, [x0, #552]
  406a08:	add	x1, x1, #0x423
  406a0c:	mov	x0, #0x0                   	// #0
  406a10:	bl	401a10 <dcgettext@plt>
  406a14:	adrp	x2, 408000 <ferror@plt+0x6570>
  406a18:	mov	x3, x0
  406a1c:	add	x2, x2, #0xeb9
  406a20:	mov	w0, w19
  406a24:	mov	w1, #0x0                   	// #0
  406a28:	bl	401710 <error@plt>
  406a2c:	bl	4018e0 <abort@plt>
  406a30:	stp	x29, x30, [sp, #-112]!
  406a34:	mov	x29, sp
  406a38:	ldp	x4, x5, [x1]
  406a3c:	stp	x19, x20, [sp, #16]
  406a40:	ldp	x2, x3, [x1, #16]
  406a44:	mov	x1, x0
  406a48:	mov	w0, #0x1                   	// #1
  406a4c:	str	x21, [sp, #32]
  406a50:	stp	x4, x5, [sp, #48]
  406a54:	stp	x2, x3, [sp, #64]
  406a58:	stp	x4, x5, [sp, #80]
  406a5c:	stp	x2, x3, [sp, #96]
  406a60:	add	x2, sp, #0x30
  406a64:	bl	401890 <__vprintf_chk@plt>
  406a68:	mov	w19, w0
  406a6c:	tbz	w0, #31, 406ab4 <ferror@plt+0x5024>
  406a70:	adrp	x0, 41b000 <ferror@plt+0x19570>
  406a74:	ldr	x0, [x0, #680]
  406a78:	bl	401a90 <ferror@plt>
  406a7c:	cbnz	w0, 406ab4 <ferror@plt+0x5024>
  406a80:	adrp	x0, 41b000 <ferror@plt+0x19570>
  406a84:	ldr	w20, [x0, #552]
  406a88:	bl	401a70 <__errno_location@plt>
  406a8c:	ldr	w21, [x0]
  406a90:	mov	w2, #0x5                   	// #5
  406a94:	adrp	x1, 409000 <ferror@plt+0x7570>
  406a98:	mov	x0, #0x0                   	// #0
  406a9c:	add	x1, x1, #0x434
  406aa0:	bl	401a10 <dcgettext@plt>
  406aa4:	mov	w1, w21
  406aa8:	mov	x2, x0
  406aac:	mov	w0, w20
  406ab0:	bl	401710 <error@plt>
  406ab4:	mov	w0, w19
  406ab8:	ldp	x19, x20, [sp, #16]
  406abc:	ldr	x21, [sp, #32]
  406ac0:	ldp	x29, x30, [sp], #112
  406ac4:	ret
  406ac8:	stp	x29, x30, [sp, #-272]!
  406acc:	mov	x29, sp
  406ad0:	stp	x1, x2, [sp, #216]
  406ad4:	add	x1, sp, #0x110
  406ad8:	stp	x1, x1, [sp, #48]
  406adc:	add	x1, sp, #0xd0
  406ae0:	str	x1, [sp, #64]
  406ae4:	mov	w1, #0xffffffc8            	// #-56
  406ae8:	str	w1, [sp, #72]
  406aec:	mov	w1, #0xffffff80            	// #-128
  406af0:	str	w1, [sp, #76]
  406af4:	add	x1, sp, #0x10
  406af8:	stp	x3, x4, [sp, #232]
  406afc:	ldp	x2, x3, [sp, #48]
  406b00:	stp	x2, x3, [sp, #16]
  406b04:	ldp	x2, x3, [sp, #64]
  406b08:	stp	x2, x3, [sp, #32]
  406b0c:	str	q0, [sp, #80]
  406b10:	str	q1, [sp, #96]
  406b14:	str	q2, [sp, #112]
  406b18:	str	q3, [sp, #128]
  406b1c:	str	q4, [sp, #144]
  406b20:	str	q5, [sp, #160]
  406b24:	str	q6, [sp, #176]
  406b28:	str	q7, [sp, #192]
  406b2c:	stp	x5, x6, [sp, #248]
  406b30:	str	x7, [sp, #264]
  406b34:	bl	406a30 <ferror@plt+0x4fa0>
  406b38:	ldp	x29, x30, [sp], #272
  406b3c:	ret
  406b40:	stp	x29, x30, [sp, #-112]!
  406b44:	mov	x29, sp
  406b48:	ldp	x4, x5, [x2]
  406b4c:	stp	x19, x20, [sp, #16]
  406b50:	mov	x20, x0
  406b54:	ldp	x2, x3, [x2, #16]
  406b58:	str	x21, [sp, #32]
  406b5c:	stp	x4, x5, [sp, #48]
  406b60:	stp	x2, x3, [sp, #64]
  406b64:	stp	x4, x5, [sp, #80]
  406b68:	stp	x2, x3, [sp, #96]
  406b6c:	mov	x2, x1
  406b70:	add	x3, sp, #0x30
  406b74:	mov	w1, #0x1                   	// #1
  406b78:	bl	401870 <__vfprintf_chk@plt>
  406b7c:	mov	w19, w0
  406b80:	tbz	w0, #31, 406bc4 <ferror@plt+0x5134>
  406b84:	mov	x0, x20
  406b88:	bl	401a90 <ferror@plt>
  406b8c:	cbnz	w0, 406bc4 <ferror@plt+0x5134>
  406b90:	adrp	x0, 41b000 <ferror@plt+0x19570>
  406b94:	ldr	w20, [x0, #552]
  406b98:	bl	401a70 <__errno_location@plt>
  406b9c:	ldr	w21, [x0]
  406ba0:	mov	w2, #0x5                   	// #5
  406ba4:	adrp	x1, 409000 <ferror@plt+0x7570>
  406ba8:	mov	x0, #0x0                   	// #0
  406bac:	add	x1, x1, #0x434
  406bb0:	bl	401a10 <dcgettext@plt>
  406bb4:	mov	w1, w21
  406bb8:	mov	x2, x0
  406bbc:	mov	w0, w20
  406bc0:	bl	401710 <error@plt>
  406bc4:	mov	w0, w19
  406bc8:	ldp	x19, x20, [sp, #16]
  406bcc:	ldr	x21, [sp, #32]
  406bd0:	ldp	x29, x30, [sp], #112
  406bd4:	ret
  406bd8:	stp	x29, x30, [sp, #-256]!
  406bdc:	mov	x29, sp
  406be0:	stp	x2, x3, [sp, #208]
  406be4:	add	x2, sp, #0x100
  406be8:	stp	x2, x2, [sp, #48]
  406bec:	add	x2, sp, #0xd0
  406bf0:	str	x2, [sp, #64]
  406bf4:	mov	w2, #0xffffffd0            	// #-48
  406bf8:	str	w2, [sp, #72]
  406bfc:	mov	w2, #0xffffff80            	// #-128
  406c00:	str	w2, [sp, #76]
  406c04:	ldp	x2, x3, [sp, #48]
  406c08:	stp	x2, x3, [sp, #16]
  406c0c:	ldp	x2, x3, [sp, #64]
  406c10:	stp	x2, x3, [sp, #32]
  406c14:	add	x2, sp, #0x10
  406c18:	str	q0, [sp, #80]
  406c1c:	str	q1, [sp, #96]
  406c20:	str	q2, [sp, #112]
  406c24:	str	q3, [sp, #128]
  406c28:	str	q4, [sp, #144]
  406c2c:	str	q5, [sp, #160]
  406c30:	str	q6, [sp, #176]
  406c34:	str	q7, [sp, #192]
  406c38:	stp	x4, x5, [sp, #224]
  406c3c:	stp	x6, x7, [sp, #240]
  406c40:	bl	406b40 <ferror@plt+0x50b0>
  406c44:	ldp	x29, x30, [sp], #256
  406c48:	ret
  406c4c:	stp	x29, x30, [sp, #-64]!
  406c50:	mov	w6, w1
  406c54:	adrp	x1, 41b000 <ferror@plt+0x19570>
  406c58:	mov	x29, sp
  406c5c:	stp	x21, x22, [sp, #32]
  406c60:	sub	w0, w0, #0x1
  406c64:	ldr	w22, [x1, #552]
  406c68:	stp	x19, x20, [sp, #16]
  406c6c:	cmp	w0, #0x3
  406c70:	b.hi	406cd0 <ferror@plt+0x5240>  // b.pmore
  406c74:	adrp	x1, 409000 <ferror@plt+0x7570>
  406c78:	add	x1, x1, #0x4b8
  406c7c:	adrp	x19, 409000 <ferror@plt+0x7570>
  406c80:	mov	x20, x4
  406c84:	add	x19, x19, #0x454
  406c88:	ldr	x1, [x1, w0, uxtw #3]
  406c8c:	sxtw	x0, w6
  406c90:	tbz	w6, #31, 406cd4 <ferror@plt+0x5244>
  406c94:	sub	x19, x19, x0
  406c98:	add	x21, sp, #0x38
  406c9c:	and	w2, w2, #0xff
  406ca0:	strb	w2, [sp, #56]
  406ca4:	strb	wzr, [sp, #57]
  406ca8:	mov	w2, #0x5                   	// #5
  406cac:	mov	x0, #0x0                   	// #0
  406cb0:	bl	401a10 <dcgettext@plt>
  406cb4:	mov	x2, x0
  406cb8:	mov	x5, x20
  406cbc:	mov	x4, x21
  406cc0:	mov	x3, x19
  406cc4:	mov	w0, w22
  406cc8:	mov	w1, #0x0                   	// #0
  406ccc:	bl	401710 <error@plt>
  406cd0:	bl	4018e0 <abort@plt>
  406cd4:	lsl	x0, x0, #5
  406cd8:	ldr	x21, [x3, x0]
  406cdc:	b	406ca8 <ferror@plt+0x5218>
  406ce0:	sxtw	x1, w1
  406ce4:	mov	x4, x0
  406ce8:	mov	w0, #0x0                   	// #0
  406cec:	sub	w2, w2, #0x1
  406cf0:	cmn	w2, #0x1
  406cf4:	b.ne	406cfc <ferror@plt+0x526c>  // b.any
  406cf8:	ret
  406cfc:	ldr	x3, [x4]
  406d00:	umulh	x5, x3, x1
  406d04:	cbnz	x5, 406d18 <ferror@plt+0x5288>
  406d08:	mul	x3, x3, x1
  406d0c:	orr	w0, w0, w5
  406d10:	str	x3, [x4]
  406d14:	b	406cec <ferror@plt+0x525c>
  406d18:	mov	x3, #0xffffffffffffffff    	// #-1
  406d1c:	mov	w5, #0x1                   	// #1
  406d20:	b	406d0c <ferror@plt+0x527c>
  406d24:	stp	x29, x30, [sp, #-96]!
  406d28:	cmp	w2, #0x24
  406d2c:	mov	x29, sp
  406d30:	stp	x19, x20, [sp, #16]
  406d34:	stp	x21, x22, [sp, #32]
  406d38:	stp	x23, x24, [sp, #48]
  406d3c:	str	x25, [sp, #64]
  406d40:	b.ls	406d64 <ferror@plt+0x52d4>  // b.plast
  406d44:	adrp	x3, 409000 <ferror@plt+0x7570>
  406d48:	adrp	x1, 409000 <ferror@plt+0x7570>
  406d4c:	adrp	x0, 409000 <ferror@plt+0x7570>
  406d50:	add	x3, x3, #0x54d
  406d54:	add	x1, x1, #0x4d8
  406d58:	add	x0, x0, #0x4e6
  406d5c:	mov	w2, #0x54                  	// #84
  406d60:	bl	401a60 <__assert_fail@plt>
  406d64:	mov	x19, x0
  406d68:	mov	x20, x1
  406d6c:	mov	w24, w2
  406d70:	mov	x21, x3
  406d74:	mov	x23, x4
  406d78:	cbnz	x1, 406d80 <ferror@plt+0x52f0>
  406d7c:	add	x20, sp, #0x50
  406d80:	bl	401a70 <__errno_location@plt>
  406d84:	str	wzr, [x0]
  406d88:	mov	x22, x0
  406d8c:	ldrb	w25, [x19]
  406d90:	bl	401970 <__ctype_b_loc@plt>
  406d94:	ldr	x2, [x0]
  406d98:	mov	x0, x19
  406d9c:	ubfiz	x1, x25, #1, #8
  406da0:	ldrh	w1, [x2, x1]
  406da4:	tbnz	w1, #13, 406dd0 <ferror@plt+0x5340>
  406da8:	cmp	w25, #0x2d
  406dac:	b.ne	406dd8 <ferror@plt+0x5348>  // b.any
  406db0:	mov	w19, #0x4                   	// #4
  406db4:	mov	w0, w19
  406db8:	ldp	x19, x20, [sp, #16]
  406dbc:	ldp	x21, x22, [sp, #32]
  406dc0:	ldp	x23, x24, [sp, #48]
  406dc4:	ldr	x25, [sp, #64]
  406dc8:	ldp	x29, x30, [sp], #96
  406dcc:	ret
  406dd0:	ldrb	w25, [x0, #1]!
  406dd4:	b	406d9c <ferror@plt+0x530c>
  406dd8:	mov	w2, w24
  406ddc:	mov	x1, x20
  406de0:	mov	x0, x19
  406de4:	bl	4018d0 <strtoumax@plt>
  406de8:	ldr	x24, [x20]
  406dec:	str	x0, [sp, #88]
  406df0:	cmp	x24, x19
  406df4:	b.ne	406e44 <ferror@plt+0x53b4>  // b.any
  406df8:	cbz	x23, 406db0 <ferror@plt+0x5320>
  406dfc:	ldrb	w1, [x19]
  406e00:	cbz	w1, 406db0 <ferror@plt+0x5320>
  406e04:	mov	x0, x23
  406e08:	bl	4019d0 <strchr@plt>
  406e0c:	cbz	x0, 406db0 <ferror@plt+0x5320>
  406e10:	mov	x0, #0x1                   	// #1
  406e14:	mov	w19, #0x0                   	// #0
  406e18:	str	x0, [sp, #88]
  406e1c:	ldrb	w22, [x24]
  406e20:	cbz	w22, 40700c <ferror@plt+0x557c>
  406e24:	mov	w1, w22
  406e28:	mov	x0, x23
  406e2c:	bl	4019d0 <strchr@plt>
  406e30:	cbnz	x0, 406e6c <ferror@plt+0x53dc>
  406e34:	ldr	x0, [sp, #88]
  406e38:	orr	w19, w19, #0x2
  406e3c:	str	x0, [x21]
  406e40:	b	406db4 <ferror@plt+0x5324>
  406e44:	ldr	w1, [x22]
  406e48:	cbz	w1, 406e64 <ferror@plt+0x53d4>
  406e4c:	cmp	w1, #0x22
  406e50:	b.ne	406db0 <ferror@plt+0x5320>  // b.any
  406e54:	mov	w19, #0x1                   	// #1
  406e58:	cbnz	x23, 406e1c <ferror@plt+0x538c>
  406e5c:	str	x0, [x21]
  406e60:	b	406db4 <ferror@plt+0x5324>
  406e64:	mov	w19, #0x0                   	// #0
  406e68:	b	406e58 <ferror@plt+0x53c8>
  406e6c:	cmp	w22, #0x5a
  406e70:	b.hi	406f58 <ferror@plt+0x54c8>  // b.pmore
  406e74:	cmp	w22, #0x44
  406e78:	b.hi	406f34 <ferror@plt+0x54a4>  // b.pmore
  406e7c:	mov	w6, #0x1                   	// #1
  406e80:	mov	w1, #0x400                 	// #1024
  406e84:	cmp	w22, #0x58
  406e88:	b.hi	406f78 <ferror@plt+0x54e8>  // b.pmore
  406e8c:	sub	w22, w22, #0x42
  406e90:	and	w0, w22, #0xff
  406e94:	cmp	w0, #0x12
  406e98:	b.hi	406e34 <ferror@plt+0x53a4>  // b.pmore
  406e9c:	cmp	w22, #0x12
  406ea0:	b.hi	406e34 <ferror@plt+0x53a4>  // b.pmore
  406ea4:	adrp	x0, 409000 <ferror@plt+0x7570>
  406ea8:	add	x0, x0, #0x50c
  406eac:	ldrb	w0, [x0, w22, uxtw]
  406eb0:	adr	x2, 406ebc <ferror@plt+0x542c>
  406eb4:	add	x0, x2, w0, sxtb #2
  406eb8:	br	x0
  406ebc:	mov	x1, #0x1                   	// #1
  406ec0:	lsl	x0, x1, x0
  406ec4:	mov	x1, #0x2051                	// #8273
  406ec8:	tst	x0, x1
  406ecc:	b.eq	406f68 <ferror@plt+0x54d8>  // b.none
  406ed0:	mov	x0, x23
  406ed4:	mov	w1, #0x30                  	// #48
  406ed8:	bl	4019d0 <strchr@plt>
  406edc:	cbz	x0, 406fb4 <ferror@plt+0x5524>
  406ee0:	ldrb	w0, [x24, #1]
  406ee4:	cmp	w0, #0x44
  406ee8:	b.eq	406fbc <ferror@plt+0x552c>  // b.none
  406eec:	cmp	w0, #0x69
  406ef0:	b.eq	406f9c <ferror@plt+0x550c>  // b.none
  406ef4:	cmp	w0, #0x42
  406ef8:	mov	w6, #0x2                   	// #2
  406efc:	mov	w1, #0x400                 	// #1024
  406f00:	mov	w0, #0x3e8                 	// #1000
  406f04:	csinc	w6, w6, wzr, eq  // eq = none
  406f08:	csel	w1, w1, w0, ne  // ne = any
  406f0c:	cmp	w22, #0x6d
  406f10:	b.ls	406e84 <ferror@plt+0x53f4>  // b.plast
  406f14:	cmp	w22, #0x74
  406f18:	b.eq	407058 <ferror@plt+0x55c8>  // b.none
  406f1c:	cmp	w22, #0x77
  406f20:	b.ne	406e34 <ferror@plt+0x53a4>  // b.any
  406f24:	ldr	x0, [sp, #88]
  406f28:	tbnz	x0, #63, 406fe4 <ferror@plt+0x5554>
  406f2c:	lsl	x0, x0, #1
  406f30:	b	406fd8 <ferror@plt+0x5548>
  406f34:	sub	w1, w22, #0x45
  406f38:	cmp	w1, #0x15
  406f3c:	b.hi	406fb4 <ferror@plt+0x5524>  // b.pmore
  406f40:	adrp	x0, 409000 <ferror@plt+0x7570>
  406f44:	add	x0, x0, #0x520
  406f48:	ldrb	w0, [x0, w1, uxtw]
  406f4c:	adr	x1, 406f58 <ferror@plt+0x54c8>
  406f50:	add	x0, x1, w0, sxtb #2
  406f54:	br	x0
  406f58:	sub	w0, w22, #0x67
  406f5c:	and	w0, w0, #0xff
  406f60:	cmp	w0, #0xd
  406f64:	b.ls	406ebc <ferror@plt+0x542c>  // b.plast
  406f68:	cmp	w22, #0x6d
  406f6c:	mov	w6, #0x1                   	// #1
  406f70:	mov	w1, #0x400                 	// #1024
  406f74:	b.hi	406f14 <ferror@plt+0x5484>  // b.pmore
  406f78:	sub	w22, w22, #0x59
  406f7c:	cmp	w22, #0x14
  406f80:	b.hi	406e34 <ferror@plt+0x53a4>  // b.pmore
  406f84:	adrp	x0, 409000 <ferror@plt+0x7570>
  406f88:	add	x0, x0, #0x538
  406f8c:	ldrb	w0, [x0, w22, uxtw]
  406f90:	adr	x2, 406f9c <ferror@plt+0x550c>
  406f94:	add	x0, x2, w0, sxtb #2
  406f98:	br	x0
  406f9c:	ldrb	w0, [x24, #2]
  406fa0:	mov	w6, #0x3                   	// #3
  406fa4:	cmp	w0, #0x42
  406fa8:	csinc	w6, w6, wzr, eq  // eq = none
  406fac:	mov	w1, #0x400                 	// #1024
  406fb0:	b	406f0c <ferror@plt+0x547c>
  406fb4:	mov	w6, #0x1                   	// #1
  406fb8:	b	406fac <ferror@plt+0x551c>
  406fbc:	mov	w6, #0x2                   	// #2
  406fc0:	mov	w1, #0x3e8                 	// #1000
  406fc4:	b	406f0c <ferror@plt+0x547c>
  406fc8:	ldr	x0, [sp, #88]
  406fcc:	cmp	xzr, x0, lsr #55
  406fd0:	b.ne	406fe4 <ferror@plt+0x5554>  // b.any
  406fd4:	lsl	x0, x0, #9
  406fd8:	str	x0, [sp, #88]
  406fdc:	mov	w0, #0x0                   	// #0
  406fe0:	b	406ff0 <ferror@plt+0x5560>
  406fe4:	mov	x0, #0xffffffffffffffff    	// #-1
  406fe8:	str	x0, [sp, #88]
  406fec:	mov	w0, #0x1                   	// #1
  406ff0:	orr	w19, w19, w0
  406ff4:	ldr	x0, [x20]
  406ff8:	add	x1, x0, w6, sxtw
  406ffc:	str	x1, [x20]
  407000:	ldrb	w0, [x0, w6, sxtw]
  407004:	cbz	w0, 40700c <ferror@plt+0x557c>
  407008:	orr	w19, w19, #0x2
  40700c:	ldr	x0, [sp, #88]
  407010:	b	406e5c <ferror@plt+0x53cc>
  407014:	ldr	x0, [sp, #88]
  407018:	cmp	xzr, x0, lsr #54
  40701c:	b.ne	406fe4 <ferror@plt+0x5554>  // b.any
  407020:	lsl	x0, x0, #10
  407024:	b	406fd8 <ferror@plt+0x5548>
  407028:	mov	w2, #0x6                   	// #6
  40702c:	add	x0, sp, #0x58
  407030:	bl	406ce0 <ferror@plt+0x5250>
  407034:	b	406ff0 <ferror@plt+0x5560>
  407038:	mov	w2, #0x3                   	// #3
  40703c:	b	40702c <ferror@plt+0x559c>
  407040:	mov	w2, #0x1                   	// #1
  407044:	b	40702c <ferror@plt+0x559c>
  407048:	mov	w2, #0x2                   	// #2
  40704c:	b	40702c <ferror@plt+0x559c>
  407050:	mov	w2, #0x5                   	// #5
  407054:	b	40702c <ferror@plt+0x559c>
  407058:	mov	w2, #0x4                   	// #4
  40705c:	b	40702c <ferror@plt+0x559c>
  407060:	mov	w2, #0x8                   	// #8
  407064:	b	40702c <ferror@plt+0x559c>
  407068:	mov	w2, #0x7                   	// #7
  40706c:	b	40702c <ferror@plt+0x559c>
  407070:	stp	x29, x30, [sp, #-32]!
  407074:	mov	x29, sp
  407078:	stp	x19, x20, [sp, #16]
  40707c:	mov	x19, x0
  407080:	bl	401790 <fileno@plt>
  407084:	tbz	w0, #31, 407098 <ferror@plt+0x5608>
  407088:	mov	x0, x19
  40708c:	ldp	x19, x20, [sp, #16]
  407090:	ldp	x29, x30, [sp], #32
  407094:	b	4017c0 <fclose@plt>
  407098:	mov	x0, x19
  40709c:	bl	401a30 <__freading@plt>
  4070a0:	cbnz	w0, 4070d8 <ferror@plt+0x5648>
  4070a4:	mov	x0, x19
  4070a8:	bl	407104 <ferror@plt+0x5674>
  4070ac:	cbnz	w0, 4070f8 <ferror@plt+0x5668>
  4070b0:	mov	w20, #0x0                   	// #0
  4070b4:	mov	x0, x19
  4070b8:	bl	4017c0 <fclose@plt>
  4070bc:	cbz	w20, 4070cc <ferror@plt+0x563c>
  4070c0:	bl	401a70 <__errno_location@plt>
  4070c4:	str	w20, [x0]
  4070c8:	mov	w0, #0xffffffff            	// #-1
  4070cc:	ldp	x19, x20, [sp, #16]
  4070d0:	ldp	x29, x30, [sp], #32
  4070d4:	ret
  4070d8:	mov	x0, x19
  4070dc:	bl	401790 <fileno@plt>
  4070e0:	mov	w2, #0x1                   	// #1
  4070e4:	mov	x1, #0x0                   	// #0
  4070e8:	bl	401760 <lseek@plt>
  4070ec:	cmn	x0, #0x1
  4070f0:	b.ne	4070a4 <ferror@plt+0x5614>  // b.any
  4070f4:	b	4070b0 <ferror@plt+0x5620>
  4070f8:	bl	401a70 <__errno_location@plt>
  4070fc:	ldr	w20, [x0]
  407100:	b	4070b4 <ferror@plt+0x5624>
  407104:	stp	x29, x30, [sp, #-32]!
  407108:	mov	x29, sp
  40710c:	str	x19, [sp, #16]
  407110:	mov	x19, x0
  407114:	cbnz	x0, 407128 <ferror@plt+0x5698>
  407118:	mov	x0, x19
  40711c:	ldr	x19, [sp, #16]
  407120:	ldp	x29, x30, [sp], #32
  407124:	b	4019f0 <fflush@plt>
  407128:	bl	401a30 <__freading@plt>
  40712c:	cbz	w0, 407118 <ferror@plt+0x5688>
  407130:	ldr	w0, [x19]
  407134:	tbz	w0, #8, 407118 <ferror@plt+0x5688>
  407138:	mov	x0, x19
  40713c:	mov	w2, #0x1                   	// #1
  407140:	mov	x1, #0x0                   	// #0
  407144:	bl	40714c <ferror@plt+0x56bc>
  407148:	b	407118 <ferror@plt+0x5688>
  40714c:	stp	x29, x30, [sp, #-48]!
  407150:	mov	x29, sp
  407154:	stp	x19, x20, [sp, #16]
  407158:	mov	x20, x1
  40715c:	mov	x19, x0
  407160:	ldr	x1, [x0, #8]
  407164:	str	x21, [sp, #32]
  407168:	mov	w21, w2
  40716c:	ldr	x2, [x0, #16]
  407170:	cmp	x2, x1
  407174:	b.ne	4071c8 <ferror@plt+0x5738>  // b.any
  407178:	ldp	x1, x2, [x0, #32]
  40717c:	cmp	x2, x1
  407180:	b.ne	4071c8 <ferror@plt+0x5738>  // b.any
  407184:	ldr	x1, [x0, #72]
  407188:	cbnz	x1, 4071c8 <ferror@plt+0x5738>
  40718c:	bl	401790 <fileno@plt>
  407190:	mov	w2, w21
  407194:	mov	x1, x20
  407198:	bl	401760 <lseek@plt>
  40719c:	cmn	x0, #0x1
  4071a0:	b.eq	4071b8 <ferror@plt+0x5728>  // b.none
  4071a4:	ldr	w1, [x19]
  4071a8:	str	x0, [x19, #144]
  4071ac:	mov	w0, #0x0                   	// #0
  4071b0:	and	w1, w1, #0xffffffef
  4071b4:	str	w1, [x19]
  4071b8:	ldp	x19, x20, [sp, #16]
  4071bc:	ldr	x21, [sp, #32]
  4071c0:	ldp	x29, x30, [sp], #48
  4071c4:	ret
  4071c8:	mov	w2, w21
  4071cc:	mov	x1, x20
  4071d0:	mov	x0, x19
  4071d4:	ldp	x19, x20, [sp, #16]
  4071d8:	ldr	x21, [sp, #32]
  4071dc:	ldp	x29, x30, [sp], #48
  4071e0:	b	401980 <fseeko@plt>
  4071e4:	stp	x29, x30, [sp, #-64]!
  4071e8:	mov	x29, sp
  4071ec:	stp	x19, x20, [sp, #16]
  4071f0:	stp	x21, x22, [sp, #32]
  4071f4:	mov	x21, x1
  4071f8:	mov	x22, x2
  4071fc:	cbnz	x0, 407254 <ferror@plt+0x57c4>
  407200:	add	x19, sp, #0x3c
  407204:	mov	x2, x22
  407208:	mov	x1, x21
  40720c:	mov	x0, x19
  407210:	bl	4016a0 <mbrtowc@plt>
  407214:	cmp	x22, #0x0
  407218:	mov	x20, x0
  40721c:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  407220:	b.ls	407240 <ferror@plt+0x57b0>  // b.plast
  407224:	mov	w0, #0x0                   	// #0
  407228:	bl	4072cc <ferror@plt+0x583c>
  40722c:	tst	w0, #0xff
  407230:	b.ne	407240 <ferror@plt+0x57b0>  // b.any
  407234:	ldrb	w0, [x21]
  407238:	mov	x20, #0x1                   	// #1
  40723c:	str	w0, [x19]
  407240:	mov	x0, x20
  407244:	ldp	x19, x20, [sp, #16]
  407248:	ldp	x21, x22, [sp, #32]
  40724c:	ldp	x29, x30, [sp], #64
  407250:	ret
  407254:	mov	x19, x0
  407258:	b	407204 <ferror@plt+0x5774>
  40725c:	stp	x29, x30, [sp, #-48]!
  407260:	mov	x29, sp
  407264:	stp	x19, x20, [sp, #16]
  407268:	mov	x19, x0
  40726c:	str	x21, [sp, #32]
  407270:	bl	401770 <__fpending@plt>
  407274:	mov	x20, x0
  407278:	mov	x0, x19
  40727c:	bl	401730 <ferror_unlocked@plt>
  407280:	mov	w21, w0
  407284:	mov	x0, x19
  407288:	bl	407070 <ferror@plt+0x55e0>
  40728c:	cbnz	w21, 4072b8 <ferror@plt+0x5828>
  407290:	cbz	w0, 4072a8 <ferror@plt+0x5818>
  407294:	cbnz	x20, 4072c4 <ferror@plt+0x5834>
  407298:	bl	401a70 <__errno_location@plt>
  40729c:	ldr	w0, [x0]
  4072a0:	cmp	w0, #0x9
  4072a4:	csetm	w0, ne  // ne = any
  4072a8:	ldp	x19, x20, [sp, #16]
  4072ac:	ldr	x21, [sp, #32]
  4072b0:	ldp	x29, x30, [sp], #48
  4072b4:	ret
  4072b8:	cbnz	w0, 4072c4 <ferror@plt+0x5834>
  4072bc:	bl	401a70 <__errno_location@plt>
  4072c0:	str	wzr, [x0]
  4072c4:	mov	w0, #0xffffffff            	// #-1
  4072c8:	b	4072a8 <ferror@plt+0x5818>
  4072cc:	stp	x29, x30, [sp, #-32]!
  4072d0:	mov	x1, #0x0                   	// #0
  4072d4:	mov	x29, sp
  4072d8:	str	x19, [sp, #16]
  4072dc:	bl	401a80 <setlocale@plt>
  4072e0:	cbz	x0, 40731c <ferror@plt+0x588c>
  4072e4:	adrp	x1, 409000 <ferror@plt+0x7570>
  4072e8:	mov	x19, x0
  4072ec:	add	x1, x1, #0x558
  4072f0:	bl	401960 <strcmp@plt>
  4072f4:	cbz	w0, 407324 <ferror@plt+0x5894>
  4072f8:	mov	x0, x19
  4072fc:	adrp	x1, 409000 <ferror@plt+0x7570>
  407300:	add	x1, x1, #0x55a
  407304:	bl	401960 <strcmp@plt>
  407308:	cmp	w0, #0x0
  40730c:	cset	w0, ne  // ne = any
  407310:	ldr	x19, [sp, #16]
  407314:	ldp	x29, x30, [sp], #32
  407318:	ret
  40731c:	mov	w0, #0x1                   	// #1
  407320:	b	407310 <ferror@plt+0x5880>
  407324:	mov	w0, #0x0                   	// #0
  407328:	b	407310 <ferror@plt+0x5880>
  40732c:	stp	x29, x30, [sp, #-16]!
  407330:	mov	w0, #0xe                   	// #14
  407334:	mov	x29, sp
  407338:	bl	4017d0 <nl_langinfo@plt>
  40733c:	cbz	x0, 407348 <ferror@plt+0x58b8>
  407340:	ldrb	w1, [x0]
  407344:	cbnz	w1, 407350 <ferror@plt+0x58c0>
  407348:	adrp	x0, 409000 <ferror@plt+0x7570>
  40734c:	add	x0, x0, #0x560
  407350:	ldp	x29, x30, [sp], #16
  407354:	ret
  407358:	stp	x29, x30, [sp, #-32]!
  40735c:	mov	x29, sp
  407360:	str	q0, [sp, #16]
  407364:	ldp	x8, x0, [sp, #16]
  407368:	str	q1, [sp, #16]
  40736c:	ldp	x9, x1, [sp, #16]
  407370:	mrs	x2, fpcr
  407374:	ubfx	x3, x0, #48, #15
  407378:	ubfx	x2, x0, #0, #48
  40737c:	ubfx	x7, x1, #0, #48
  407380:	lsr	x0, x0, #63
  407384:	ubfx	x5, x1, #48, #15
  407388:	lsr	x1, x1, #63
  40738c:	mov	x10, #0x7fff                	// #32767
  407390:	mov	x4, x8
  407394:	and	w0, w0, #0xff
  407398:	mov	x6, x9
  40739c:	and	w1, w1, #0xff
  4073a0:	cmp	x3, x10
  4073a4:	b.ne	4073bc <ferror@plt+0x592c>  // b.any
  4073a8:	orr	x10, x2, x8
  4073ac:	cbnz	x10, 407428 <ferror@plt+0x5998>
  4073b0:	cmp	x5, x3
  4073b4:	b.ne	407450 <ferror@plt+0x59c0>  // b.any
  4073b8:	b	4073c4 <ferror@plt+0x5934>
  4073bc:	cmp	x5, x10
  4073c0:	b.ne	4073cc <ferror@plt+0x593c>  // b.any
  4073c4:	orr	x10, x7, x6
  4073c8:	cbnz	x10, 407414 <ferror@plt+0x5984>
  4073cc:	cmp	x3, x5
  4073d0:	b.ne	407450 <ferror@plt+0x59c0>  // b.any
  4073d4:	cmp	x2, x7
  4073d8:	ccmp	x8, x9, #0x0, eq  // eq = none
  4073dc:	b.ne	407450 <ferror@plt+0x59c0>  // b.any
  4073e0:	cmp	w0, w1
  4073e4:	b.eq	40740c <ferror@plt+0x597c>  // b.none
  4073e8:	cbnz	x3, 407450 <ferror@plt+0x59c0>
  4073ec:	orr	x2, x2, x4
  4073f0:	cmp	x2, #0x0
  4073f4:	cset	w0, ne  // ne = any
  4073f8:	ldp	x29, x30, [sp], #32
  4073fc:	ret
  407400:	mov	w0, #0x1                   	// #1
  407404:	bl	407598 <ferror@plt+0x5b08>
  407408:	b	407450 <ferror@plt+0x59c0>
  40740c:	mov	w0, #0x0                   	// #0
  407410:	b	4073f8 <ferror@plt+0x5968>
  407414:	mov	x0, #0x7fff                	// #32767
  407418:	cmp	x3, x0
  40741c:	b.ne	407448 <ferror@plt+0x59b8>  // b.any
  407420:	orr	x4, x2, x4
  407424:	cbz	x4, 407448 <ferror@plt+0x59b8>
  407428:	tst	x2, #0x800000000000
  40742c:	b.eq	407400 <ferror@plt+0x5970>  // b.none
  407430:	mov	x1, #0x7fff                	// #32767
  407434:	mov	w0, #0x1                   	// #1
  407438:	cmp	x5, x1
  40743c:	b.ne	4073f8 <ferror@plt+0x5968>  // b.any
  407440:	orr	x6, x7, x6
  407444:	cbz	x6, 4073f8 <ferror@plt+0x5968>
  407448:	tst	x7, #0x800000000000
  40744c:	b.eq	407400 <ferror@plt+0x5970>  // b.none
  407450:	mov	w0, #0x1                   	// #1
  407454:	b	4073f8 <ferror@plt+0x5968>
  407458:	stp	x29, x30, [sp, #-32]!
  40745c:	mov	x29, sp
  407460:	str	q0, [sp, #16]
  407464:	ldp	x8, x1, [sp, #16]
  407468:	str	q1, [sp, #16]
  40746c:	ldp	x7, x0, [sp, #16]
  407470:	mrs	x2, fpcr
  407474:	ubfx	x10, x1, #48, #15
  407478:	lsr	x2, x0, #63
  40747c:	ubfx	x4, x1, #0, #48
  407480:	lsr	x1, x1, #63
  407484:	ubfx	x3, x0, #0, #48
  407488:	ubfx	x9, x0, #48, #15
  40748c:	mov	x5, x8
  407490:	mov	x0, #0x7fff                	// #32767
  407494:	and	w1, w1, #0xff
  407498:	mov	x6, x7
  40749c:	and	w2, w2, #0xff
  4074a0:	cmp	x10, x0
  4074a4:	b.ne	4074b0 <ferror@plt+0x5a20>  // b.any
  4074a8:	orr	x11, x4, x8
  4074ac:	cbnz	x11, 407580 <ferror@plt+0x5af0>
  4074b0:	cmp	x9, x0
  4074b4:	b.ne	4074c0 <ferror@plt+0x5a30>  // b.any
  4074b8:	orr	x0, x3, x6
  4074bc:	cbnz	x0, 407580 <ferror@plt+0x5af0>
  4074c0:	cbnz	x10, 407500 <ferror@plt+0x5a70>
  4074c4:	orr	x5, x4, x5
  4074c8:	cmp	x5, #0x0
  4074cc:	cset	w5, eq  // eq = none
  4074d0:	cbnz	x9, 407508 <ferror@plt+0x5a78>
  4074d4:	orr	x6, x3, x6
  4074d8:	cmp	x6, #0x0
  4074dc:	cset	w0, eq  // eq = none
  4074e0:	csel	w6, w5, wzr, eq  // eq = none
  4074e4:	cbnz	w6, 407590 <ferror@plt+0x5b00>
  4074e8:	and	x2, x2, #0xff
  4074ec:	cbz	w5, 407510 <ferror@plt+0x5a80>
  4074f0:	cmp	x2, #0x0
  4074f4:	csinv	w0, w5, wzr, ne  // ne = any
  4074f8:	ldp	x29, x30, [sp], #32
  4074fc:	ret
  407500:	mov	w5, #0x0                   	// #0
  407504:	b	4074d0 <ferror@plt+0x5a40>
  407508:	mov	w0, #0x0                   	// #0
  40750c:	b	4074e8 <ferror@plt+0x5a58>
  407510:	and	x1, x1, #0xff
  407514:	cbz	w0, 407524 <ferror@plt+0x5a94>
  407518:	cmp	x1, #0x0
  40751c:	csinv	w0, w0, wzr, eq  // eq = none
  407520:	b	4074f8 <ferror@plt+0x5a68>
  407524:	cmp	x1, x2
  407528:	b.eq	40753c <ferror@plt+0x5aac>  // b.none
  40752c:	mov	w0, #0xffffffff            	// #-1
  407530:	cmp	x1, #0x0
  407534:	cneg	w0, w0, eq  // eq = none
  407538:	b	4074f8 <ferror@plt+0x5a68>
  40753c:	cmp	x10, x9
  407540:	b.gt	40752c <ferror@plt+0x5a9c>
  407544:	b.ge	407550 <ferror@plt+0x5ac0>  // b.tcont
  407548:	mov	w0, #0x1                   	// #1
  40754c:	b	407530 <ferror@plt+0x5aa0>
  407550:	cmp	x4, x3
  407554:	b.hi	40752c <ferror@plt+0x5a9c>  // b.pmore
  407558:	cset	w2, eq  // eq = none
  40755c:	cmp	w2, #0x0
  407560:	ccmp	x8, x7, #0x0, ne  // ne = any
  407564:	b.hi	40752c <ferror@plt+0x5a9c>  // b.pmore
  407568:	cmp	x4, x3
  40756c:	b.cc	407548 <ferror@plt+0x5ab8>  // b.lo, b.ul, b.last
  407570:	cmp	w2, #0x0
  407574:	ccmp	x8, x7, #0x2, ne  // ne = any
  407578:	b.cs	4074f8 <ferror@plt+0x5a68>  // b.hs, b.nlast
  40757c:	b	407548 <ferror@plt+0x5ab8>
  407580:	mov	w0, #0x1                   	// #1
  407584:	bl	407598 <ferror@plt+0x5b08>
  407588:	mov	w0, #0x2                   	// #2
  40758c:	b	4074f8 <ferror@plt+0x5a68>
  407590:	mov	w0, #0x0                   	// #0
  407594:	b	4074f8 <ferror@plt+0x5a68>
  407598:	tbz	w0, #0, 4075a8 <ferror@plt+0x5b18>
  40759c:	movi	v1.2s, #0x0
  4075a0:	fdiv	s0, s1, s1
  4075a4:	mrs	x1, fpsr
  4075a8:	tbz	w0, #1, 4075bc <ferror@plt+0x5b2c>
  4075ac:	fmov	s1, #1.000000000000000000e+00
  4075b0:	movi	v2.2s, #0x0
  4075b4:	fdiv	s0, s1, s2
  4075b8:	mrs	x1, fpsr
  4075bc:	tbz	w0, #2, 4075dc <ferror@plt+0x5b4c>
  4075c0:	mov	w1, #0x7f7fffff            	// #2139095039
  4075c4:	fmov	s1, w1
  4075c8:	mov	w1, #0xc5ae                	// #50606
  4075cc:	movk	w1, #0x749d, lsl #16
  4075d0:	fmov	s2, w1
  4075d4:	fadd	s0, s1, s2
  4075d8:	mrs	x1, fpsr
  4075dc:	tbz	w0, #3, 4075ec <ferror@plt+0x5b5c>
  4075e0:	movi	v1.2s, #0x80, lsl #16
  4075e4:	fmul	s0, s1, s1
  4075e8:	mrs	x1, fpsr
  4075ec:	tbz	w0, #4, 407604 <ferror@plt+0x5b74>
  4075f0:	mov	w0, #0x7f7fffff            	// #2139095039
  4075f4:	fmov	s2, #1.000000000000000000e+00
  4075f8:	fmov	s1, w0
  4075fc:	fsub	s0, s1, s2
  407600:	mrs	x0, fpsr
  407604:	ret
  407608:	stp	x29, x30, [sp, #-64]!
  40760c:	mov	x29, sp
  407610:	stp	x19, x20, [sp, #16]
  407614:	adrp	x20, 41a000 <ferror@plt+0x18570>
  407618:	add	x20, x20, #0xdf0
  40761c:	stp	x21, x22, [sp, #32]
  407620:	adrp	x21, 41a000 <ferror@plt+0x18570>
  407624:	add	x21, x21, #0xde8
  407628:	sub	x20, x20, x21
  40762c:	mov	w22, w0
  407630:	stp	x23, x24, [sp, #48]
  407634:	mov	x23, x1
  407638:	mov	x24, x2
  40763c:	bl	401668 <mbrtowc@plt-0x38>
  407640:	cmp	xzr, x20, asr #3
  407644:	b.eq	407670 <ferror@plt+0x5be0>  // b.none
  407648:	asr	x20, x20, #3
  40764c:	mov	x19, #0x0                   	// #0
  407650:	ldr	x3, [x21, x19, lsl #3]
  407654:	mov	x2, x24
  407658:	add	x19, x19, #0x1
  40765c:	mov	x1, x23
  407660:	mov	w0, w22
  407664:	blr	x3
  407668:	cmp	x20, x19
  40766c:	b.ne	407650 <ferror@plt+0x5bc0>  // b.any
  407670:	ldp	x19, x20, [sp, #16]
  407674:	ldp	x21, x22, [sp, #32]
  407678:	ldp	x23, x24, [sp, #48]
  40767c:	ldp	x29, x30, [sp], #64
  407680:	ret
  407684:	nop
  407688:	ret
  40768c:	nop
  407690:	adrp	x2, 41b000 <ferror@plt+0x19570>
  407694:	mov	x1, #0x0                   	// #0
  407698:	ldr	x2, [x2, #520]
  40769c:	b	401740 <__cxa_atexit@plt>
  4076a0:	mov	x2, x1
  4076a4:	mov	w1, w0
  4076a8:	mov	w0, #0x0                   	// #0
  4076ac:	b	401a00 <__fxstat@plt>

Disassembly of section .fini:

00000000004076b0 <.fini>:
  4076b0:	stp	x29, x30, [sp, #-16]!
  4076b4:	mov	x29, sp
  4076b8:	ldp	x29, x30, [sp], #16
  4076bc:	ret
