Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Sep  9 02:50:55 2024
| Host         : victorsanavia running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file test_rgb_controller_control_sets_placed.rpt
| Design       : test_rgb_controller
| Device       : xc7a100ti
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            4 |
| No           | No                    | Yes                    |              11 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              35 |           10 |
| Yes          | No                    | Yes                    |             119 |           34 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+-------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal              |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------+-------------------------+------------------+----------------+
|  CLK_IBUF_BUFG | U_RECEIVER/error_recep_i_1_n_0          |                         |                1 |              1 |
|  CLK_IBUF_BUFG | U_RECEIVER/CntM_Cnt[3]_i_1_n_0          | RST_IBUF                |                1 |              4 |
|  CLK_IBUF_BUFG | U_RECEIVER/PR_Cnt[4]_i_1_n_0            | RST_IBUF                |                2 |              6 |
|  CLK_IBUF_BUFG | U_RECEIVER/dato_rx[7]_i_1_n_0           | RST_IBUF                |                2 |              8 |
|  CLK_IBUF_BUFG | U_RECEIVER/DATO_RX_OK                   |                         |                2 |              8 |
|  CLK_IBUF_BUFG |                                         |                         |                4 |             11 |
|  CLK_IBUF_BUFG |                                         | RST_IBUF                |                5 |             11 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_ENTER/cnt                   | U_DEBOUNCER_ENTER/clear |                3 |             12 |
|  CLK_IBUF_BUFG | U_RECEIVER/PR_FC_reg_n_0                | RST_IBUF                |                4 |             15 |
|  CLK_IBUF_BUFG | U_RECEIVER/RDB_Out[10]_i_1_n_0          | RST_IBUF                |                6 |             15 |
|  CLK_IBUF_BUFG | U_DEBOUNCER_ENTER/aux_reg[23]__0        | RST_IBUF                |                5 |             23 |
|  CLK_IBUF_BUFG | U_RGB_CONTROLLER/R[7]_i_1_n_0           | RST_IBUF                |                6 |             24 |
|  CLK_IBUF_BUFG | U_RGB_CONTROLLER/shifter_in[23]_i_1_n_0 | RST_IBUF                |                8 |             24 |
|  CLK_IBUF_BUFG | U_RGB_CONTROLLER/aux[1]_i_1_n_0         |                         |                7 |             26 |
+----------------+-----------------------------------------+-------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     1 |
| 6      |                     1 |
| 8      |                     2 |
| 11     |                     2 |
| 12     |                     1 |
| 15     |                     2 |
| 16+    |                     4 |
+--------+-----------------------+


