Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Apr  3 18:49:51 2024
| Host         : DESKTOP-U9NB2CD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file example_top_control_sets_placed.rpt
| Design       : example_top
| Device       : xc7a200t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   629 |
|    Minimum number of control sets                        |   584 |
|    Addition due to synthesis replication                 |    45 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1579 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   629 |
| >= 0 to < 4        |    39 |
| >= 4 to < 6        |   219 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     4 |
| >= 16              |   255 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           13494 |         2928 |
| No           | No                    | Yes                    |             196 |           55 |
| No           | Yes                   | No                     |            3852 |         1182 |
| Yes          | No                    | No                     |            3938 |         1072 |
| Yes          | No                    | Yes                    |              82 |           17 |
| Yes          | Yes                   | No                     |            1611 |          436 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                              |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                           | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                            | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                           |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                  |                1 |              2 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[3].wr_probe_out_reg                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                  |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_2_in                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                    |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                     |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                     |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out[2]_i_1_n_0                                                                                                                                            |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][4]_0[70]                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/E[0]                                                                                                                                                                                                     | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_WIDTH_INST/addr_count[3]_i_1__0_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[5].wr_probe_out_reg                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[25].wr_probe_out_reg                                                                                                                                                                   | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                         | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                               |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[2]_i_1_n_0                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                                    |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                            |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                               |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/mc_data_offset_2_ns[0]                                                                                                   |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/wrd_cntr_rst                                                                                                                                                                          |                3 |              4 |         1.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                  |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref[0] | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                         |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                       |                2 |              4 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |                3 |              4 |         1.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                             |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                              |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                3 |              5 |         1.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/short_dly_cntr[4]_i_1_n_0                                                                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                             |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                             |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                                                                       |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                                   |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                                   |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref[0] |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                      |                2 |              5 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                           |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                              |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[11].wr_probe_out[11]_i_1_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[14].wr_probe_out[14]_i_1_n_0                                                                                                                                          |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[8].wr_probe_out[8]_i_1_n_0                                                                                                                                            |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[9].wr_probe_out[9]_i_1_n_0                                                                                                                                            |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                   | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                  |                1 |              5 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/cmd_gen_csr[7]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                                                                 |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/gen_no_mirror.div_clk_loop[0].phy_address[7]_i_1_n_0                                                                       |                4 |              6 |         1.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                                          |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                         |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                                                              |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                    |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[4]_3[0]     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                  |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps[5]                                                                                               | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps0                                                                                |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_53_out                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps[11]                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps0                                                                                |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                          |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps[5]                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps0                                                                                |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                4 |              6 |         1.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                         |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_second_edge_taps[11]                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/dbg_cpt_first_edge_taps0                                                                                |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/addr_p1[4]                                                                                                                                                                        |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                           | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                   |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                           |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |                1 |              6 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                            |                2 |              6 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[5]_i_1_n_0                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                |                3 |              7 |         2.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                     |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                     |                2 |              7 |         3.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                         |                2 |              7 |         3.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                       |                2 |              7 |         3.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/cmd_wr_en_r                                                                                                                                                                                                              | u_axi4_tg_inst/traffic_gen_inst/blen_gen_inst/tg_state_reg[7]                                                                                                                                                                           |                1 |              7 |         7.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                           |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                       |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                             |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                             |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/rdata_sig_vld                                                                                                                                                                                          | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/wrd_cntr_rst                                                                                                                                                                          |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/blen_cntr[7]_i_2_n_0                                                                                                                                                                                                     | u_axi4_tg_inst/traffic_gen_inst/blen_cntr[7]_i_1__0_n_0                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                        |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/wr_len_cntr0                                                                                                                                                                                                            | u_axi4_tg_inst/axi4_wrapper_inst/wstate_reg[0]_0[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads03_out                                                                                                          |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0             | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/blen_cntr0                                                                                                                                                                                                              | u_axi4_tg_inst/axi4_wrapper_inst/wstate_reg[0]_0[0]                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                    | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                           | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                4 |              8 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/dbg_rd_sts_vld_reg_n_0                                                                                                                                                                                                   | u_axi4_tg_inst/axi4_wrapper_inst/aresetn_reg                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/dbg_wr_sts_vld_reg_n_0                                                                                                                                                                                                   | u_axi4_tg_inst/axi4_wrapper_inst/aresetn_reg                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/wdata_sig_vld                                                                                                                                                                                                            | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/wrd_cntr_rst                                                                                                                                                                          |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                             |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                     |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/po_rst_cntr[8]_i_1_n_0                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                3 |              9 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/offset_cntr[8]_i_1_n_0                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |                3 |              9 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                               |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                               |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                  | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                                     |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                      |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                          |                3 |              9 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                     |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                     | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                 |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                     | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                                 |                2 |              9 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                            | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                               | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                            |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                        | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1_n_0                                                                                                                                             |                3 |             10 |         3.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                  | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[6]_i_1_n_0                                                                                                                                       |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/retry_cnt[19]_i_1_n_0                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/retry_cnt_reg0                                                                              |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/retry_cnt_reg045_out                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/retry_cnt_reg0                                                                              |                3 |             10 |         3.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[7].wr_probe_out_reg                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                               | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |                2 |             10 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/p_2_in                                                                                                                                                                                                                  | u_axi4_tg_inst/axi4_wrapper_inst/rd_wdog_cntr0                                                                                                                                                                                          |                3 |             11 |         3.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/wr_wdog_cntr0                                                                                                                                                                                                           | u_axi4_tg_inst/axi4_wrapper_inst/wr_wdog_cntr[10]_i_1_n_0                                                                                                                                                                               |                3 |             11 |         3.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                6 |             11 |         1.83 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref[0] | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                              |                3 |             11 |         3.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                       |                3 |             12 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                       |                3 |             12 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref[0] | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                     | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                         |                4 |             12 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                       | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |                6 |             12 |         2.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref[0] |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                         |                4 |             13 |         3.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/addr_count_reg0                                                                                                                                                                         |                3 |             13 |         4.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_phaselock_timer0                                                                                                                         | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                4 |             14 |         3.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/clk_ref[0] |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                |                4 |             15 |         3.75 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                                |                6 |             15 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_9                                                                                                                        |                2 |             15 |         7.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                             |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                    | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                              |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |                4 |             16 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                9 |             21 |         2.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                 | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |               14 |             24 |         1.71 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/dbg_win_chk[6]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/dbg_win_chk[7]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             24 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                      | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                                |                7 |             24 |         3.43 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                    |               12 |             25 |         2.08 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[131].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[130].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                                |               10 |             25 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[112].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[100].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[101].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[102].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[103].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[104].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[105].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[106].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[107].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[108].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[109].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[110].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[111].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[113].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[114].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[115].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[123].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[116].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[117].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[118].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[119].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[120].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[121].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[122].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[87].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[88].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[89].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[90].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[91].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[92].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[93].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[124].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[125].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[126].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[127].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[128].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[73].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[74].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[96].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[83].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[84].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[57].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[85].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[59].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[68].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[67].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[66].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[86].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[54].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[55].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[63].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             25 |         2.08 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[65].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[94].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[56].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[95].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[58].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[64].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[62].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[61].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[60].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                              | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                     |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[97].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[98].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[129].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[142].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[99].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               14 |             25 |         1.79 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[140].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[136].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[135].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[134].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[133].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             25 |         2.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[132].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[72].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                               |                4 |             26 |         6.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |                7 |             27 |         3.86 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             27 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             27 |         3.38 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                                |               12 |             27 |         2.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                                |               18 |             27 |         1.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             27 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/p_0_in6_in                                                                                                                                                                                                               | u_axi4_tg_inst/traffic_gen_inst/p_1_in_3                                                                                                                                                                                                |                7 |             28 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/cmd_gen_csr_reg[0]_0[0]                                                                                                                                                                                                  | u_axi4_tg_inst/axi4_wrapper_inst/aresetn_reg                                                                                                                                                                                            |                7 |             28 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                                |               11 |             28 |         2.55 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/curr_blen2_1                                                                                                                                                                                                             | u_axi4_tg_inst/traffic_gen_inst/p_1_in_3                                                                                                                                                                                                |                4 |             28 |         7.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/curr_blen1_0                                                                                                                                                                                                             | u_axi4_tg_inst/traffic_gen_inst/p_1_in_3                                                                                                                                                                                                |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                              |                7 |             30 |         4.29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/lfsr_q[32]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             30 |         3.33 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_axi4_tg_inst/axi4_wrapper_inst/aresetn_reg                                                                                                                                                                                            |               11 |             31 |         2.82 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |               11 |             31 |         2.82 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                6 |             31 |         5.17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                8 |             32 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/data_axi_wr.axi_wd_data[127]_i_1_n_0                                                                                                                                                                                    | u_axi4_tg_inst/axi4_wrapper_inst/wstate_reg[0]_0[0]                                                                                                                                                                                     |                5 |             32 |         6.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |               10 |             33 |         3.30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[80].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[82].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[70].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[71].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                        | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                                |                9 |             33 |         3.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[53].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[52].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             34 |         3.40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/dbg_win_chk[18]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/E[0]                                                                                                                                                                                                                     | u_axi4_tg_inst/axi4_wrapper_inst/aresetn_reg                                                                                                                                                                                            |                8 |             36 |         4.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_chk_win/dbg_win_chk[19]                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             36 |         4.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                                |               15 |             37 |         2.47 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/addr_gen_inst/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             43 |         3.91 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               15 |             47 |         3.13 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                                |               18 |             48 |         2.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                                |               17 |             48 |         2.82 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                                |               20 |             48 |         2.40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               15 |             49 |         3.27 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/SR[0]                                                                                                                                                                                   |               12 |             63 |         5.25 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                              |                                                                                                                                                                                                                                         |               10 |             64 |         6.40 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/dgen_en                                                                                                                                                                                                | u_axi4_tg_inst/traffic_gen_inst/data_gen_chk_inst/dgen_init                                                                                                                                                                             |               18 |             64 |         3.56 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r_reg[0][1][4]_0[70]                                                                                      |                                                                                                                                                                                                                                         |               11 |             64 |         5.82 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/probe_out1[4]                                                                                                                                      |               17 |             64 |         3.76 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                       |                                                                                                                                                                                                                                         |                9 |             64 |         7.11 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/wrdata_r10                                                                                                                                                                                                              | u_axi4_tg_inst/axi4_wrapper_inst/wstate_reg[0]_0[0]                                                                                                                                                                                     |               14 |             64 |         4.57 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[79].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               22 |             65 |         2.95 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[81].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               18 |             65 |         3.61 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                        |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             65 |         2.83 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               19 |             73 |         3.84 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[141].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             73 |         3.65 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               10 |             80 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               21 |             81 |         3.86 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_1                  |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                    |                                                                                                                                                                                                                                         |               12 |             92 |         7.67 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                              |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                              |                                                                                                                                                                                                                                         |               13 |            100 |         7.69 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                       |                                                                                                                                                                                                                                         |               24 |            103 |         4.29 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[78].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               31 |            113 |         3.65 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_data_en               |                                                                                                                                                                                                                                         |               33 |            128 |         3.88 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_axi4_tg_inst/axi4_wrapper_inst/data_axi_rd.rddata[127]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               47 |            128 |         2.72 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_axi_rvalid                                                                                                                                            |                                                                                                                                                                                                                                         |               27 |            128 |         4.74 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[77].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               38 |            129 |         3.39 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[139].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               33 |            129 |         3.91 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[138].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               32 |            129 |         4.03 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[137].mu_srl_reg/shift_en_o                                                                                                                                                            |                                                                                                                                                                                                                                         |               32 |            129 |         4.03 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[75].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               34 |            129 |         3.79 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/MU_SRL[76].mu_srl_reg/shift_en_o                                                                                                                                                             |                                                                                                                                                                                                                                         |               33 |            129 |         3.91 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                           |                                                                                                                                                                                                                                         |               39 |            144 |         3.69 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                              |                                                                                                                                                                                                                                         |               40 |            161 |         4.03 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/read_done_reg_rep__1_n_0                                                                                                                                                               |               49 |            164 |         3.35 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/read_done                                                                                                                                                                              |               53 |            164 |         3.09 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                  |               49 |            164 |         3.35 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                               |               47 |            164 |         3.49 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | u_mig_7series_0/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                    |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | CHIPSCOPE_INST.u_ila_ddr2_axi/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                  |              148 |            310 |         2.09 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | CHIPSCOPE_INST.u_vio_twm_ddrx/inst/DECODER_INST/Hold_probe_in_reg_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |              131 |            328 |         2.50 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          | u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                   |              379 |           1442 |         3.80 |
|  u_mig_7series_0/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |             2904 |          15076 |         5.19 |
+----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


