// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

// DATE "02/13/2023 15:11:58"

// 
// Device: Altera EP3C16F484C6 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module mdr_test (
	busMuxOut,
	mDataIn,
	read,
	clock,
	clear,
	enable,
	q);
input 	[31:0] busMuxOut;
input 	[31:0] mDataIn;
input 	read;
input 	clock;
input 	clear;
input 	enable;
output 	[31:0] q;

// Design Ports Information
// q[0]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[8]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[9]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[10]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[11]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[12]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[13]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[14]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[15]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[16]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[17]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[18]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[19]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[20]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[21]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[22]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[23]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[24]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[25]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[26]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[27]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[28]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[29]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[30]	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[31]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[0]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[0]	=>  Location: PIN_T1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clear	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[1]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[2]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[3]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[4]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[4]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[5]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[5]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[6]	=>  Location: PIN_T11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[6]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[7]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[7]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[8]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[8]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[9]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[9]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[10]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[10]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[11]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[11]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[12]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[12]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[13]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[13]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[14]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[14]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[15]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[15]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[16]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[16]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[17]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[17]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[18]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[18]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[19]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[19]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[20]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[20]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[21]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[21]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[22]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[22]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[23]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[23]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[24]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[24]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[25]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[25]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[26]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[26]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[27]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[27]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[28]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[28]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[29]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[29]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[30]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[30]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mDataIn[31]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// busMuxOut[31]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("mdr_test_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \q[8]~output_o ;
wire \q[9]~output_o ;
wire \q[10]~output_o ;
wire \q[11]~output_o ;
wire \q[12]~output_o ;
wire \q[13]~output_o ;
wire \q[14]~output_o ;
wire \q[15]~output_o ;
wire \q[16]~output_o ;
wire \q[17]~output_o ;
wire \q[18]~output_o ;
wire \q[19]~output_o ;
wire \q[20]~output_o ;
wire \q[21]~output_o ;
wire \q[22]~output_o ;
wire \q[23]~output_o ;
wire \q[24]~output_o ;
wire \q[25]~output_o ;
wire \q[26]~output_o ;
wire \q[27]~output_o ;
wire \q[28]~output_o ;
wire \q[29]~output_o ;
wire \q[30]~output_o ;
wire \q[31]~output_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \busMuxOut[0]~input_o ;
wire \mDataIn[0]~input_o ;
wire \read~input_o ;
wire \mdr_reg|q~0_combout ;
wire \clear~input_o ;
wire \enable~input_o ;
wire \mdr_reg|q[0]~1_combout ;
wire \busMuxOut[1]~input_o ;
wire \mDataIn[1]~input_o ;
wire \mdr_reg|q~2_combout ;
wire \mDataIn[2]~input_o ;
wire \busMuxOut[2]~input_o ;
wire \mdr_reg|q~3_combout ;
wire \mDataIn[3]~input_o ;
wire \busMuxOut[3]~input_o ;
wire \mdr_reg|q~4_combout ;
wire \mDataIn[4]~input_o ;
wire \busMuxOut[4]~input_o ;
wire \mdr_reg|q~5_combout ;
wire \mDataIn[5]~input_o ;
wire \busMuxOut[5]~input_o ;
wire \mdr_reg|q~6_combout ;
wire \mDataIn[6]~input_o ;
wire \busMuxOut[6]~input_o ;
wire \mdr_reg|q~7_combout ;
wire \busMuxOut[7]~input_o ;
wire \mDataIn[7]~input_o ;
wire \mdr_reg|q~8_combout ;
wire \busMuxOut[8]~input_o ;
wire \mDataIn[8]~input_o ;
wire \mdr_reg|q~9_combout ;
wire \mDataIn[9]~input_o ;
wire \busMuxOut[9]~input_o ;
wire \mdr_reg|q~10_combout ;
wire \busMuxOut[10]~input_o ;
wire \mDataIn[10]~input_o ;
wire \mdr_reg|q~11_combout ;
wire \mDataIn[11]~input_o ;
wire \busMuxOut[11]~input_o ;
wire \mdr_reg|q~12_combout ;
wire \busMuxOut[12]~input_o ;
wire \mDataIn[12]~input_o ;
wire \mdr_reg|q~13_combout ;
wire \busMuxOut[13]~input_o ;
wire \mDataIn[13]~input_o ;
wire \mdr_reg|q~14_combout ;
wire \busMuxOut[14]~input_o ;
wire \mDataIn[14]~input_o ;
wire \mdr_reg|q~15_combout ;
wire \busMuxOut[15]~input_o ;
wire \mDataIn[15]~input_o ;
wire \mdr_reg|q~16_combout ;
wire \busMuxOut[16]~input_o ;
wire \mDataIn[16]~input_o ;
wire \mdr_reg|q~17_combout ;
wire \busMuxOut[17]~input_o ;
wire \mDataIn[17]~input_o ;
wire \mdr_reg|q~18_combout ;
wire \mDataIn[18]~input_o ;
wire \busMuxOut[18]~input_o ;
wire \mdr_reg|q~19_combout ;
wire \busMuxOut[19]~input_o ;
wire \mDataIn[19]~input_o ;
wire \mdr_reg|q~20_combout ;
wire \mDataIn[20]~input_o ;
wire \busMuxOut[20]~input_o ;
wire \mdr_reg|q~21_combout ;
wire \mDataIn[21]~input_o ;
wire \busMuxOut[21]~input_o ;
wire \mdr_reg|q~22_combout ;
wire \busMuxOut[22]~input_o ;
wire \mDataIn[22]~input_o ;
wire \mdr_reg|q~23_combout ;
wire \mDataIn[23]~input_o ;
wire \busMuxOut[23]~input_o ;
wire \mdr_reg|q~24_combout ;
wire \mDataIn[24]~input_o ;
wire \busMuxOut[24]~input_o ;
wire \mdr_reg|q~25_combout ;
wire \busMuxOut[25]~input_o ;
wire \mDataIn[25]~input_o ;
wire \mdr_reg|q~26_combout ;
wire \busMuxOut[26]~input_o ;
wire \mDataIn[26]~input_o ;
wire \mdr_reg|q~27_combout ;
wire \mDataIn[27]~input_o ;
wire \busMuxOut[27]~input_o ;
wire \mdr_reg|q~28_combout ;
wire \busMuxOut[28]~input_o ;
wire \mDataIn[28]~input_o ;
wire \mdr_reg|q~29_combout ;
wire \busMuxOut[29]~input_o ;
wire \mDataIn[29]~input_o ;
wire \mdr_reg|q~30_combout ;
wire \busMuxOut[30]~input_o ;
wire \mDataIn[30]~input_o ;
wire \mdr_reg|q~31_combout ;
wire \busMuxOut[31]~input_o ;
wire \mDataIn[31]~input_o ;
wire \mdr_reg|q~32_combout ;
wire [31:0] \mdr_reg|q ;


// Location: IOOBUF_X9_Y0_N16
cycloneiii_io_obuf \q[0]~output (
	.i(\mdr_reg|q [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N23
cycloneiii_io_obuf \q[1]~output (
	.i(\mdr_reg|q [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneiii_io_obuf \q[2]~output (
	.i(\mdr_reg|q [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneiii_io_obuf \q[3]~output (
	.i(\mdr_reg|q [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N9
cycloneiii_io_obuf \q[4]~output (
	.i(\mdr_reg|q [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
cycloneiii_io_obuf \q[5]~output (
	.i(\mdr_reg|q [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneiii_io_obuf \q[6]~output (
	.i(\mdr_reg|q [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N23
cycloneiii_io_obuf \q[7]~output (
	.i(\mdr_reg|q [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N23
cycloneiii_io_obuf \q[8]~output (
	.i(\mdr_reg|q [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[8]~output .bus_hold = "false";
defparam \q[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
cycloneiii_io_obuf \q[9]~output (
	.i(\mdr_reg|q [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[9]~output .bus_hold = "false";
defparam \q[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y2_N2
cycloneiii_io_obuf \q[10]~output (
	.i(\mdr_reg|q [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[10]~output .bus_hold = "false";
defparam \q[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X21_Y0_N30
cycloneiii_io_obuf \q[11]~output (
	.i(\mdr_reg|q [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[11]~output .bus_hold = "false";
defparam \q[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneiii_io_obuf \q[12]~output (
	.i(\mdr_reg|q [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[12]~output .bus_hold = "false";
defparam \q[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneiii_io_obuf \q[13]~output (
	.i(\mdr_reg|q [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[13]~output .bus_hold = "false";
defparam \q[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneiii_io_obuf \q[14]~output (
	.i(\mdr_reg|q [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[14]~output .bus_hold = "false";
defparam \q[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N16
cycloneiii_io_obuf \q[15]~output (
	.i(\mdr_reg|q [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[15]~output .bus_hold = "false";
defparam \q[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cycloneiii_io_obuf \q[16]~output (
	.i(\mdr_reg|q [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[16]~output .bus_hold = "false";
defparam \q[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneiii_io_obuf \q[17]~output (
	.i(\mdr_reg|q [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[17]~output .bus_hold = "false";
defparam \q[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y29_N9
cycloneiii_io_obuf \q[18]~output (
	.i(\mdr_reg|q [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[18]~output .bus_hold = "false";
defparam \q[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneiii_io_obuf \q[19]~output (
	.i(\mdr_reg|q [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[19]~output .bus_hold = "false";
defparam \q[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
cycloneiii_io_obuf \q[20]~output (
	.i(\mdr_reg|q [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[20]~output .bus_hold = "false";
defparam \q[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneiii_io_obuf \q[21]~output (
	.i(\mdr_reg|q [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[21]~output .bus_hold = "false";
defparam \q[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneiii_io_obuf \q[22]~output (
	.i(\mdr_reg|q [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[22]~output .bus_hold = "false";
defparam \q[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneiii_io_obuf \q[23]~output (
	.i(\mdr_reg|q [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[23]~output .bus_hold = "false";
defparam \q[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneiii_io_obuf \q[24]~output (
	.i(\mdr_reg|q [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[24]~output .bus_hold = "false";
defparam \q[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneiii_io_obuf \q[25]~output (
	.i(\mdr_reg|q [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[25]~output .bus_hold = "false";
defparam \q[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cycloneiii_io_obuf \q[26]~output (
	.i(\mdr_reg|q [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[26]~output .bus_hold = "false";
defparam \q[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N9
cycloneiii_io_obuf \q[27]~output (
	.i(\mdr_reg|q [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[27]~output .bus_hold = "false";
defparam \q[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneiii_io_obuf \q[28]~output (
	.i(\mdr_reg|q [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[28]~output .bus_hold = "false";
defparam \q[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N16
cycloneiii_io_obuf \q[29]~output (
	.i(\mdr_reg|q [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[29]~output .bus_hold = "false";
defparam \q[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneiii_io_obuf \q[30]~output (
	.i(\mdr_reg|q [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[30]~output .bus_hold = "false";
defparam \q[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneiii_io_obuf \q[31]~output (
	.i(\mdr_reg|q [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[31]~output .bus_hold = "false";
defparam \q[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N1
cycloneiii_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneiii_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N22
cycloneiii_io_ibuf \busMuxOut[0]~input (
	.i(busMuxOut[0]),
	.ibar(gnd),
	.o(\busMuxOut[0]~input_o ));
// synopsys translate_off
defparam \busMuxOut[0]~input .bus_hold = "false";
defparam \busMuxOut[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y14_N15
cycloneiii_io_ibuf \mDataIn[0]~input (
	.i(mDataIn[0]),
	.ibar(gnd),
	.o(\mDataIn[0]~input_o ));
// synopsys translate_off
defparam \mDataIn[0]~input .bus_hold = "false";
defparam \mDataIn[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N22
cycloneiii_io_ibuf \read~input (
	.i(read),
	.ibar(gnd),
	.o(\read~input_o ));
// synopsys translate_off
defparam \read~input .bus_hold = "false";
defparam \read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N24
cycloneiii_lcell_comb \mdr_reg|q~0 (
// Equation(s):
// \mdr_reg|q~0_combout  = (\read~input_o  & ((\mDataIn[0]~input_o ))) # (!\read~input_o  & (\busMuxOut[0]~input_o ))

	.dataa(gnd),
	.datab(\busMuxOut[0]~input_o ),
	.datac(\mDataIn[0]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~0 .lut_mask = 16'hF0CC;
defparam \mdr_reg|q~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N8
cycloneiii_io_ibuf \clear~input (
	.i(clear),
	.ibar(gnd),
	.o(\clear~input_o ));
// synopsys translate_off
defparam \clear~input .bus_hold = "false";
defparam \clear~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N29
cycloneiii_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N20
cycloneiii_lcell_comb \mdr_reg|q[0]~1 (
// Equation(s):
// \mdr_reg|q[0]~1_combout  = (\enable~input_o ) # (\clear~input_o )

	.dataa(gnd),
	.datab(\enable~input_o ),
	.datac(\clear~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr_reg|q[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q[0]~1 .lut_mask = 16'hFCFC;
defparam \mdr_reg|q[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N25
dffeas \mdr_reg|q[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[0] .is_wysiwyg = "true";
defparam \mdr_reg|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N22
cycloneiii_io_ibuf \busMuxOut[1]~input (
	.i(busMuxOut[1]),
	.ibar(gnd),
	.o(\busMuxOut[1]~input_o ));
// synopsys translate_off
defparam \busMuxOut[1]~input .bus_hold = "false";
defparam \busMuxOut[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cycloneiii_io_ibuf \mDataIn[1]~input (
	.i(mDataIn[1]),
	.ibar(gnd),
	.o(\mDataIn[1]~input_o ));
// synopsys translate_off
defparam \mDataIn[1]~input .bus_hold = "false";
defparam \mDataIn[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N16
cycloneiii_lcell_comb \mdr_reg|q~2 (
// Equation(s):
// \mdr_reg|q~2_combout  = (\read~input_o  & ((\mDataIn[1]~input_o ))) # (!\read~input_o  & (\busMuxOut[1]~input_o ))

	.dataa(\busMuxOut[1]~input_o ),
	.datab(gnd),
	.datac(\mDataIn[1]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~2 .lut_mask = 16'hF0AA;
defparam \mdr_reg|q~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N17
dffeas \mdr_reg|q[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[1] .is_wysiwyg = "true";
defparam \mdr_reg|q[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N22
cycloneiii_io_ibuf \mDataIn[2]~input (
	.i(mDataIn[2]),
	.ibar(gnd),
	.o(\mDataIn[2]~input_o ));
// synopsys translate_off
defparam \mDataIn[2]~input .bus_hold = "false";
defparam \mDataIn[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N8
cycloneiii_io_ibuf \busMuxOut[2]~input (
	.i(busMuxOut[2]),
	.ibar(gnd),
	.o(\busMuxOut[2]~input_o ));
// synopsys translate_off
defparam \busMuxOut[2]~input .bus_hold = "false";
defparam \busMuxOut[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N26
cycloneiii_lcell_comb \mdr_reg|q~3 (
// Equation(s):
// \mdr_reg|q~3_combout  = (\read~input_o  & (\mDataIn[2]~input_o )) # (!\read~input_o  & ((\busMuxOut[2]~input_o )))

	.dataa(\read~input_o ),
	.datab(\mDataIn[2]~input_o ),
	.datac(gnd),
	.datad(\busMuxOut[2]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~3 .lut_mask = 16'hDD88;
defparam \mdr_reg|q~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N27
dffeas \mdr_reg|q[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[2] .is_wysiwyg = "true";
defparam \mdr_reg|q[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N8
cycloneiii_io_ibuf \mDataIn[3]~input (
	.i(mDataIn[3]),
	.ibar(gnd),
	.o(\mDataIn[3]~input_o ));
// synopsys translate_off
defparam \mDataIn[3]~input .bus_hold = "false";
defparam \mDataIn[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y13_N1
cycloneiii_io_ibuf \busMuxOut[3]~input (
	.i(busMuxOut[3]),
	.ibar(gnd),
	.o(\busMuxOut[3]~input_o ));
// synopsys translate_off
defparam \busMuxOut[3]~input .bus_hold = "false";
defparam \busMuxOut[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N24
cycloneiii_lcell_comb \mdr_reg|q~4 (
// Equation(s):
// \mdr_reg|q~4_combout  = (\read~input_o  & (\mDataIn[3]~input_o )) # (!\read~input_o  & ((\busMuxOut[3]~input_o )))

	.dataa(\mDataIn[3]~input_o ),
	.datab(gnd),
	.datac(\read~input_o ),
	.datad(\busMuxOut[3]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~4 .lut_mask = 16'hAFA0;
defparam \mdr_reg|q~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N25
dffeas \mdr_reg|q[3] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[3] .is_wysiwyg = "true";
defparam \mdr_reg|q[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N22
cycloneiii_io_ibuf \mDataIn[4]~input (
	.i(mDataIn[4]),
	.ibar(gnd),
	.o(\mDataIn[4]~input_o ));
// synopsys translate_off
defparam \mDataIn[4]~input .bus_hold = "false";
defparam \mDataIn[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N1
cycloneiii_io_ibuf \busMuxOut[4]~input (
	.i(busMuxOut[4]),
	.ibar(gnd),
	.o(\busMuxOut[4]~input_o ));
// synopsys translate_off
defparam \busMuxOut[4]~input .bus_hold = "false";
defparam \busMuxOut[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N2
cycloneiii_lcell_comb \mdr_reg|q~5 (
// Equation(s):
// \mdr_reg|q~5_combout  = (\read~input_o  & (\mDataIn[4]~input_o )) # (!\read~input_o  & ((\busMuxOut[4]~input_o )))

	.dataa(\mDataIn[4]~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[4]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~5 .lut_mask = 16'hAAF0;
defparam \mdr_reg|q~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N3
dffeas \mdr_reg|q[4] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[4] .is_wysiwyg = "true";
defparam \mdr_reg|q[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cycloneiii_io_ibuf \mDataIn[5]~input (
	.i(mDataIn[5]),
	.ibar(gnd),
	.o(\mDataIn[5]~input_o ));
// synopsys translate_off
defparam \mDataIn[5]~input .bus_hold = "false";
defparam \mDataIn[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneiii_io_ibuf \busMuxOut[5]~input (
	.i(busMuxOut[5]),
	.ibar(gnd),
	.o(\busMuxOut[5]~input_o ));
// synopsys translate_off
defparam \busMuxOut[5]~input .bus_hold = "false";
defparam \busMuxOut[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N28
cycloneiii_lcell_comb \mdr_reg|q~6 (
// Equation(s):
// \mdr_reg|q~6_combout  = (\read~input_o  & (\mDataIn[5]~input_o )) # (!\read~input_o  & ((\busMuxOut[5]~input_o )))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\mDataIn[5]~input_o ),
	.datad(\busMuxOut[5]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~6 .lut_mask = 16'hF5A0;
defparam \mdr_reg|q~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N29
dffeas \mdr_reg|q[5] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[5] .is_wysiwyg = "true";
defparam \mdr_reg|q[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneiii_io_ibuf \mDataIn[6]~input (
	.i(mDataIn[6]),
	.ibar(gnd),
	.o(\mDataIn[6]~input_o ));
// synopsys translate_off
defparam \mDataIn[6]~input .bus_hold = "false";
defparam \mDataIn[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N8
cycloneiii_io_ibuf \busMuxOut[6]~input (
	.i(busMuxOut[6]),
	.ibar(gnd),
	.o(\busMuxOut[6]~input_o ));
// synopsys translate_off
defparam \busMuxOut[6]~input .bus_hold = "false";
defparam \busMuxOut[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N22
cycloneiii_lcell_comb \mdr_reg|q~7 (
// Equation(s):
// \mdr_reg|q~7_combout  = (\read~input_o  & (\mDataIn[6]~input_o )) # (!\read~input_o  & ((\busMuxOut[6]~input_o )))

	.dataa(\read~input_o ),
	.datab(\mDataIn[6]~input_o ),
	.datac(\busMuxOut[6]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr_reg|q~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~7 .lut_mask = 16'hD8D8;
defparam \mdr_reg|q~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N23
dffeas \mdr_reg|q[6] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[6] .is_wysiwyg = "true";
defparam \mdr_reg|q[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N1
cycloneiii_io_ibuf \busMuxOut[7]~input (
	.i(busMuxOut[7]),
	.ibar(gnd),
	.o(\busMuxOut[7]~input_o ));
// synopsys translate_off
defparam \busMuxOut[7]~input .bus_hold = "false";
defparam \busMuxOut[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N15
cycloneiii_io_ibuf \mDataIn[7]~input (
	.i(mDataIn[7]),
	.ibar(gnd),
	.o(\mDataIn[7]~input_o ));
// synopsys translate_off
defparam \mDataIn[7]~input .bus_hold = "false";
defparam \mDataIn[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N28
cycloneiii_lcell_comb \mdr_reg|q~8 (
// Equation(s):
// \mdr_reg|q~8_combout  = (\read~input_o  & ((\mDataIn[7]~input_o ))) # (!\read~input_o  & (\busMuxOut[7]~input_o ))

	.dataa(\busMuxOut[7]~input_o ),
	.datab(gnd),
	.datac(\mDataIn[7]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~8 .lut_mask = 16'hF0AA;
defparam \mdr_reg|q~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N29
dffeas \mdr_reg|q[7] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[7] .is_wysiwyg = "true";
defparam \mdr_reg|q[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N1
cycloneiii_io_ibuf \busMuxOut[8]~input (
	.i(busMuxOut[8]),
	.ibar(gnd),
	.o(\busMuxOut[8]~input_o ));
// synopsys translate_off
defparam \busMuxOut[8]~input .bus_hold = "false";
defparam \busMuxOut[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cycloneiii_io_ibuf \mDataIn[8]~input (
	.i(mDataIn[8]),
	.ibar(gnd),
	.o(\mDataIn[8]~input_o ));
// synopsys translate_off
defparam \mDataIn[8]~input .bus_hold = "false";
defparam \mDataIn[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N0
cycloneiii_lcell_comb \mdr_reg|q~9 (
// Equation(s):
// \mdr_reg|q~9_combout  = (\read~input_o  & ((\mDataIn[8]~input_o ))) # (!\read~input_o  & (\busMuxOut[8]~input_o ))

	.dataa(\read~input_o ),
	.datab(\busMuxOut[8]~input_o ),
	.datac(\mDataIn[8]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr_reg|q~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~9 .lut_mask = 16'hE4E4;
defparam \mdr_reg|q~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N1
dffeas \mdr_reg|q[8] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[8] .is_wysiwyg = "true";
defparam \mdr_reg|q[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneiii_io_ibuf \mDataIn[9]~input (
	.i(mDataIn[9]),
	.ibar(gnd),
	.o(\mDataIn[9]~input_o ));
// synopsys translate_off
defparam \mDataIn[9]~input .bus_hold = "false";
defparam \mDataIn[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N15
cycloneiii_io_ibuf \busMuxOut[9]~input (
	.i(busMuxOut[9]),
	.ibar(gnd),
	.o(\busMuxOut[9]~input_o ));
// synopsys translate_off
defparam \busMuxOut[9]~input .bus_hold = "false";
defparam \busMuxOut[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N30
cycloneiii_lcell_comb \mdr_reg|q~10 (
// Equation(s):
// \mdr_reg|q~10_combout  = (\read~input_o  & (\mDataIn[9]~input_o )) # (!\read~input_o  & ((\busMuxOut[9]~input_o )))

	.dataa(gnd),
	.datab(\mDataIn[9]~input_o ),
	.datac(\busMuxOut[9]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~10 .lut_mask = 16'hCCF0;
defparam \mdr_reg|q~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N31
dffeas \mdr_reg|q[9] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[9] .is_wysiwyg = "true";
defparam \mdr_reg|q[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cycloneiii_io_ibuf \busMuxOut[10]~input (
	.i(busMuxOut[10]),
	.ibar(gnd),
	.o(\busMuxOut[10]~input_o ));
// synopsys translate_off
defparam \busMuxOut[10]~input .bus_hold = "false";
defparam \busMuxOut[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N8
cycloneiii_io_ibuf \mDataIn[10]~input (
	.i(mDataIn[10]),
	.ibar(gnd),
	.o(\mDataIn[10]~input_o ));
// synopsys translate_off
defparam \mDataIn[10]~input .bus_hold = "false";
defparam \mDataIn[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N24
cycloneiii_lcell_comb \mdr_reg|q~11 (
// Equation(s):
// \mdr_reg|q~11_combout  = (\read~input_o  & ((\mDataIn[10]~input_o ))) # (!\read~input_o  & (\busMuxOut[10]~input_o ))

	.dataa(gnd),
	.datab(\busMuxOut[10]~input_o ),
	.datac(\mDataIn[10]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~11 .lut_mask = 16'hF0CC;
defparam \mdr_reg|q~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N25
dffeas \mdr_reg|q[10] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[10] .is_wysiwyg = "true";
defparam \mdr_reg|q[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N8
cycloneiii_io_ibuf \mDataIn[11]~input (
	.i(mDataIn[11]),
	.ibar(gnd),
	.o(\mDataIn[11]~input_o ));
// synopsys translate_off
defparam \mDataIn[11]~input .bus_hold = "false";
defparam \mDataIn[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N29
cycloneiii_io_ibuf \busMuxOut[11]~input (
	.i(busMuxOut[11]),
	.ibar(gnd),
	.o(\busMuxOut[11]~input_o ));
// synopsys translate_off
defparam \busMuxOut[11]~input .bus_hold = "false";
defparam \busMuxOut[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N18
cycloneiii_lcell_comb \mdr_reg|q~12 (
// Equation(s):
// \mdr_reg|q~12_combout  = (\read~input_o  & (\mDataIn[11]~input_o )) # (!\read~input_o  & ((\busMuxOut[11]~input_o )))

	.dataa(\read~input_o ),
	.datab(\mDataIn[11]~input_o ),
	.datac(gnd),
	.datad(\busMuxOut[11]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~12 .lut_mask = 16'hDD88;
defparam \mdr_reg|q~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N19
dffeas \mdr_reg|q[11] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[11] .is_wysiwyg = "true";
defparam \mdr_reg|q[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X7_Y0_N1
cycloneiii_io_ibuf \busMuxOut[12]~input (
	.i(busMuxOut[12]),
	.ibar(gnd),
	.o(\busMuxOut[12]~input_o ));
// synopsys translate_off
defparam \busMuxOut[12]~input .bus_hold = "false";
defparam \busMuxOut[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N22
cycloneiii_io_ibuf \mDataIn[12]~input (
	.i(mDataIn[12]),
	.ibar(gnd),
	.o(\mDataIn[12]~input_o ));
// synopsys translate_off
defparam \mDataIn[12]~input .bus_hold = "false";
defparam \mDataIn[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N4
cycloneiii_lcell_comb \mdr_reg|q~13 (
// Equation(s):
// \mdr_reg|q~13_combout  = (\read~input_o  & ((\mDataIn[12]~input_o ))) # (!\read~input_o  & (\busMuxOut[12]~input_o ))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[12]~input_o ),
	.datad(\mDataIn[12]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~13 .lut_mask = 16'hFA50;
defparam \mdr_reg|q~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N5
dffeas \mdr_reg|q[12] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[12] .is_wysiwyg = "true";
defparam \mdr_reg|q[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneiii_io_ibuf \busMuxOut[13]~input (
	.i(busMuxOut[13]),
	.ibar(gnd),
	.o(\busMuxOut[13]~input_o ));
// synopsys translate_off
defparam \busMuxOut[13]~input .bus_hold = "false";
defparam \busMuxOut[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N1
cycloneiii_io_ibuf \mDataIn[13]~input (
	.i(mDataIn[13]),
	.ibar(gnd),
	.o(\mDataIn[13]~input_o ));
// synopsys translate_off
defparam \mDataIn[13]~input .bus_hold = "false";
defparam \mDataIn[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N26
cycloneiii_lcell_comb \mdr_reg|q~14 (
// Equation(s):
// \mdr_reg|q~14_combout  = (\read~input_o  & ((\mDataIn[13]~input_o ))) # (!\read~input_o  & (\busMuxOut[13]~input_o ))

	.dataa(\busMuxOut[13]~input_o ),
	.datab(gnd),
	.datac(\mDataIn[13]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~14 .lut_mask = 16'hF0AA;
defparam \mdr_reg|q~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N27
dffeas \mdr_reg|q[13] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[13] .is_wysiwyg = "true";
defparam \mdr_reg|q[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N15
cycloneiii_io_ibuf \busMuxOut[14]~input (
	.i(busMuxOut[14]),
	.ibar(gnd),
	.o(\busMuxOut[14]~input_o ));
// synopsys translate_off
defparam \busMuxOut[14]~input .bus_hold = "false";
defparam \busMuxOut[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N22
cycloneiii_io_ibuf \mDataIn[14]~input (
	.i(mDataIn[14]),
	.ibar(gnd),
	.o(\mDataIn[14]~input_o ));
// synopsys translate_off
defparam \mDataIn[14]~input .bus_hold = "false";
defparam \mDataIn[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N14
cycloneiii_lcell_comb \mdr_reg|q~15 (
// Equation(s):
// \mdr_reg|q~15_combout  = (\read~input_o  & ((\mDataIn[14]~input_o ))) # (!\read~input_o  & (\busMuxOut[14]~input_o ))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[14]~input_o ),
	.datad(\mDataIn[14]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~15 .lut_mask = 16'hFA50;
defparam \mdr_reg|q~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N15
dffeas \mdr_reg|q[14] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[14] .is_wysiwyg = "true";
defparam \mdr_reg|q[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N22
cycloneiii_io_ibuf \busMuxOut[15]~input (
	.i(busMuxOut[15]),
	.ibar(gnd),
	.o(\busMuxOut[15]~input_o ));
// synopsys translate_off
defparam \busMuxOut[15]~input .bus_hold = "false";
defparam \busMuxOut[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N1
cycloneiii_io_ibuf \mDataIn[15]~input (
	.i(mDataIn[15]),
	.ibar(gnd),
	.o(\mDataIn[15]~input_o ));
// synopsys translate_off
defparam \mDataIn[15]~input .bus_hold = "false";
defparam \mDataIn[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N10
cycloneiii_lcell_comb \mdr_reg|q~16 (
// Equation(s):
// \mdr_reg|q~16_combout  = (\read~input_o  & ((\mDataIn[15]~input_o ))) # (!\read~input_o  & (\busMuxOut[15]~input_o ))

	.dataa(\busMuxOut[15]~input_o ),
	.datab(gnd),
	.datac(\read~input_o ),
	.datad(\mDataIn[15]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~16_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~16 .lut_mask = 16'hFA0A;
defparam \mdr_reg|q~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N11
dffeas \mdr_reg|q[15] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[15] .is_wysiwyg = "true";
defparam \mdr_reg|q[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cycloneiii_io_ibuf \busMuxOut[16]~input (
	.i(busMuxOut[16]),
	.ibar(gnd),
	.o(\busMuxOut[16]~input_o ));
// synopsys translate_off
defparam \busMuxOut[16]~input .bus_hold = "false";
defparam \busMuxOut[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X23_Y0_N1
cycloneiii_io_ibuf \mDataIn[16]~input (
	.i(mDataIn[16]),
	.ibar(gnd),
	.o(\mDataIn[16]~input_o ));
// synopsys translate_off
defparam \mDataIn[16]~input .bus_hold = "false";
defparam \mDataIn[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N16
cycloneiii_lcell_comb \mdr_reg|q~17 (
// Equation(s):
// \mdr_reg|q~17_combout  = (\read~input_o  & ((\mDataIn[16]~input_o ))) # (!\read~input_o  & (\busMuxOut[16]~input_o ))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[16]~input_o ),
	.datad(\mDataIn[16]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~17_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~17 .lut_mask = 16'hFA50;
defparam \mdr_reg|q~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N17
dffeas \mdr_reg|q[16] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[16] .is_wysiwyg = "true";
defparam \mdr_reg|q[16] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N15
cycloneiii_io_ibuf \busMuxOut[17]~input (
	.i(busMuxOut[17]),
	.ibar(gnd),
	.o(\busMuxOut[17]~input_o ));
// synopsys translate_off
defparam \busMuxOut[17]~input .bus_hold = "false";
defparam \busMuxOut[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N15
cycloneiii_io_ibuf \mDataIn[17]~input (
	.i(mDataIn[17]),
	.ibar(gnd),
	.o(\mDataIn[17]~input_o ));
// synopsys translate_off
defparam \mDataIn[17]~input .bus_hold = "false";
defparam \mDataIn[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N4
cycloneiii_lcell_comb \mdr_reg|q~18 (
// Equation(s):
// \mdr_reg|q~18_combout  = (\read~input_o  & ((\mDataIn[17]~input_o ))) # (!\read~input_o  & (\busMuxOut[17]~input_o ))

	.dataa(gnd),
	.datab(\busMuxOut[17]~input_o ),
	.datac(\mDataIn[17]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~18_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~18 .lut_mask = 16'hF0CC;
defparam \mdr_reg|q~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N5
dffeas \mdr_reg|q[17] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[17] .is_wysiwyg = "true";
defparam \mdr_reg|q[17] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cycloneiii_io_ibuf \mDataIn[18]~input (
	.i(mDataIn[18]),
	.ibar(gnd),
	.o(\mDataIn[18]~input_o ));
// synopsys translate_off
defparam \mDataIn[18]~input .bus_hold = "false";
defparam \mDataIn[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y29_N8
cycloneiii_io_ibuf \busMuxOut[18]~input (
	.i(busMuxOut[18]),
	.ibar(gnd),
	.o(\busMuxOut[18]~input_o ));
// synopsys translate_off
defparam \busMuxOut[18]~input .bus_hold = "false";
defparam \busMuxOut[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N10
cycloneiii_lcell_comb \mdr_reg|q~19 (
// Equation(s):
// \mdr_reg|q~19_combout  = (\read~input_o  & (\mDataIn[18]~input_o )) # (!\read~input_o  & ((\busMuxOut[18]~input_o )))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\mDataIn[18]~input_o ),
	.datad(\busMuxOut[18]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~19_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~19 .lut_mask = 16'hF5A0;
defparam \mdr_reg|q~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N11
dffeas \mdr_reg|q[18] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[18] .is_wysiwyg = "true";
defparam \mdr_reg|q[18] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N1
cycloneiii_io_ibuf \busMuxOut[19]~input (
	.i(busMuxOut[19]),
	.ibar(gnd),
	.o(\busMuxOut[19]~input_o ));
// synopsys translate_off
defparam \busMuxOut[19]~input .bus_hold = "false";
defparam \busMuxOut[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N8
cycloneiii_io_ibuf \mDataIn[19]~input (
	.i(mDataIn[19]),
	.ibar(gnd),
	.o(\mDataIn[19]~input_o ));
// synopsys translate_off
defparam \mDataIn[19]~input .bus_hold = "false";
defparam \mDataIn[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N20
cycloneiii_lcell_comb \mdr_reg|q~20 (
// Equation(s):
// \mdr_reg|q~20_combout  = (\read~input_o  & ((\mDataIn[19]~input_o ))) # (!\read~input_o  & (\busMuxOut[19]~input_o ))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[19]~input_o ),
	.datad(\mDataIn[19]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~20_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~20 .lut_mask = 16'hFA50;
defparam \mdr_reg|q~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N21
dffeas \mdr_reg|q[19] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[19] .is_wysiwyg = "true";
defparam \mdr_reg|q[19] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N8
cycloneiii_io_ibuf \mDataIn[20]~input (
	.i(mDataIn[20]),
	.ibar(gnd),
	.o(\mDataIn[20]~input_o ));
// synopsys translate_off
defparam \mDataIn[20]~input .bus_hold = "false";
defparam \mDataIn[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N8
cycloneiii_io_ibuf \busMuxOut[20]~input (
	.i(busMuxOut[20]),
	.ibar(gnd),
	.o(\busMuxOut[20]~input_o ));
// synopsys translate_off
defparam \busMuxOut[20]~input .bus_hold = "false";
defparam \busMuxOut[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N14
cycloneiii_lcell_comb \mdr_reg|q~21 (
// Equation(s):
// \mdr_reg|q~21_combout  = (\read~input_o  & (\mDataIn[20]~input_o )) # (!\read~input_o  & ((\busMuxOut[20]~input_o )))

	.dataa(gnd),
	.datab(\mDataIn[20]~input_o ),
	.datac(\busMuxOut[20]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~21_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~21 .lut_mask = 16'hCCF0;
defparam \mdr_reg|q~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N15
dffeas \mdr_reg|q[20] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[20] .is_wysiwyg = "true";
defparam \mdr_reg|q[20] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N1
cycloneiii_io_ibuf \mDataIn[21]~input (
	.i(mDataIn[21]),
	.ibar(gnd),
	.o(\mDataIn[21]~input_o ));
// synopsys translate_off
defparam \mDataIn[21]~input .bus_hold = "false";
defparam \mDataIn[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y2_N8
cycloneiii_io_ibuf \busMuxOut[21]~input (
	.i(busMuxOut[21]),
	.ibar(gnd),
	.o(\busMuxOut[21]~input_o ));
// synopsys translate_off
defparam \busMuxOut[21]~input .bus_hold = "false";
defparam \busMuxOut[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N0
cycloneiii_lcell_comb \mdr_reg|q~22 (
// Equation(s):
// \mdr_reg|q~22_combout  = (\read~input_o  & (\mDataIn[21]~input_o )) # (!\read~input_o  & ((\busMuxOut[21]~input_o )))

	.dataa(\mDataIn[21]~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[21]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~22_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~22 .lut_mask = 16'hAAF0;
defparam \mdr_reg|q~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N1
dffeas \mdr_reg|q[21] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [21]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[21] .is_wysiwyg = "true";
defparam \mdr_reg|q[21] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N29
cycloneiii_io_ibuf \busMuxOut[22]~input (
	.i(busMuxOut[22]),
	.ibar(gnd),
	.o(\busMuxOut[22]~input_o ));
// synopsys translate_off
defparam \busMuxOut[22]~input .bus_hold = "false";
defparam \busMuxOut[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y3_N1
cycloneiii_io_ibuf \mDataIn[22]~input (
	.i(mDataIn[22]),
	.ibar(gnd),
	.o(\mDataIn[22]~input_o ));
// synopsys translate_off
defparam \mDataIn[22]~input .bus_hold = "false";
defparam \mDataIn[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N10
cycloneiii_lcell_comb \mdr_reg|q~23 (
// Equation(s):
// \mdr_reg|q~23_combout  = (\read~input_o  & ((\mDataIn[22]~input_o ))) # (!\read~input_o  & (\busMuxOut[22]~input_o ))

	.dataa(gnd),
	.datab(\busMuxOut[22]~input_o ),
	.datac(\mDataIn[22]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~23_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~23 .lut_mask = 16'hF0CC;
defparam \mdr_reg|q~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N11
dffeas \mdr_reg|q[22] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [22]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[22] .is_wysiwyg = "true";
defparam \mdr_reg|q[22] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N22
cycloneiii_io_ibuf \mDataIn[23]~input (
	.i(mDataIn[23]),
	.ibar(gnd),
	.o(\mDataIn[23]~input_o ));
// synopsys translate_off
defparam \mDataIn[23]~input .bus_hold = "false";
defparam \mDataIn[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y8_N22
cycloneiii_io_ibuf \busMuxOut[23]~input (
	.i(busMuxOut[23]),
	.ibar(gnd),
	.o(\busMuxOut[23]~input_o ));
// synopsys translate_off
defparam \busMuxOut[23]~input .bus_hold = "false";
defparam \busMuxOut[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N12
cycloneiii_lcell_comb \mdr_reg|q~24 (
// Equation(s):
// \mdr_reg|q~24_combout  = (\read~input_o  & (\mDataIn[23]~input_o )) # (!\read~input_o  & ((\busMuxOut[23]~input_o )))

	.dataa(gnd),
	.datab(\mDataIn[23]~input_o ),
	.datac(\busMuxOut[23]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~24_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~24 .lut_mask = 16'hCCF0;
defparam \mdr_reg|q~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N13
dffeas \mdr_reg|q[23] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[23] .is_wysiwyg = "true";
defparam \mdr_reg|q[23] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N15
cycloneiii_io_ibuf \mDataIn[24]~input (
	.i(mDataIn[24]),
	.ibar(gnd),
	.o(\mDataIn[24]~input_o ));
// synopsys translate_off
defparam \mDataIn[24]~input .bus_hold = "false";
defparam \mDataIn[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y10_N22
cycloneiii_io_ibuf \busMuxOut[24]~input (
	.i(busMuxOut[24]),
	.ibar(gnd),
	.o(\busMuxOut[24]~input_o ));
// synopsys translate_off
defparam \busMuxOut[24]~input .bus_hold = "false";
defparam \busMuxOut[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N12
cycloneiii_lcell_comb \mdr_reg|q~25 (
// Equation(s):
// \mdr_reg|q~25_combout  = (\read~input_o  & (\mDataIn[24]~input_o )) # (!\read~input_o  & ((\busMuxOut[24]~input_o )))

	.dataa(\mDataIn[24]~input_o ),
	.datab(\busMuxOut[24]~input_o ),
	.datac(\read~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr_reg|q~25_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~25 .lut_mask = 16'hACAC;
defparam \mdr_reg|q~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N13
dffeas \mdr_reg|q[24] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[24] .is_wysiwyg = "true";
defparam \mdr_reg|q[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N1
cycloneiii_io_ibuf \busMuxOut[25]~input (
	.i(busMuxOut[25]),
	.ibar(gnd),
	.o(\busMuxOut[25]~input_o ));
// synopsys translate_off
defparam \busMuxOut[25]~input .bus_hold = "false";
defparam \busMuxOut[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N15
cycloneiii_io_ibuf \mDataIn[25]~input (
	.i(mDataIn[25]),
	.ibar(gnd),
	.o(\mDataIn[25]~input_o ));
// synopsys translate_off
defparam \mDataIn[25]~input .bus_hold = "false";
defparam \mDataIn[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N22
cycloneiii_lcell_comb \mdr_reg|q~26 (
// Equation(s):
// \mdr_reg|q~26_combout  = (\read~input_o  & ((\mDataIn[25]~input_o ))) # (!\read~input_o  & (\busMuxOut[25]~input_o ))

	.dataa(\busMuxOut[25]~input_o ),
	.datab(\mDataIn[25]~input_o ),
	.datac(gnd),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~26_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~26 .lut_mask = 16'hCCAA;
defparam \mdr_reg|q~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N23
dffeas \mdr_reg|q[25] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[25] .is_wysiwyg = "true";
defparam \mdr_reg|q[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N15
cycloneiii_io_ibuf \busMuxOut[26]~input (
	.i(busMuxOut[26]),
	.ibar(gnd),
	.o(\busMuxOut[26]~input_o ));
// synopsys translate_off
defparam \busMuxOut[26]~input .bus_hold = "false";
defparam \busMuxOut[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N15
cycloneiii_io_ibuf \mDataIn[26]~input (
	.i(mDataIn[26]),
	.ibar(gnd),
	.o(\mDataIn[26]~input_o ));
// synopsys translate_off
defparam \mDataIn[26]~input .bus_hold = "false";
defparam \mDataIn[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N30
cycloneiii_lcell_comb \mdr_reg|q~27 (
// Equation(s):
// \mdr_reg|q~27_combout  = (\read~input_o  & ((\mDataIn[26]~input_o ))) # (!\read~input_o  & (\busMuxOut[26]~input_o ))

	.dataa(\read~input_o ),
	.datab(\busMuxOut[26]~input_o ),
	.datac(\mDataIn[26]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mdr_reg|q~27_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~27 .lut_mask = 16'hE4E4;
defparam \mdr_reg|q~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N31
dffeas \mdr_reg|q[26] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [26]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[26] .is_wysiwyg = "true";
defparam \mdr_reg|q[26] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N29
cycloneiii_io_ibuf \mDataIn[27]~input (
	.i(mDataIn[27]),
	.ibar(gnd),
	.o(\mDataIn[27]~input_o ));
// synopsys translate_off
defparam \mDataIn[27]~input .bus_hold = "false";
defparam \mDataIn[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N29
cycloneiii_io_ibuf \busMuxOut[27]~input (
	.i(busMuxOut[27]),
	.ibar(gnd),
	.o(\busMuxOut[27]~input_o ));
// synopsys translate_off
defparam \busMuxOut[27]~input .bus_hold = "false";
defparam \busMuxOut[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N8
cycloneiii_lcell_comb \mdr_reg|q~28 (
// Equation(s):
// \mdr_reg|q~28_combout  = (\read~input_o  & (\mDataIn[27]~input_o )) # (!\read~input_o  & ((\busMuxOut[27]~input_o )))

	.dataa(\read~input_o ),
	.datab(\mDataIn[27]~input_o ),
	.datac(gnd),
	.datad(\busMuxOut[27]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~28_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~28 .lut_mask = 16'hDD88;
defparam \mdr_reg|q~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N9
dffeas \mdr_reg|q[27] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [27]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[27] .is_wysiwyg = "true";
defparam \mdr_reg|q[27] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y6_N8
cycloneiii_io_ibuf \busMuxOut[28]~input (
	.i(busMuxOut[28]),
	.ibar(gnd),
	.o(\busMuxOut[28]~input_o ));
// synopsys translate_off
defparam \busMuxOut[28]~input .bus_hold = "false";
defparam \busMuxOut[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneiii_io_ibuf \mDataIn[28]~input (
	.i(mDataIn[28]),
	.ibar(gnd),
	.o(\mDataIn[28]~input_o ));
// synopsys translate_off
defparam \mDataIn[28]~input .bus_hold = "false";
defparam \mDataIn[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N8
cycloneiii_lcell_comb \mdr_reg|q~29 (
// Equation(s):
// \mdr_reg|q~29_combout  = (\read~input_o  & ((\mDataIn[28]~input_o ))) # (!\read~input_o  & (\busMuxOut[28]~input_o ))

	.dataa(gnd),
	.datab(\busMuxOut[28]~input_o ),
	.datac(\mDataIn[28]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~29_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~29 .lut_mask = 16'hF0CC;
defparam \mdr_reg|q~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N9
dffeas \mdr_reg|q[28] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[28] .is_wysiwyg = "true";
defparam \mdr_reg|q[28] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N1
cycloneiii_io_ibuf \busMuxOut[29]~input (
	.i(busMuxOut[29]),
	.ibar(gnd),
	.o(\busMuxOut[29]~input_o ));
// synopsys translate_off
defparam \busMuxOut[29]~input .bus_hold = "false";
defparam \busMuxOut[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y9_N8
cycloneiii_io_ibuf \mDataIn[29]~input (
	.i(mDataIn[29]),
	.ibar(gnd),
	.o(\mDataIn[29]~input_o ));
// synopsys translate_off
defparam \mDataIn[29]~input .bus_hold = "false";
defparam \mDataIn[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y9_N14
cycloneiii_lcell_comb \mdr_reg|q~30 (
// Equation(s):
// \mdr_reg|q~30_combout  = (\read~input_o  & ((\mDataIn[29]~input_o ))) # (!\read~input_o  & (\busMuxOut[29]~input_o ))

	.dataa(\busMuxOut[29]~input_o ),
	.datab(gnd),
	.datac(\read~input_o ),
	.datad(\mDataIn[29]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~30_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~30 .lut_mask = 16'hFA0A;
defparam \mdr_reg|q~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y9_N15
dffeas \mdr_reg|q[29] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[29] .is_wysiwyg = "true";
defparam \mdr_reg|q[29] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N15
cycloneiii_io_ibuf \busMuxOut[30]~input (
	.i(busMuxOut[30]),
	.ibar(gnd),
	.o(\busMuxOut[30]~input_o ));
// synopsys translate_off
defparam \busMuxOut[30]~input .bus_hold = "false";
defparam \busMuxOut[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneiii_io_ibuf \mDataIn[30]~input (
	.i(mDataIn[30]),
	.ibar(gnd),
	.o(\mDataIn[30]~input_o ));
// synopsys translate_off
defparam \mDataIn[30]~input .bus_hold = "false";
defparam \mDataIn[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X1_Y4_N18
cycloneiii_lcell_comb \mdr_reg|q~31 (
// Equation(s):
// \mdr_reg|q~31_combout  = (\read~input_o  & ((\mDataIn[30]~input_o ))) # (!\read~input_o  & (\busMuxOut[30]~input_o ))

	.dataa(\busMuxOut[30]~input_o ),
	.datab(gnd),
	.datac(\mDataIn[30]~input_o ),
	.datad(\read~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~31_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~31 .lut_mask = 16'hF0AA;
defparam \mdr_reg|q~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y4_N19
dffeas \mdr_reg|q[30] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[30] .is_wysiwyg = "true";
defparam \mdr_reg|q[30] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cycloneiii_io_ibuf \busMuxOut[31]~input (
	.i(busMuxOut[31]),
	.ibar(gnd),
	.o(\busMuxOut[31]~input_o ));
// synopsys translate_off
defparam \busMuxOut[31]~input .bus_hold = "false";
defparam \busMuxOut[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X19_Y0_N29
cycloneiii_io_ibuf \mDataIn[31]~input (
	.i(mDataIn[31]),
	.ibar(gnd),
	.o(\mDataIn[31]~input_o ));
// synopsys translate_off
defparam \mDataIn[31]~input .bus_hold = "false";
defparam \mDataIn[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N2
cycloneiii_lcell_comb \mdr_reg|q~32 (
// Equation(s):
// \mdr_reg|q~32_combout  = (\read~input_o  & ((\mDataIn[31]~input_o ))) # (!\read~input_o  & (\busMuxOut[31]~input_o ))

	.dataa(\read~input_o ),
	.datab(gnd),
	.datac(\busMuxOut[31]~input_o ),
	.datad(\mDataIn[31]~input_o ),
	.cin(gnd),
	.combout(\mdr_reg|q~32_combout ),
	.cout());
// synopsys translate_off
defparam \mdr_reg|q~32 .lut_mask = 16'hFA50;
defparam \mdr_reg|q~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N3
dffeas \mdr_reg|q[31] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\mdr_reg|q~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clear~input_o ),
	.sload(gnd),
	.ena(\mdr_reg|q[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mdr_reg|q [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mdr_reg|q[31] .is_wysiwyg = "true";
defparam \mdr_reg|q[31] .power_up = "low";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

assign q[8] = \q[8]~output_o ;

assign q[9] = \q[9]~output_o ;

assign q[10] = \q[10]~output_o ;

assign q[11] = \q[11]~output_o ;

assign q[12] = \q[12]~output_o ;

assign q[13] = \q[13]~output_o ;

assign q[14] = \q[14]~output_o ;

assign q[15] = \q[15]~output_o ;

assign q[16] = \q[16]~output_o ;

assign q[17] = \q[17]~output_o ;

assign q[18] = \q[18]~output_o ;

assign q[19] = \q[19]~output_o ;

assign q[20] = \q[20]~output_o ;

assign q[21] = \q[21]~output_o ;

assign q[22] = \q[22]~output_o ;

assign q[23] = \q[23]~output_o ;

assign q[24] = \q[24]~output_o ;

assign q[25] = \q[25]~output_o ;

assign q[26] = \q[26]~output_o ;

assign q[27] = \q[27]~output_o ;

assign q[28] = \q[28]~output_o ;

assign q[29] = \q[29]~output_o ;

assign q[30] = \q[30]~output_o ;

assign q[31] = \q[31]~output_o ;

endmodule
