// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fire2_expand1x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        matrix_e1x1_i_0_V_dout,
        matrix_e1x1_i_0_V_empty_n,
        matrix_e1x1_i_0_V_read,
        matrix_e1x1_i_1_V_dout,
        matrix_e1x1_i_1_V_empty_n,
        matrix_e1x1_i_1_V_read,
        matrix_e1x1_i_2_V_dout,
        matrix_e1x1_i_2_V_empty_n,
        matrix_e1x1_i_2_V_read,
        matrix_e1x1_i_3_V_dout,
        matrix_e1x1_i_3_V_empty_n,
        matrix_e1x1_i_3_V_read,
        matrix_e1x1_i_4_V_dout,
        matrix_e1x1_i_4_V_empty_n,
        matrix_e1x1_i_4_V_read,
        matrix_e1x1_i_5_V_dout,
        matrix_e1x1_i_5_V_empty_n,
        matrix_e1x1_i_5_V_read,
        matrix_e1x1_i_6_V_dout,
        matrix_e1x1_i_6_V_empty_n,
        matrix_e1x1_i_6_V_read,
        matrix_e1x1_i_7_V_dout,
        matrix_e1x1_i_7_V_empty_n,
        matrix_e1x1_i_7_V_read,
        matrix_e1x1_i_8_V_dout,
        matrix_e1x1_i_8_V_empty_n,
        matrix_e1x1_i_8_V_read,
        matrix_e1x1_i_9_V_dout,
        matrix_e1x1_i_9_V_empty_n,
        matrix_e1x1_i_9_V_read,
        matrix_e1x1_i_10_V_dout,
        matrix_e1x1_i_10_V_empty_n,
        matrix_e1x1_i_10_V_read,
        matrix_e1x1_i_11_V_dout,
        matrix_e1x1_i_11_V_empty_n,
        matrix_e1x1_i_11_V_read,
        matrix_e1x1_i_12_V_dout,
        matrix_e1x1_i_12_V_empty_n,
        matrix_e1x1_i_12_V_read,
        matrix_e1x1_i_13_V_dout,
        matrix_e1x1_i_13_V_empty_n,
        matrix_e1x1_i_13_V_read,
        matrix_e1x1_i_14_V_dout,
        matrix_e1x1_i_14_V_empty_n,
        matrix_e1x1_i_14_V_read,
        matrix_e1x1_i_15_V_dout,
        matrix_e1x1_i_15_V_empty_n,
        matrix_e1x1_i_15_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 4'b1;
parameter    ap_ST_st2_fsm_1 = 4'b10;
parameter    ap_ST_st3_fsm_2 = 4'b100;
parameter    ap_ST_st4_fsm_3 = 4'b1000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv4_D = 4'b1101;
parameter    ap_const_lv4_C = 4'b1100;
parameter    ap_const_lv4_B = 4'b1011;
parameter    ap_const_lv4_A = 4'b1010;
parameter    ap_const_lv4_9 = 4'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_37 = 6'b110111;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] matrix_e1x1_i_0_V_dout;
input   matrix_e1x1_i_0_V_empty_n;
output   matrix_e1x1_i_0_V_read;
input  [31:0] matrix_e1x1_i_1_V_dout;
input   matrix_e1x1_i_1_V_empty_n;
output   matrix_e1x1_i_1_V_read;
input  [31:0] matrix_e1x1_i_2_V_dout;
input   matrix_e1x1_i_2_V_empty_n;
output   matrix_e1x1_i_2_V_read;
input  [31:0] matrix_e1x1_i_3_V_dout;
input   matrix_e1x1_i_3_V_empty_n;
output   matrix_e1x1_i_3_V_read;
input  [31:0] matrix_e1x1_i_4_V_dout;
input   matrix_e1x1_i_4_V_empty_n;
output   matrix_e1x1_i_4_V_read;
input  [31:0] matrix_e1x1_i_5_V_dout;
input   matrix_e1x1_i_5_V_empty_n;
output   matrix_e1x1_i_5_V_read;
input  [31:0] matrix_e1x1_i_6_V_dout;
input   matrix_e1x1_i_6_V_empty_n;
output   matrix_e1x1_i_6_V_read;
input  [31:0] matrix_e1x1_i_7_V_dout;
input   matrix_e1x1_i_7_V_empty_n;
output   matrix_e1x1_i_7_V_read;
input  [31:0] matrix_e1x1_i_8_V_dout;
input   matrix_e1x1_i_8_V_empty_n;
output   matrix_e1x1_i_8_V_read;
input  [31:0] matrix_e1x1_i_9_V_dout;
input   matrix_e1x1_i_9_V_empty_n;
output   matrix_e1x1_i_9_V_read;
input  [31:0] matrix_e1x1_i_10_V_dout;
input   matrix_e1x1_i_10_V_empty_n;
output   matrix_e1x1_i_10_V_read;
input  [31:0] matrix_e1x1_i_11_V_dout;
input   matrix_e1x1_i_11_V_empty_n;
output   matrix_e1x1_i_11_V_read;
input  [31:0] matrix_e1x1_i_12_V_dout;
input   matrix_e1x1_i_12_V_empty_n;
output   matrix_e1x1_i_12_V_read;
input  [31:0] matrix_e1x1_i_13_V_dout;
input   matrix_e1x1_i_13_V_empty_n;
output   matrix_e1x1_i_13_V_read;
input  [31:0] matrix_e1x1_i_14_V_dout;
input   matrix_e1x1_i_14_V_empty_n;
output   matrix_e1x1_i_14_V_read;
input  [31:0] matrix_e1x1_i_15_V_dout;
input   matrix_e1x1_i_15_V_empty_n;
output   matrix_e1x1_i_15_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg matrix_e1x1_i_0_V_read;
reg matrix_e1x1_i_1_V_read;
reg matrix_e1x1_i_2_V_read;
reg matrix_e1x1_i_3_V_read;
reg matrix_e1x1_i_4_V_read;
reg matrix_e1x1_i_5_V_read;
reg matrix_e1x1_i_6_V_read;
reg matrix_e1x1_i_7_V_read;
reg matrix_e1x1_i_8_V_read;
reg matrix_e1x1_i_9_V_read;
reg matrix_e1x1_i_10_V_read;
reg matrix_e1x1_i_11_V_read;
reg matrix_e1x1_i_12_V_read;
reg matrix_e1x1_i_13_V_read;
reg matrix_e1x1_i_14_V_read;
reg matrix_e1x1_i_15_V_read;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm = 4'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_23;
wire   [5:0] r_1_fu_237_p2;
reg   [5:0] r_1_reg_274;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_bdd_101;
wire   [5:0] c_1_fu_249_p2;
reg   [5:0] c_1_reg_282;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_bdd_110;
wire   [4:0] d_4_fu_261_p2;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_bdd_119;
wire   [0:0] exitcond2_fu_255_p2;
wire   [3:0] tmp_122_fu_267_p1;
reg    ap_sig_bdd_247;
reg   [5:0] r_reg_198;
wire   [0:0] exitcond3_fu_243_p2;
reg    ap_sig_bdd_260;
reg   [5:0] c_reg_209;
wire   [0:0] exitcond4_fu_231_p2;
reg   [4:0] d_reg_220;
reg   [3:0] ap_NS_fsm;




always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond4_fu_231_p2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & ~ap_sig_bdd_247 & ~(exitcond2_fu_255_p2 == ap_const_lv1_0))) begin
        c_reg_209 <= c_1_reg_282;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & (ap_const_lv1_0 == exitcond4_fu_231_p2))) begin
        c_reg_209 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & ~ap_sig_bdd_247)) begin
        d_reg_220 <= d_4_fu_261_p2;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & (ap_const_lv1_0 == exitcond3_fu_243_p2))) begin
        d_reg_220 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_260)) begin
        r_reg_198 <= ap_const_lv6_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2) & ~(ap_const_lv1_0 == exitcond3_fu_243_p2))) begin
        r_reg_198 <= r_1_reg_274;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        c_1_reg_282 <= c_1_fu_249_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1)) begin
        r_1_reg_274 <= r_1_fu_237_p2;
    end
end

always @ (ap_done_reg or ap_sig_cseq_ST_st2_fsm_1 or exitcond4_fu_231_p2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond4_fu_231_p2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st2_fsm_1 or exitcond4_fu_231_p2) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st2_fsm_1) & ~(ap_const_lv1_0 == exitcond4_fu_231_p2))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_23) begin
    if (ap_sig_bdd_23) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_101) begin
    if (ap_sig_bdd_101) begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_110) begin
    if (ap_sig_bdd_110) begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = ap_const_logic_0;
    end
end

always @ (ap_sig_bdd_119) begin
    if (ap_sig_bdd_119) begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_0) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_0_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_0_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_A) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_10_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_10_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_B) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_11_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_11_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_C) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_12_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_12_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_D) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_13_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_13_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_E) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_14_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_14_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & ~(tmp_122_fu_267_p1 == ap_const_lv4_E) & ~(tmp_122_fu_267_p1 == ap_const_lv4_D) & ~(tmp_122_fu_267_p1 == ap_const_lv4_C) & ~(tmp_122_fu_267_p1 == ap_const_lv4_B) & ~(tmp_122_fu_267_p1 == ap_const_lv4_A) & ~(tmp_122_fu_267_p1 == ap_const_lv4_9) & ~(tmp_122_fu_267_p1 == ap_const_lv4_8) & ~(tmp_122_fu_267_p1 == ap_const_lv4_7) & ~(tmp_122_fu_267_p1 == ap_const_lv4_6) & ~(tmp_122_fu_267_p1 == ap_const_lv4_5) & ~(tmp_122_fu_267_p1 == ap_const_lv4_4) & ~(tmp_122_fu_267_p1 == ap_const_lv4_3) & ~(tmp_122_fu_267_p1 == ap_const_lv4_2) & ~(tmp_122_fu_267_p1 == ap_const_lv4_1) & ~(tmp_122_fu_267_p1 == ap_const_lv4_0) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_15_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_15_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_1) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_1_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_1_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_2) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_2_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_2_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_3) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_3_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_3_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_4) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_4_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_4_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_5) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_5_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_5_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_6) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_6_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_6_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_7) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_7_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_7_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_8) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_8_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_8_V_read = ap_const_logic_0;
    end
end

always @ (ap_sig_cseq_ST_st4_fsm_3 or exitcond2_fu_255_p2 or tmp_122_fu_267_p1 or ap_sig_bdd_247) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_st4_fsm_3) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_9) & ~ap_sig_bdd_247)) begin
        matrix_e1x1_i_9_V_read = ap_const_logic_1;
    end else begin
        matrix_e1x1_i_9_V_read = ap_const_logic_0;
    end
end
always @ (ap_CS_fsm or exitcond2_fu_255_p2 or ap_sig_bdd_247 or exitcond3_fu_243_p2 or ap_sig_bdd_260 or exitcond4_fu_231_p2) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_260) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : 
        begin
            if (~(ap_const_lv1_0 == exitcond4_fu_231_p2)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end
        end
        ap_ST_st3_fsm_2 : 
        begin
            if (~(ap_const_lv1_0 == exitcond3_fu_243_p2)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st4_fsm_3 : 
        begin
            if ((~ap_sig_bdd_247 & ~(exitcond2_fu_255_p2 == ap_const_lv1_0))) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if (((exitcond2_fu_255_p2 == ap_const_lv1_0) & ~ap_sig_bdd_247)) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end



always @ (ap_CS_fsm) begin
    ap_sig_bdd_101 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_110 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_2]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_119 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_3]);
end


always @ (ap_CS_fsm) begin
    ap_sig_bdd_23 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end


always @ (matrix_e1x1_i_0_V_empty_n or matrix_e1x1_i_1_V_empty_n or matrix_e1x1_i_2_V_empty_n or matrix_e1x1_i_3_V_empty_n or matrix_e1x1_i_4_V_empty_n or matrix_e1x1_i_5_V_empty_n or matrix_e1x1_i_6_V_empty_n or matrix_e1x1_i_7_V_empty_n or matrix_e1x1_i_8_V_empty_n or matrix_e1x1_i_9_V_empty_n or matrix_e1x1_i_10_V_empty_n or matrix_e1x1_i_11_V_empty_n or matrix_e1x1_i_12_V_empty_n or matrix_e1x1_i_13_V_empty_n or matrix_e1x1_i_14_V_empty_n or matrix_e1x1_i_15_V_empty_n or exitcond2_fu_255_p2 or tmp_122_fu_267_p1) begin
    ap_sig_bdd_247 = (((matrix_e1x1_i_14_V_empty_n == ap_const_logic_0) & (exitcond2_fu_255_p2 == ap_const_lv1_0) & (tmp_122_fu_267_p1 == ap_const_lv4_E)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_13_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_D)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_12_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_C)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_11_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_B)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_10_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_A)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_9_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_9)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_8_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_8)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_7_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_7)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_6_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_6)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_5_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_5)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_4_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_4)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_3_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_3)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_2_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_2)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_1_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_1)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_0_V_empty_n == ap_const_logic_0) & (tmp_122_fu_267_p1 == ap_const_lv4_0)) | ((exitcond2_fu_255_p2 == ap_const_lv1_0) & (matrix_e1x1_i_15_V_empty_n == ap_const_logic_0) & ~(tmp_122_fu_267_p1 == ap_const_lv4_E) & ~(tmp_122_fu_267_p1 == ap_const_lv4_D) & ~(tmp_122_fu_267_p1 == ap_const_lv4_C) & ~(tmp_122_fu_267_p1 == ap_const_lv4_B) & ~(tmp_122_fu_267_p1 == ap_const_lv4_A) & ~(tmp_122_fu_267_p1 == ap_const_lv4_9) & ~(tmp_122_fu_267_p1 == ap_const_lv4_8) & ~(tmp_122_fu_267_p1 == ap_const_lv4_7) & ~(tmp_122_fu_267_p1 == ap_const_lv4_6) & ~(tmp_122_fu_267_p1 == ap_const_lv4_5) & ~(tmp_122_fu_267_p1 == ap_const_lv4_4) & ~(tmp_122_fu_267_p1 == ap_const_lv4_3) & ~(tmp_122_fu_267_p1 == ap_const_lv4_2) & ~(tmp_122_fu_267_p1 == ap_const_lv4_1) & ~(tmp_122_fu_267_p1 == ap_const_lv4_0)));
end


always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_260 = ((ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

assign c_1_fu_249_p2 = (c_reg_209 + ap_const_lv6_1);

assign d_4_fu_261_p2 = (d_reg_220 + ap_const_lv5_1);

assign exitcond2_fu_255_p2 = (d_reg_220 == ap_const_lv5_10? 1'b1: 1'b0);

assign exitcond3_fu_243_p2 = (c_reg_209 == ap_const_lv6_37? 1'b1: 1'b0);

assign exitcond4_fu_231_p2 = (r_reg_198 == ap_const_lv6_37? 1'b1: 1'b0);

assign r_1_fu_237_p2 = (r_reg_198 + ap_const_lv6_1);

assign tmp_122_fu_267_p1 = d_reg_220[3:0];


endmodule //fire2_expand1x1

