<stg><name>toplevel</name>


<trans_list>

<trans id="365" from="1" to="2">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="2" to="3">
<condition id="92">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="2" to="9">
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="3" to="4">
<condition id="95">
<or_exp><and_exp><literal name="icmp1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="3" to="5">
<condition id="94">
<or_exp><and_exp><literal name="icmp1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="4" to="5">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="5" to="6">
<condition id="99">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="5" to="7">
<condition id="98">
<or_exp><and_exp><literal name="icmp2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="6" to="7">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="7" to="2">
<condition id="103">
<or_exp><and_exp><literal name="tmp_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="104">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="8" to="2">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="9" to="9">
<condition id="111">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="9" to="10">
<condition id="113">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="10" to="11">
<condition id="114">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="10" to="10">
<condition id="116">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="11" to="12">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="12" to="13">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="13" to="14">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="14" to="15">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="15" to="21">
<condition id="123">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="15" to="16">
<condition id="125">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="16" to="17">
<condition id="126">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="16" to="15">
<condition id="135">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="17" to="18">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="18" to="19">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="19" to="20">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="20" to="16">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="21" to="22">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="22" to="23">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %output_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str74, [1 x i8]* @p_str75, [1 x i8]* @p_str76, [1 x i8]* @p_str77)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %input_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str70, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_V_V), !map !84

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %output_V_V), !map !88

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @toplevel_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecIFCore(i32* %input_V_V, [1 x i8]* @p_str19, [11 x i8]* @p_str20, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecIFCore(i32* %output_V_V, [1 x i8]* @p_str19, [11 x i8]* @p_str20, [1 x i8]* @p_str19, i32 -1, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str21, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 0, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge1189

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge1189:0  %initial_length_V_load = phi i32 [ 0, %0 ], [ %tmp_33, %2 ], [ %initial_length_V_load4, %._crit_edge1188 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5">
<![CDATA[
._crit_edge1189:1  %i = phi i5 [ 0, %0 ], [ %i_1, %2 ], [ %i_1, %._crit_edge1188 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge1189:2  %exitcond1 = icmp eq i5 %i, -16

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge1189:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge1189:4  %i_1 = add i5 %i, 1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1189:5  br i1 %exitcond1, label %3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str22) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_V_4 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %input_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="32">
<![CDATA[
:2  %tmp_11 = trunc i32 %tmp_V_4 to i8

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp = icmp eq i8 %tmp_16, 0

]]></node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp, label %._crit_edge, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_V = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_2 = zext i32 %t_V to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %phitmp1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="phitmp1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %BLA_addr = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="BLA_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %phitmp1_trunc = zext i8 %phitmp1 to i32

]]></node>
<StgValue><ssdm name="phitmp1_trunc"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  store i32 %phitmp1_trunc, i32* %BLA_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_4 = add i32 %t_V, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  store i32 %tmp_4, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="icmp" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 1732584193, i32* @h0_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  store i32 -271733879, i32* @h1_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 -1732584194, i32* @h2_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 271733878, i32* @h3_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_1 = add i32 1, %initial_length_V_load

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="32">
<![CDATA[
:5  %tmp = trunc i32 %tmp_1 to i6

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:6  %tmp_9 = sub i6 -8, %tmp

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="6">
<![CDATA[
:7  %tmp_3 = zext i6 %tmp_9 to i32

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %t_V_2 = add i32 %tmp_3, %tmp_1

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_6 = add i32 %tmp_3, %initial_length_V_load

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge:0  %initial_length_V_load6 = phi i32 [ %tmp_4, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %initial_length_V_load, %1 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load6"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:1  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge:2  %icmp1 = icmp eq i8 %tmp_27, 0

]]></node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:3  br i1 %icmp1, label %._crit_edge1187, label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:0  %t_V_4 = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V_4"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:1  %tmp_8 = zext i32 %t_V_4 to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:2  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="phitmp2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:3  %BLA_addr_2 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="BLA_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:4  %phitmp2_trunc = zext i8 %phitmp2 to i32

]]></node>
<StgValue><ssdm name="phitmp2_trunc"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:5  store i32 %phitmp2_trunc, i32* %BLA_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:6  %tmp_s = add i32 %t_V_4, 1

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:7  store i32 %tmp_s, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63:8  br label %._crit_edge1187

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1187:0  %initial_length_V_load5 = phi i32 [ %tmp_s, %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit63 ], [ %initial_length_V_load6, %._crit_edge ]

]]></node>
<StgValue><ssdm name="initial_length_V_load5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1187:1  %tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1187:2  %icmp2 = icmp eq i8 %tmp_40, 0

]]></node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1187:3  br i1 %icmp2, label %._crit_edge1188, label %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="icmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp_V_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %t_V_5 = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V_5"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_25 = zext i32 %t_V_5 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %BLA_addr_12 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="BLA_addr_12"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %phitmp_trunc = zext i8 %phitmp to i32

]]></node>
<StgValue><ssdm name="phitmp_trunc"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  store i32 %phitmp_trunc, i32* %BLA_addr_12, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %tmp_26 = add i32 %t_V_5, 1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  store i32 %tmp_26, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  br label %._crit_edge1188

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="92" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge1188:0  %initial_length_V_load4 = phi i32 [ %tmp_26, %_ZrsILi33ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %initial_length_V_load5, %._crit_edge1187 ]

]]></node>
<StgValue><ssdm name="initial_length_V_load4"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge1188:1  %tmp_29 = icmp eq i8 %tmp_11, 0

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1188:2  br i1 %tmp_29, label %._crit_edge1189, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32">
<![CDATA[
:0  %t_V_7 = load i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name="t_V_7"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_32 = zext i32 %t_V_7 to i64

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %BLA_addr_13 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_32

]]></node>
<StgValue><ssdm name="BLA_addr_13"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="8">
<![CDATA[
:3  %rhs_V_13_cast8_trunc = zext i8 %tmp_11 to i32

]]></node>
<StgValue><ssdm name="rhs_V_13_cast8_trunc"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:4  store i32 %rhs_V_13_cast8_trunc, i32* %BLA_addr_13, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_33 = add i32 %t_V_7, 1

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %tmp_33, i32* @initial_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %._crit_edge1189

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge_in = phi i32 [ %initial_length_V_load, %3 ], [ %t_V_1, %5 ]

]]></node>
<StgValue><ssdm name="storemerge_in"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %t_V_1 = add i32 1, %storemerge_in

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="6" op_0_bw="32">
<![CDATA[
:2  %tmp_20 = trunc i32 %storemerge_in to i6

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond2 = icmp eq i6 %tmp_20, -9

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond2, label %6, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str23)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 300, i32 300, i32 300, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str23, i32 %tmp_5)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %t_V_2, i32* @new_length_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_7 = zext i32 %initial_length_V_load to i64

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %BLA_addr_1 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_7

]]></node>
<StgValue><ssdm name="BLA_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:3  store i32 128, i32* %BLA_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %storemerge1179_in = phi i32 [ %initial_length_V_load, %6 ], [ %t_V_3, %8 ]

]]></node>
<StgValue><ssdm name="storemerge1179_in"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %t_V_3 = add i32 %storemerge1179_in, 1

]]></node>
<StgValue><ssdm name="t_V_3"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_10 = icmp ult i32 %t_V_3, %t_V_2

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_10, label %8, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str24)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 448, i32 448, i32 448, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_13 = zext i32 %t_V_3 to i64

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %BLA_addr_3 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_13

]]></node>
<StgValue><ssdm name="BLA_addr_3"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:5  store i32 0, i32* %BLA_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:6  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str24, i32 %tmp_12)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="tmp_10" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:0  %tmp_14 = zext i32 %t_V_2 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="5" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:1  %tmp_39 = trunc i32 %initial_length_V_load to i5

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:2  %p_0107_0_i1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %tmp_39, i3 0)

]]></node>
<StgValue><ssdm name="p_0107_0_i1"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:3  %BLA_addr_4 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="BLA_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:4  %p_0107_0_i1_trunc = zext i8 %p_0107_0_i1 to i32

]]></node>
<StgValue><ssdm name="p_0107_0_i1_trunc"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:5  store i32 %p_0107_0_i1_trunc, i32* %BLA_addr_4, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="33" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:6  %lhs_V_1_cast = zext i32 %t_V_2 to i33

]]></node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:7  %r_V = add i33 1, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:8  %tmp_15 = zext i33 %r_V to i64

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:9  %phitmp_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 5, i32 12)

]]></node>
<StgValue><ssdm name="phitmp_i"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:10  %BLA_addr_5 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_15

]]></node>
<StgValue><ssdm name="BLA_addr_5"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:11  %phitmp_i_trunc = zext i8 %phitmp_i to i32

]]></node>
<StgValue><ssdm name="phitmp_i_trunc"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:12  store i32 %phitmp_i_trunc, i32* %BLA_addr_5, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:15  %phitmp148_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 13, i32 20)

]]></node>
<StgValue><ssdm name="phitmp148_i"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:21  %phitmp149_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %initial_length_V_load, i32 21, i32 28)

]]></node>
<StgValue><ssdm name="phitmp149_i"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="3" op_0_bw="3" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:27  %tmp_30 = call i3 @_ssdm_op_PartSelect.i3.i32.i32.i32(i32 %initial_length_V_load, i32 29, i32 31)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:13  %r_V_1 = add i33 2, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:14  %tmp_17 = zext i33 %r_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:16  %BLA_addr_6 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="BLA_addr_6"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:17  %phitmp148_i_trunc = zext i8 %phitmp148_i to i32

]]></node>
<StgValue><ssdm name="phitmp148_i_trunc"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:18  store i32 %phitmp148_i_trunc, i32* %BLA_addr_6, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:19  %r_V_2 = add i33 3, %lhs_V_1_cast

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:20  %tmp_18 = zext i33 %r_V_2 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:22  %BLA_addr_7 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="BLA_addr_7"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="32" op_0_bw="8">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:23  %phitmp149_i_trunc = zext i8 %phitmp149_i to i32

]]></node>
<StgValue><ssdm name="phitmp149_i_trunc"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:24  store i32 %phitmp149_i_trunc, i32* %BLA_addr_7, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="156" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:25  %tmp_19 = add i32 5, %tmp_6

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="64" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:26  %tmp_21 = zext i32 %tmp_19 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:28  %BLA_addr_8 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="BLA_addr_8"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="3">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:29  %p_0107_0_i_trunc = zext i3 %tmp_30 to i32

]]></node>
<StgValue><ssdm name="p_0107_0_i_trunc"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:30  store i32 %p_0107_0_i_trunc, i32* %BLA_addr_8, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="33" op_0_bw="32">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:31  %lhs_V_2_cast = zext i32 %tmp_19 to i33

]]></node>
<StgValue><ssdm name="lhs_V_2_cast"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:32  %r_V_3 = add i33 1, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:33  %tmp_22 = zext i33 %r_V_3 to i64

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:34  %BLA_addr_9 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_22

]]></node>
<StgValue><ssdm name="BLA_addr_9"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:35  store i32 0, i32* %BLA_addr_9, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:36  %r_V_4 = add i33 2, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:37  %tmp_23 = zext i33 %r_V_4 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:38  %BLA_addr_10 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="BLA_addr_10"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:39  store i32 0, i32* %BLA_addr_10, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:40  %r_V_5 = add i33 3, %lhs_V_2_cast

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="64" op_0_bw="33">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:41  %tmp_24 = zext i33 %r_V_5 to i64

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:42  %BLA_addr_11 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_24

]]></node>
<StgValue><ssdm name="BLA_addr_11"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:43  store i32 0, i32* %BLA_addr_11, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48:44  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="175" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %lhs_V_4 = phi i32 [ 271733878, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_37, %21 ]

]]></node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %lhs_V_3 = phi i32 [ -1732584194, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_36, %21 ]

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %lhs_V_2 = phi i32 [ -271733879, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_35, %21 ]

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %lhs_V_1 = phi i32 [ 1732584193, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_34, %21 ]

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %storemerge = phi i32 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit48 ], [ %tmp_38, %21 ]

]]></node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_28 = icmp ult i32 %storemerge, %t_V_2

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_28, label %10, label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str25) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str25)

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 100, i32 100, i32 100, [1 x i8]* @p_str19) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="197" bw="32" op_0_bw="32">
<![CDATA[
:3  %h0_V_load = load i32* @h0_V, align 4

]]></node>
<StgValue><ssdm name="h0_V_load"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %h0_V_load, i32* @a_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32">
<![CDATA[
:5  %h1_V_load = load i32* @h1_V, align 4

]]></node>
<StgValue><ssdm name="h1_V_load"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %h1_V_load, i32* @b_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="32">
<![CDATA[
:7  %h2_V_load = load i32* @h2_V, align 4

]]></node>
<StgValue><ssdm name="h2_V_load"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %h2_V_load, i32* @c_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32">
<![CDATA[
:9  %h3_V_load = load i32* @h3_V, align 4

]]></node>
<StgValue><ssdm name="h3_V_load"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  store i32 %h3_V_load, i32* @d_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="357" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  store i32 %storemerge, i32* @offset_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="8" op_0_bw="32">
<![CDATA[
:1  %tmp_41 = trunc i32 %lhs_V_1 to i8

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="359" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %p_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %p_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="361" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %p_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_1, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:5  %tmp_V = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_41, i8 %p_1, i8 %p_2, i8 %p_3)

]]></node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:6  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="201" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %t_V_6 = phi i7 [ 0, %10 ], [ %i_V, %20 ]

]]></node>
<StgValue><ssdm name="t_V_6"/></StgValue>
</operation>

<operation id="202" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="8" op_0_bw="7">
<![CDATA[
:1  %t_V_6_cast = zext i7 %t_V_6 to i8

]]></node>
<StgValue><ssdm name="t_V_6_cast"/></StgValue>
</operation>

<operation id="203" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %exitcond = icmp eq i7 %t_V_6, -64

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="204" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i_V = add i7 %t_V_6, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="206" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %21, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str26) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %tmp_57 = call i3 @_ssdm_op_PartSelect.i3.i7.i32.i32(i7 %t_V_6, i32 4, i32 6)

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp3 = icmp eq i3 %tmp_57, 0

]]></node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp3, label %13, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %tmp_59 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %t_V_6, i32 5, i32 6)

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp4 = icmp eq i2 %tmp_59, 0

]]></node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp4, label %15, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:0  %tmp_43 = icmp ult i7 %t_V_6, 48

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_43, label %17, label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32">
<![CDATA[
:0  %d_V_load_4 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_4"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %rhs_V_9 = xor i32 %d_V_load_4, -1

]]></node>
<StgValue><ssdm name="rhs_V_9"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="32" op_0_bw="32">
<![CDATA[
:2  %lhs_V_12 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="lhs_V_12"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %r_V_28 = or i32 %lhs_V_12, %rhs_V_9

]]></node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="32" op_0_bw="32">
<![CDATA[
:4  %lhs_V_13 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="lhs_V_13"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %r_V_14 = xor i32 %lhs_V_13, %r_V_28

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %r_V_14, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="9" op_0_bw="7">
<![CDATA[
:7  %tmp_52_cast = zext i7 %t_V_6 to i9

]]></node>
<StgValue><ssdm name="tmp_52_cast"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="234" bw="6" op_0_bw="7">
<![CDATA[
:8  %tmp_63 = trunc i7 %t_V_6 to i6

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
:9  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_63, i3 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="236" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_46 = sub i9 %p_shl2, %tmp_52_cast

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32">
<![CDATA[
:0  %lhs_V_11 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="lhs_V_11"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="32" op_0_bw="32">
<![CDATA[
:1  %rhs_V_7 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="32" op_0_bw="32">
<![CDATA[
:2  %rhs_V_8 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V_8"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp2 = xor i32 %lhs_V_11, %rhs_V_8

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %r_V_12 = xor i32 %tmp2, %rhs_V_7

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %r_V_12, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="6" op_0_bw="7">
<![CDATA[
:6  %tmp_62 = trunc i7 %t_V_6 to i6

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:7  %p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %tmp_62, i2 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %tmp_44 = sub i8 %p_shl1, %t_V_6_cast

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_45 = add i8 5, %tmp_44

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="9" op_0_bw="8">
<![CDATA[
:10  %tmp_51_cast = zext i8 %tmp_45 to i9

]]></node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="32">
<![CDATA[
:0  %lhs_V_8 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="32">
<![CDATA[
:1  %rhs_V_4 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_26 = and i32 %rhs_V_4, %lhs_V_8

]]></node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %lhs_V_9 = xor i32 %lhs_V_8, -1

]]></node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32">
<![CDATA[
:4  %rhs_V_5 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %r_V_27 = and i32 %rhs_V_5, %lhs_V_9

]]></node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_11 = or i32 %r_V_27, %r_V_26

]]></node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %r_V_11, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="6" op_0_bw="7">
<![CDATA[
:8  %tmp_60 = trunc i7 %t_V_6 to i6

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:9  %tmp_61 = shl i7 %t_V_6, 2

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="8" op_0_bw="7">
<![CDATA[
:10  %p_shl_cast = zext i7 %tmp_61 to i8

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %tmp1 = add i6 1, %tmp_60

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="8" op_0_bw="6">
<![CDATA[
:12  %tmp1_cast = zext i6 %tmp1 to i8

]]></node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %tmp_42 = add i8 %tmp1_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="266" bw="9" op_0_bw="8">
<![CDATA[
:14  %tmp_47_cast = zext i8 %tmp_42 to i9

]]></node>
<StgValue><ssdm name="tmp_47_cast"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
<literal name="icmp4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="269" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9">
<![CDATA[
:0  %storemerge1182_in = phi i9 [ %tmp_47_cast, %15 ], [ %tmp_46, %18 ], [ %tmp_51_cast, %17 ]

]]></node>
<StgValue><ssdm name="storemerge1182_in"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="4" op_0_bw="9">
<![CDATA[
:1  %r_V_15 = trunc i9 %storemerge1182_in to i4

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="32" op_0_bw="32">
<![CDATA[
:0  %lhs_V_5 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="32" op_0_bw="32">
<![CDATA[
:1  %rhs_V = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %r_V_24 = and i32 %rhs_V, %lhs_V_5

]]></node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %lhs_V_6 = xor i32 %lhs_V_5, -1

]]></node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="32" op_0_bw="32">
<![CDATA[
:4  %rhs_V_2 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %r_V_25 = and i32 %rhs_V_2, %lhs_V_6

]]></node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %r_V_8 = or i32 %r_V_25, %r_V_24

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="266" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  store i32 %r_V_8, i32* @f_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="4" op_0_bw="7">
<![CDATA[
:8  %tmp_58 = trunc i7 %t_V_6 to i4

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="268" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="icmp3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %storemerge2 = phi i4 [ %r_V_15, %19 ], [ %tmp_58, %13 ]

]]></node>
<StgValue><ssdm name="storemerge2"/></StgValue>
</operation>

<operation id="270" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="285" bw="32" op_0_bw="4">
<![CDATA[
:1  %storemerge2_cast = zext i4 %storemerge2 to i32

]]></node>
<StgValue><ssdm name="storemerge2_cast"/></StgValue>
</operation>

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %storemerge2_cast, i32* @g_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="9" op_0_bw="7">
<![CDATA[
:11  %tmp_47_cast1 = zext i7 %t_V_6 to i9

]]></node>
<StgValue><ssdm name="tmp_47_cast1"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:12  %addr = add i9 -192, %tmp_47_cast1

]]></node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="64" op_0_bw="9">
<![CDATA[
:13  %addr_cast = zext i9 %addr to i64

]]></node>
<StgValue><ssdm name="addr_cast"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %BLA_addr_14 = getelementptr [448 x i32]* @BLA, i64 0, i64 %addr_cast

]]></node>
<StgValue><ssdm name="BLA_addr_14"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="9">
<![CDATA[
:15  %BLA_load = load i32* %BLA_addr_14, align 4

]]></node>
<StgValue><ssdm name="BLA_load"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %tmp_48 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %storemerge, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
:17  %tmp_49 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %tmp_48, i4 %storemerge2)

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="302" bw="64" op_0_bw="32">
<![CDATA[
:18  %tmp_50 = zext i32 %tmp_49 to i64

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %BLA_addr_15 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_50

]]></node>
<StgValue><ssdm name="BLA_addr_15"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="9">
<![CDATA[
:20  %BLA_load_1 = load i32* %BLA_addr_15, align 4

]]></node>
<StgValue><ssdm name="BLA_load_1"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="32">
<![CDATA[
:0  %a_V_load = load i32* @a_V, align 4

]]></node>
<StgValue><ssdm name="a_V_load"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_34 = add i32 %h0_V_load, %a_V_load

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_34, i32* @h0_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="32" op_0_bw="32">
<![CDATA[
:3  %b_V_load = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_35 = add i32 %h1_V_load, %b_V_load

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="346" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  store i32 %tmp_35, i32* @h1_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="32" op_0_bw="32">
<![CDATA[
:6  %c_V_load = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_36 = add i32 %h2_V_load, %c_V_load

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %tmp_36, i32* @h2_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32">
<![CDATA[
:9  %d_V_load = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_37 = add i32 %h3_V_load, %d_V_load

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 %tmp_37, i32* @h3_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str25, i32 %tmp_31)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="295" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_38 = add i32 %storemerge, 64

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="297" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="299" bw="32" op_0_bw="9">
<![CDATA[
:15  %BLA_load = load i32* %BLA_addr_14, align 4

]]></node>
<StgValue><ssdm name="BLA_load"/></StgValue>
</operation>

<operation id="298" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="304" bw="32" op_0_bw="9">
<![CDATA[
:20  %BLA_load_1 = load i32* %BLA_addr_15, align 4

]]></node>
<StgValue><ssdm name="BLA_load_1"/></StgValue>
</operation>

<operation id="299" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="305" bw="8" op_0_bw="32">
<![CDATA[
:21  %tmp_65 = trunc i32 %BLA_load_1 to i8

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="300" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="306" bw="33" op_0_bw="32">
<![CDATA[
:22  %lhs_V_14_cast = zext i32 %tmp_49 to i33

]]></node>
<StgValue><ssdm name="lhs_V_14_cast"/></StgValue>
</operation>

<operation id="301" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:23  %r_V_16 = add i33 1, %lhs_V_14_cast

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="302" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="64" op_0_bw="33">
<![CDATA[
:24  %tmp_51 = zext i33 %r_V_16 to i64

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="303" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="309" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %BLA_addr_16 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_51

]]></node>
<StgValue><ssdm name="BLA_addr_16"/></StgValue>
</operation>

<operation id="304" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="9">
<![CDATA[
:26  %BLA_load_2 = load i32* %BLA_addr_16, align 4

]]></node>
<StgValue><ssdm name="BLA_load_2"/></StgValue>
</operation>

<operation id="305" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="312" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:28  %r_V_17 = add i33 2, %lhs_V_14_cast

]]></node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="306" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="313" bw="64" op_0_bw="33">
<![CDATA[
:29  %tmp_52 = zext i33 %r_V_17 to i64

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="307" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="314" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %BLA_addr_17 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_52

]]></node>
<StgValue><ssdm name="BLA_addr_17"/></StgValue>
</operation>

<operation id="308" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="9">
<![CDATA[
:31  %BLA_load_3 = load i32* %BLA_addr_17, align 4

]]></node>
<StgValue><ssdm name="BLA_load_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="309" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="310" bw="32" op_0_bw="9">
<![CDATA[
:26  %BLA_load_2 = load i32* %BLA_addr_16, align 4

]]></node>
<StgValue><ssdm name="BLA_load_2"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="311" bw="8" op_0_bw="32">
<![CDATA[
:27  %tmp_66 = trunc i32 %BLA_load_2 to i8

]]></node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="315" bw="32" op_0_bw="9">
<![CDATA[
:31  %BLA_load_3 = load i32* %BLA_addr_17, align 4

]]></node>
<StgValue><ssdm name="BLA_load_3"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="316" bw="8" op_0_bw="32">
<![CDATA[
:32  %tmp_67 = trunc i32 %BLA_load_3 to i8

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="317" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:33  %r_V_18 = add i33 3, %lhs_V_14_cast

]]></node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="318" bw="64" op_0_bw="33">
<![CDATA[
:34  %tmp_53 = zext i33 %r_V_18 to i64

]]></node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="319" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %BLA_addr_18 = getelementptr [448 x i32]* @BLA, i64 0, i64 %tmp_53

]]></node>
<StgValue><ssdm name="BLA_addr_18"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="9">
<![CDATA[
:36  %BLA_load_4 = load i32* %BLA_addr_18, align 4

]]></node>
<StgValue><ssdm name="BLA_load_4"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="326" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
:42  %addr1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 3, i7 %t_V_6)

]]></node>
<StgValue><ssdm name="addr1"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="327" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %BLA_addr_19 = getelementptr [448 x i32]* @BLA, i64 0, i64 %addr1

]]></node>
<StgValue><ssdm name="BLA_addr_19"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="9">
<![CDATA[
:44  %BLA_load_5 = load i32* %BLA_addr_19, align 4

]]></node>
<StgValue><ssdm name="BLA_load_5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="293" bw="32" op_0_bw="32">
<![CDATA[
:9  %a_V_load_1 = load i32* @a_V, align 4

]]></node>
<StgValue><ssdm name="a_V_load_1"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="294" bw="32" op_0_bw="32">
<![CDATA[
:10  %f_V_load = load i32* @f_V, align 4

]]></node>
<StgValue><ssdm name="f_V_load"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="320" bw="32" op_0_bw="9">
<![CDATA[
:36  %BLA_load_4 = load i32* %BLA_addr_18, align 4

]]></node>
<StgValue><ssdm name="BLA_load_4"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="321" bw="8" op_0_bw="32">
<![CDATA[
:37  %tmp_68 = trunc i32 %BLA_load_4 to i8

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="322" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:38  %r_V_19 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_68, i8 %tmp_67, i8 %tmp_66, i8 %tmp_65)

]]></node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp4 = add i32 %a_V_load_1, %BLA_load

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp5 = add i32 %f_V_load, %r_V_19

]]></node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %this_assign_1 = add i32 %tmp5, %tmp4

]]></node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="328" bw="32" op_0_bw="9">
<![CDATA[
:44  %BLA_load_5 = load i32* %BLA_addr_19, align 4

]]></node>
<StgValue><ssdm name="BLA_load_5"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="329" bw="5" op_0_bw="32">
<![CDATA[
:45  %tmp_69 = trunc i32 %BLA_load_5 to i5

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="332" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:48  %r_V_30 = sub i5 0, %tmp_69

]]></node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="331" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="287" bw="32" op_0_bw="32">
<![CDATA[
:3  %d_V_load_5 = load i32* @d_V, align 4

]]></node>
<StgValue><ssdm name="d_V_load_5"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %d_V_load_5, i32* @temp_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="289" bw="32" op_0_bw="32">
<![CDATA[
:5  %c_V_load_5 = load i32* @c_V, align 4

]]></node>
<StgValue><ssdm name="c_V_load_5"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  store i32 %c_V_load_5, i32* @d_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="291" bw="32" op_0_bw="32">
<![CDATA[
:7  %b_V_load_5 = load i32* @b_V, align 4

]]></node>
<StgValue><ssdm name="b_V_load_5"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="292" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  store i32 %b_V_load_5, i32* @c_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="330" bw="32" op_0_bw="5">
<![CDATA[
:46  %this_assign_2 = zext i5 %tmp_69 to i32

]]></node>
<StgValue><ssdm name="this_assign_2"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %r_V_29 = shl i32 %this_assign_1, %this_assign_2

]]></node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="5">
<![CDATA[
:49  %tmp_40_i_cast = zext i5 %r_V_30 to i32

]]></node>
<StgValue><ssdm name="tmp_40_i_cast"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:50  %r_V_31 = lshr i32 %this_assign_1, %tmp_40_i_cast

]]></node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:51  %r_V_23 = or i32 %r_V_31, %r_V_29

]]></node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:52  %tmp_54 = add i32 %b_V_load_5, %r_V_23

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  store i32 %tmp_54, i32* @b_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="338" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  store i32 %d_V_load_5, i32* @a_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="339" bw="0" op_0_bw="0">
<![CDATA[
:55  br label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="364" bw="8" op_0_bw="32">
<![CDATA[
:7  %tmp_47 = trunc i32 %lhs_V_2 to i8

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="365" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8  %p_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="366" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %p_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="367" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %p_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_2, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="368" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:11  %tmp_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_47, i8 %p_5, i8 %p_6, i8 %p_4)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="370" bw="8" op_0_bw="32">
<![CDATA[
:13  %tmp_55 = trunc i32 %lhs_V_3 to i8

]]></node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="371" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %p_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="372" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %p_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="373" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:16  %p_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_3, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="374" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:17  %tmp_V_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_55, i8 %p_9, i8 %p_s, i8 %p_8)

]]></node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:18  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="376" bw="8" op_0_bw="32">
<![CDATA[
:19  %tmp_56 = trunc i32 %lhs_V_4 to i8

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="377" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %p_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 24, i32 31)

]]></node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="378" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %p_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 8, i32 15)

]]></node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="379" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22  %p_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %lhs_V_4, i32 16, i32 23)

]]></node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="380" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:23  %tmp_V_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %tmp_56, i8 %p_10, i8 %p_11, i8 %p_7)

]]></node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="381" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:24  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %output_V_V, i32 %tmp_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="382" bw="0">
<![CDATA[
:25  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
