* ******************************************************************************

* iCEcube Router

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 17:03:11

* File Generated:     Feb 5 2018 19:20:48

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : spi.SCLK_oldZ0
T_14_16_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g0_6
T_14_15_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : spi.un1_SPI_DONE_0_sqmuxa_1_0
T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : spi.RxdData_0_sqmuxa
T_14_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_4/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g3_6
T_13_15_wire_logic_cluster/lc_5/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_1/in_0

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_6/out
T_14_14_sp4_v_t_44
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g0_2
T_14_14_wire_logic_cluster/lc_1/cen

T_14_15_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_40
T_16_17_sp4_h_l_11
T_15_17_lc_trk_g1_3
T_15_17_wire_logic_cluster/lc_0/cen

T_14_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_7/in_1

T_14_15_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g3_6
T_13_15_wire_logic_cluster/lc_0/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_5/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g0_6
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : spi.SS_latchedZ0
T_14_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_1/in_0

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g1_4
T_14_16_wire_logic_cluster/lc_5/in_0

End 

Net : spi.SCLK_latchedZ0
T_15_16_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g3_2
T_14_15_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_6/in_3

End 

Net : spi.SPI_DONE_0_sqmuxa_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : spi.SPI_DONE_0_sqmuxa_2_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : spi.indexZ0Z_0
T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_0/in_0

T_14_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_0/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_3/in_1

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_7/in_0

End 

Net : spi.indexZ0Z_1
T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_14_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g0_7
T_15_16_wire_logic_cluster/lc_0/in_1

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_input_2_7
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : spi.indexZ0Z_2
T_15_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : spi.CO1_0_1_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : spi.un1_SPI_DONE_0_sqmuxa_1_0_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : spi.SPI_DONE_0_sqmuxa
T_14_16_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g0_1
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : spi.TxData_1_sqmuxa_i
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_sp4_h_l_3
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_4/cen

End 

Net : spi.RxdData_0_sqmuxa_cascade_
T_14_15_wire_logic_cluster/lc_6/ltout
T_14_15_wire_logic_cluster/lc_7/in_2

End 

Net : spi.SS_oldZ0
T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_2/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_1/in_3

End 

Net : LEDR_c
T_13_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_12_sp4_v_t_43
T_10_12_sp4_h_l_6
T_9_8_sp4_v_t_46
T_9_4_sp4_v_t_39
T_9_0_span4_vert_40
T_9_0_lc_trk_g0_0
T_9_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : spi.MOSI_latchedZ0
T_18_31_wire_io_cluster/io_0/D_IN_0
T_18_19_sp12_v_t_23
T_18_17_sp4_v_t_47
T_15_17_sp4_h_l_10
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_7/in_3

End 

Net : rx_1
T_15_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_36
T_15_12_sp4_v_t_44
T_14_14_lc_trk_g2_1
T_14_14_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_36
T_12_16_sp4_h_l_1
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_6/in_3

End 

Net : rx_0
T_15_17_wire_logic_cluster/lc_7/out
T_15_16_sp4_v_t_46
T_12_16_sp4_h_l_11
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_2/in_3

End 

Net : spi.un3_ss_old_cascade_
T_14_15_wire_logic_cluster/lc_1/ltout
T_14_15_wire_logic_cluster/lc_2/in_2

End 

Net : spi.TxDataZ0Z_1
T_13_15_wire_logic_cluster/lc_0/out
T_13_15_sp4_h_l_5
T_15_15_lc_trk_g2_0
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : txZ0Z_1
T_13_16_wire_logic_cluster/lc_6/out
T_13_15_lc_trk_g0_6
T_13_15_wire_logic_cluster/lc_0/in_0

End 

Net : txZ0Z_2
T_15_14_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : txZ0Z_3
T_15_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_5/in_0

End 

Net : txZ0Z_7
T_15_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_1/in_0

End 

Net : txZ0Z_5
T_15_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : spi.TxDataZ0Z_6
T_15_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : rx_4
T_14_14_wire_logic_cluster/lc_1/out
T_15_14_lc_trk_g0_1
T_15_14_wire_logic_cluster/lc_0/in_1

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_3/in_3

End 

Net : spi.TxDataZ0Z_2
T_15_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : spi.TxDataZ0Z_0
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : txZ0Z_4
T_15_14_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g0_0
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : txZ0Z_6
T_15_14_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g0_4
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : done
T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_5/cen

T_14_15_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_5/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/cen

T_14_15_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_wire_logic_cluster/lc_2/cen

End 

Net : spi.TxDataZ0Z_5
T_15_15_wire_logic_cluster/lc_0/out
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_6/in_3

End 

Net : spi.TxDataZ0Z_3
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_4/in_3

End 

Net : rx_5
T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_7/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_wire_logic_cluster/lc_5/in_3

End 

Net : rx_2
T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_5/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_6/in_3

End 

Net : spi.TxDataZ0Z_4
T_15_15_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g1_4
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : rx_7
T_14_14_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_7/in_3

End 

Net : rx_6
T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g2_7
T_14_14_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_4/in_3

End 

Net : rx_3
T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : LEDG_c
T_13_16_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_5/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_sp12_h_l_1
T_12_4_sp12_v_t_22
T_12_3_sp4_v_t_46
T_12_0_span4_vert_31
T_8_0_span4_horz_r_1
T_9_0_lc_trk_g0_5
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_12_30_wire_logic_cluster/lc_2/out
T_13_30_sp4_h_l_4
T_16_30_sp4_v_t_44
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : outclk_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_13_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_14_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_14_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_15_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_16_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_17_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_15_17_wire_logic_cluster/lc_3/clk

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_18_31_wire_io_cluster/io_1/inclk

End 

Net : mypll_inst.outclk
T_12_31_wire_io_cluster/io_1/D_IN_0
T_12_21_sp12_v_t_23
T_12_9_sp12_v_t_23
T_12_0_span12_vert_16
T_12_0_lc_trk_g1_0
T_12_0_wire_gbuf/in

End 

Net : SS_c
T_18_31_wire_io_cluster/io_1/D_IN_0
T_18_21_sp12_v_t_23
T_18_19_sp4_v_t_47
T_15_19_sp4_h_l_4
T_14_15_sp4_v_t_44
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_3

End 

Net : SCK_c
T_19_0_wire_io_cluster/io_1/D_IN_0
T_19_0_span4_vert_36
T_19_4_sp4_v_t_41
T_19_8_sp4_v_t_41
T_19_12_sp4_v_t_42
T_16_16_sp4_h_l_0
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : MISO_c
T_15_15_wire_logic_cluster/lc_1/out
T_15_12_sp12_v_t_22
T_15_24_sp12_v_t_22
T_15_27_sp4_v_t_42
T_15_31_span4_horz_r_1
T_16_31_lc_trk_g1_5
T_16_31_wire_io_cluster/io_0/D_OUT_0

End 

