#Start recording tcl command: 10/1/2024 10:52:34
#Project Location: F:/Gits/Challenge-154/src/PizzaFPGA; Project name: PizzaFPGA
prj_project open "F:/Gits/Challenge-154/src/PizzaFPGA/PizzaFPGA.ldf"
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task TimingSimFileVHD
prj_run Export -impl syn -task Jedecgen
prj_run Export -impl syn -task Bitgen
#Stop recording: 10/1/2024 11:58:24
