{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731268970114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731268970114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 10 15:02:50 2024 " "Processing started: Sun Nov 10 15:02:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731268970114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268970114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pianissimo -c Pianissimo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268970114 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731268970402 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731268970402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timecounter.v 3 3 " "Found 3 design units, including 3 entities, in source file timecounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 timeCounter " "Found entity 1: timeCounter" {  } { { "TimeCounter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/TimeCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975800 ""} { "Info" "ISGN_ENTITY_NAME" "2 upLoopCounter_29b " "Found entity 2: upLoopCounter_29b" {  } { { "TimeCounter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/TimeCounter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975800 ""} { "Info" "ISGN_ENTITY_NAME" "3 downCounter_9b " "Found entity 3: downCounter_9b" {  } { { "TimeCounter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/TimeCounter.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975800 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(83) " "Verilog HDL Expression warning at StateHandlers.v(83): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 83 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(84) " "Verilog HDL Expression warning at StateHandlers.v(84): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 84 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(85) " "Verilog HDL Expression warning at StateHandlers.v(85): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 85 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(86) " "Verilog HDL Expression warning at StateHandlers.v(86): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 86 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(87) " "Verilog HDL Expression warning at StateHandlers.v(87): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 87 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(88) " "Verilog HDL Expression warning at StateHandlers.v(88): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 88 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(89) " "Verilog HDL Expression warning at StateHandlers.v(89): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 89 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(90) " "Verilog HDL Expression warning at StateHandlers.v(90): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(131) " "Verilog HDL Expression warning at StateHandlers.v(131): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(132) " "Verilog HDL Expression warning at StateHandlers.v(132): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(133) " "Verilog HDL Expression warning at StateHandlers.v(133): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(134) " "Verilog HDL Expression warning at StateHandlers.v(134): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(135) " "Verilog HDL Expression warning at StateHandlers.v(135): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(136) " "Verilog HDL Expression warning at StateHandlers.v(136): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(137) " "Verilog HDL Expression warning at StateHandlers.v(137): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "4 StateHandlers.v(138) " "Verilog HDL Expression warning at StateHandlers.v(138): truncated literal to match 4 bits" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "doneDrawing DONEDRAWING StateHandlers.v(16) " "Verilog HDL Declaration information at StateHandlers.v(16): object \"doneDrawing\" differs only in case from object \"DONEDRAWING\" in the same scope" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731268975802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statehandlers.v 2 2 " "Found 2 design units, including 2 entities, in source file statehandlers.v" { { "Info" "ISGN_ENTITY_NAME" "1 startScreenHandler " "Found entity 1: startScreenHandler" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975803 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainStateHandler " "Found entity 2: mainStateHandler" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "startscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file startscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 StartScreen " "Found entity 1: StartScreen" {  } { { "StartScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StartScreen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianorom.v 1 1 " "Found 1 design units, including 1 entities, in source file pianorom.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoROM " "Found entity 1: PianoROM" {  } { { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975805 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PianissimoFinalProject.v(40) " "Verilog HDL information at PianissimoFinalProject.v(40): always construct contains both blocking and non-blocking assignments" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 40 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731268975807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianissimofinalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file pianissimofinalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianissimoFinalProject " "Found entity 1: PianissimoFinalProject" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notestorage.v 1 1 " "Found 1 design units, including 1 entities, in source file notestorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 NoteStorage " "Found entity 1: NoteStorage" {  } { { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drawtoscreen.v 2 2 " "Found 2 design units, including 2 entities, in source file drawtoscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 drawToScreen " "Found entity 1: drawToScreen" {  } { { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975810 ""} { "Info" "ISGN_ENTITY_NAME" "2 resetScreen " "Found entity 2: resetScreen" {  } { { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2_controller/PS2_Controller.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PS2_controller/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2_controller/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PS2_controller/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PS2_controller/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsms/masterfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsms/masterfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterFSM " "Found entity 1: MasterFSM" {  } { { "FSMs/MasterFSM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/FSMs/MasterFSM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PianissimoFinalProject " "Elaborating entity \"PianissimoFinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731268975878 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdAddress PianissimoFinalProject.v(91) " "Verilog HDL or VHDL warning at PianissimoFinalProject.v(91): object \"rdAddress\" assigned a value but never read" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "masterResetAddress PianissimoFinalProject.v(93) " "Verilog HDL warning at PianissimoFinalProject.v(93): object masterResetAddress used but never assigned" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 93 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plotWriteEnable PianissimoFinalProject.v(135) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(135): inferring latch(es) for variable \"plotWriteEnable\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour PianissimoFinalProject.v(135) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(135): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screenX PianissimoFinalProject.v(135) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(135): inferring latch(es) for variable \"screenX\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "screenY PianissimoFinalProject.v(135) " "Verilog HDL Always Construct warning at PianissimoFinalProject.v(135): inferring latch(es) for variable \"screenY\", which holds its previous value in one or more paths through the always construct" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "masterResetAddress 0 PianissimoFinalProject.v(93) " "Net \"masterResetAddress\" at PianissimoFinalProject.v(93) has no driver or initial value, using a default initial value '0'" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 93 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[0\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[0\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[1\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[1\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[2\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[2\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[3\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[3\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[4\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[4\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[5\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[5\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[6\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[6\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenY\[7\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenY\[7\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[0\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[0\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[1\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[1\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[2\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[2\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[3\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[3\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[4\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[4\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[5\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[5\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[6\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[6\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "screenX\[7\] PianissimoFinalProject.v(135) " "Inferred latch for \"screenX\[7\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[0\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975879 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[1\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[2\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[3\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[3\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[4\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[4\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[5\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[5\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[6\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[6\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[7\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[7\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[8\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[8\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[9\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[9\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[10\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[10\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[11\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[11\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[12\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[12\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[13\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[13\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[14\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[14\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[15\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[15\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[16\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[16\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[17\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[17\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[18\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[18\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[19\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[19\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[20\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[20\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[21\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[21\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[22\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[22\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[23\] PianissimoFinalProject.v(135) " "Inferred latch for \"colour\[23\]\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plotWriteEnable PianissimoFinalProject.v(135) " "Inferred latch for \"plotWriteEnable\" at PianissimoFinalProject.v(135)" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 "|PianissimoFinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:ps2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:ps2\"" {  } { { "PianissimoFinalProject.v" "ps2" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2_controller/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PS2_controller/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2_controller/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PS2_controller/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "PianissimoFinalProject.v" "VGA" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/StartScreen.mif " "Parameter \"init_file\" = \"./images/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268975915 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731268975915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fnn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fnn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fnn1 " "Found entity 1: altsyncram_fnn1" {  } { { "db/altsyncram_fnn1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_fnn1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fnn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated " "Elaborating entity \"altsyncram_fnn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268975986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268975986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_fnn1.tdf" "decode2" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_fnn1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268975986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268976015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268976015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_fnn1.tdf" "rden_decode_b" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_fnn1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268976045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268976045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|mux_5hb:mux3 " "Elaborating entity \"mux_5hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fnn1:auto_generated\|mux_5hb:mux3\"" {  } { { "db/altsyncram_fnn1.tdf" "mux3" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_fnn1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976069 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976070 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731268976070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268976100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268976100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/vga_adapter/vga_adapter.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "drawToScreen drawToScreen:drawScanner " "Elaborating entity \"drawToScreen\" for hierarchy \"drawToScreen:drawScanner\"" {  } { { "PianissimoFinalProject.v" "drawScanner" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawToScreen.v(15) " "Verilog HDL assignment warning at DrawToScreen.v(15): truncated value with size 32 to match size of target (8)" {  } { { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976106 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DrawToScreen.v(18) " "Verilog HDL assignment warning at DrawToScreen.v(18): truncated value with size 32 to match size of target (8)" {  } { { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976106 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 DrawToScreen.v(23) " "Verilog HDL assignment warning at DrawToScreen.v(23): truncated value with size 32 to match size of target (15)" {  } { { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976106 "|PianissimoFinalProject|drawToScreen:drawScanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resetScreen resetScreen:screenReseter " "Elaborating entity \"resetScreen\" for hierarchy \"resetScreen:screenReseter\"" {  } { { "PianissimoFinalProject.v" "screenReseter" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 DrawToScreen.v(47) " "Verilog HDL assignment warning at DrawToScreen.v(47): truncated value with size 32 to match size of target (13)" {  } { { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976107 "|PianissimoFinalProject|resetScreen:screenReseter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PianoROM resetScreen:screenReseter\|PianoROM:pianoImage " "Elaborating entity \"PianoROM\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\"" {  } { { "DrawToScreen.v" "pianoImage" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\"" {  } { { "PianoROM.v" "altsyncram_component" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\"" {  } { { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component " "Instantiated megafunction \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/Piano.mif " "Parameter \"init_file\" = \"./images/Piano.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4480 " "Parameter \"numwords_a\" = \"4480\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976114 ""}  } { { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731268976114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m7g1 " "Found entity 1: altsyncram_m7g1" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268976145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268976145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m7g1 resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated " "Elaborating entity \"altsyncram_m7g1\" for hierarchy \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterFSM MasterFSM:masterFSM " "Elaborating entity \"MasterFSM\" for hierarchy \"MasterFSM:masterFSM\"" {  } { { "PianissimoFinalProject.v" "masterFSM" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976148 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "MasterFSM.v(28) " "Verilog HDL Case Statement warning at MasterFSM.v(28): incomplete case statement has no default case item" {  } { { "FSMs/MasterFSM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/FSMs/MasterFSM.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976148 "|PianissimoFinalProject|MasterFSM:masterFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startScreenHandler startScreenHandler:startScreenController " "Elaborating entity \"startScreenHandler\" for hierarchy \"startScreenHandler:startScreenController\"" {  } { { "PianissimoFinalProject.v" "startScreenController" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StartScreen startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController " "Elaborating entity \"StartScreen\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\"" {  } { { "StateHandlers.v" "startScreenMemoryController" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\"" {  } { { "StartScreen.v" "altsyncram_component" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StartScreen.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\"" {  } { { "StartScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StartScreen.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976154 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component " "Instantiated megafunction \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./images/StartScreen.mif " "Parameter \"init_file\" = \"./images/StartScreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976154 ""}  } { { "StartScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StartScreen.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731268976154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rtg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rtg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rtg1 " "Found entity 1: altsyncram_rtg1" {  } { { "db/altsyncram_rtg1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_rtg1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268976189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268976189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rtg1 startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\|altsyncram_rtg1:auto_generated " "Elaborating entity \"altsyncram_rtg1\" for hierarchy \"startScreenHandler:startScreenController\|StartScreen:startScreenMemoryController\|altsyncram:altsyncram_component\|altsyncram_rtg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainStateHandler mainStateHandler:mainStateController " "Elaborating entity \"mainStateHandler\" for hierarchy \"mainStateHandler:mainStateController\"" {  } { { "PianissimoFinalProject.v" "mainStateController" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "91 62 StateHandlers.v(95) " "Verilog HDL assignment warning at StateHandlers.v(95): truncated value with size 91 to match size of target (62)" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 StateHandlers.v(96) " "Verilog HDL assignment warning at StateHandlers.v(96): truncated value with size 32 to match size of target (7)" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 StateHandlers.v(110) " "Verilog HDL assignment warning at StateHandlers.v(110): truncated value with size 32 to match size of target (8)" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(131) " "Verilog HDL Case Statement warning at StateHandlers.v(131): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 131 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(132) " "Verilog HDL Case Statement warning at StateHandlers.v(132): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 132 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(133) " "Verilog HDL Case Statement warning at StateHandlers.v(133): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 133 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(134) " "Verilog HDL Case Statement warning at StateHandlers.v(134): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 134 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(135) " "Verilog HDL Case Statement warning at StateHandlers.v(135): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 135 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(136) " "Verilog HDL Case Statement warning at StateHandlers.v(136): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 136 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(137) " "Verilog HDL Case Statement warning at StateHandlers.v(137): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 137 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "StateHandlers.v(138) " "Verilog HDL Case Statement warning at StateHandlers.v(138): case item expression covers a value already covered by a previous case item" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 138 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 StateHandlers.v(142) " "Verilog HDL assignment warning at StateHandlers.v(142): truncated value with size 32 to match size of target (9)" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 StateHandlers.v(143) " "Verilog HDL assignment warning at StateHandlers.v(143): truncated value with size 32 to match size of target (8)" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 StateHandlers.v(147) " "Verilog HDL assignment warning at StateHandlers.v(147): truncated value with size 32 to match size of target (7)" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "StateHandlers.v(62) " "Verilog HDL Case Statement information at StateHandlers.v(62): all case item expressions in this case statement are onehot" {  } { { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1731268976197 "|PianissimoFinalProject|mainStateHandler:mainStateController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NoteStorage mainStateHandler:mainStateController\|NoteStorage:noteRamStorage " "Elaborating entity \"NoteStorage\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\"" {  } { { "StateHandlers.v" "noteRamStorage" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\"" {  } { { "NoteStorage.v" "altsyncram_component" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\"" {  } { { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component " "Instantiated megafunction \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 100 " "Parameter \"numwords_a\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 100 " "Parameter \"numwords_b\" = \"100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 62 " "Parameter \"width_a\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 62 " "Parameter \"width_b\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731268976203 ""}  } { { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731268976203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kot1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kot1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kot1 " "Found entity 1: altsyncram_kot1" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731268976243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268976243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kot1 mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated " "Elaborating entity \"altsyncram_kot1\" for hierarchy \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timeCounter mainStateHandler:mainStateController\|timeCounter:timecounter " "Elaborating entity \"timeCounter\" for hierarchy \"mainStateHandler:mainStateController\|timeCounter:timecounter\"" {  } { { "StateHandlers.v" "timecounter" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upLoopCounter_29b mainStateHandler:mainStateController\|timeCounter:timecounter\|upLoopCounter_29b:clockCount " "Elaborating entity \"upLoopCounter_29b\" for hierarchy \"mainStateHandler:mainStateController\|timeCounter:timecounter\|upLoopCounter_29b:clockCount\"" {  } { { "TimeCounter.v" "clockCount" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/TimeCounter.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268976247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 29 TimeCounter.v(24) " "Verilog HDL assignment warning at TimeCounter.v(24): truncated value with size 32 to match size of target (29)" {  } { { "TimeCounter.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/TimeCounter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731268976247 "|PianissimoFinalProject|mainStateHandler:mainStateController|timeCounter:timecounter|upLoopCounter_29b:clockCount"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inputStateStorage\[29\] " "Net \"inputStateStorage\[29\]\" is missing source, defaulting to GND" {  } { { "PianissimoFinalProject.v" "inputStateStorage\[29\]" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731268976323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731268976323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inputStateStorage\[29\] " "Net \"inputStateStorage\[29\]\" is missing source, defaulting to GND" {  } { { "PianissimoFinalProject.v" "inputStateStorage\[29\]" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731268976323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731268976323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inputStateStorage\[29\] " "Net \"inputStateStorage\[29\]\" is missing source, defaulting to GND" {  } { { "PianissimoFinalProject.v" "inputStateStorage\[29\]" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731268976323 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731268976323 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inputStateStorage\[29\] " "Net \"inputStateStorage\[29\]\" is missing source, defaulting to GND" {  } { { "PianissimoFinalProject.v" "inputStateStorage\[29\]" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731268976325 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731268976325 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "inputStateStorage\[29\] " "Net \"inputStateStorage\[29\]\" is missing source, defaulting to GND" {  } { { "PianissimoFinalProject.v" "inputStateStorage\[29\]" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 36 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731268976326 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731268976326 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~synth " "Converted tri-state buffer \"PS2_Controller:ps2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|PS2_DAT~synth\" feeding internal logic into a wire" {  } { { "PS2_controller/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PS2_controller/Altera_UP_PS2_Command_Out.v" 71 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731268976595 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731268976595 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[7\] " "LATCH primitive \"screenX\[7\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[6\] " "LATCH primitive \"screenX\[6\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[5\] " "LATCH primitive \"screenX\[5\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[4\] " "LATCH primitive \"screenX\[4\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[3\] " "LATCH primitive \"screenX\[3\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[2\] " "LATCH primitive \"screenX\[2\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[1\] " "LATCH primitive \"screenX\[1\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenX\[0\] " "LATCH primitive \"screenX\[0\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[6\] " "LATCH primitive \"screenY\[6\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[5\] " "LATCH primitive \"screenY\[5\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[4\] " "LATCH primitive \"screenY\[4\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[3\] " "LATCH primitive \"screenY\[3\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[2\] " "LATCH primitive \"screenY\[2\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[1\] " "LATCH primitive \"screenY\[1\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976615 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "screenY\[0\] " "LATCH primitive \"screenY\[0\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[16\] " "LATCH primitive \"colour\[16\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[17\] " "LATCH primitive \"colour\[17\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[18\] " "LATCH primitive \"colour\[18\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[19\] " "LATCH primitive \"colour\[19\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[20\] " "LATCH primitive \"colour\[20\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[21\] " "LATCH primitive \"colour\[21\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[22\] " "LATCH primitive \"colour\[22\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[23\] " "LATCH primitive \"colour\[23\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[8\] " "LATCH primitive \"colour\[8\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[9\] " "LATCH primitive \"colour\[9\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[10\] " "LATCH primitive \"colour\[10\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[11\] " "LATCH primitive \"colour\[11\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[12\] " "LATCH primitive \"colour\[12\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[13\] " "LATCH primitive \"colour\[13\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[14\] " "LATCH primitive \"colour\[14\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[15\] " "LATCH primitive \"colour\[15\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[0\] " "LATCH primitive \"colour\[0\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[1\] " "LATCH primitive \"colour\[1\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[2\] " "LATCH primitive \"colour\[2\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[3\] " "LATCH primitive \"colour\[3\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[4\] " "LATCH primitive \"colour\[4\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[5\] " "LATCH primitive \"colour\[5\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976616 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[6\] " "LATCH primitive \"colour\[6\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976617 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "colour\[7\] " "LATCH primitive \"colour\[7\]\" is permanently enabled" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 135 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1731268976617 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[16\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 387 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[17\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[18\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 431 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[19\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[20\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[21\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[22\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[23\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[8\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[9\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 233 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[10\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[11\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[12\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 299 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[13\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[14\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[15\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[0\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[1\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 57 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[2\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[3\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 101 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[4\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 123 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[5\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[6\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[7\] " "Synthesized away node \"resetScreen:screenReseter\|PianoROM:pianoImage\|altsyncram:altsyncram_component\|altsyncram_m7g1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m7g1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_m7g1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "PianoROM.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianoROM.v" 82 0 0 } } { "DrawToScreen.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/DrawToScreen.v" 41 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 122 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976617 "|PianissimoFinalProject|resetScreen:screenReseter|PianoROM:pianoImage|altsyncram:altsyncram_component|altsyncram_m7g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731268976617 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731268976617 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[28\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[27\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[26\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 896 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[25\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 863 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[24\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 830 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[23\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[22\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[21\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 731 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[20\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[19\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[18\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[17\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[16\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[15\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[14\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[13\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 467 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[12\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[11\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[10\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 368 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[9\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[8\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[7\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[6\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[5\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[4\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 170 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[3\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[2\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[1\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[0\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[57\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1919 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[56\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1886 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[55\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1853 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[54\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[53\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1787 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[52\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[51\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[50\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[49\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[48\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[47\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[46\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1556 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[45\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1523 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[44\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[43\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[42\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1424 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[41\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[40\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[39\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[38\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1292 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[37\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[36\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[35\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[34\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[33\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1127 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[32\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1094 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[31\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[30\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[29\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[58\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[59\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 1985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[60\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 2018 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[61\] " "Synthesized away node \"mainStateHandler:mainStateController\|NoteStorage:noteRamStorage\|altsyncram:altsyncram_component\|altsyncram_kot1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_kot1.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altsyncram_kot1.tdf" 2051 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "NoteStorage.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/NoteStorage.v" 89 0 0 } } { "StateHandlers.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/StateHandlers.v" 32 0 0 } } { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 131 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731268976657 "|PianissimoFinalProject|mainStateHandler:mainStateController|NoteStorage:noteRamStorage|altsyncram:altsyncram_component|altsyncram_kot1:auto_generated|ram_block1a61"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731268976657 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731268976657 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731268976742 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 22 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1731268976754 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1731268976754 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "PianissimoFinalProject.v" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/PianissimoFinalProject.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731268976828 "|PianissimoFinalProject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731268976828 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731268976884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "157 " "157 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731268977033 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/output_files/Pianissimo.map.smsg " "Generated suppressed messages file C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/output_files/Pianissimo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268977093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731268977223 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731268977223 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1731268977260 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Robert/Documents/Engineering/Year 2/ECE241/PianissimoFinalProject/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1731268977260 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "433 " "Implemented 433 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731268977303 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731268977303 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731268977303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "255 " "Implemented 255 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731268977303 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731268977303 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731268977303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731268977303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 191 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 191 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4923 " "Peak virtual memory: 4923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731268977337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 15:02:57 2024 " "Processing ended: Sun Nov 10 15:02:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731268977337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731268977337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731268977337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731268977337 ""}
