// Seed: 1509818142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8 = id_7;
  wire id_9;
  wire id_10, id_11, id_12;
  assign id_3 = (id_8);
  assign id_5 = 1;
  wor  id_13 = 1'b0;
  wire id_14 = id_7;
  wire id_15, id_16;
  assign id_3 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_10,
      id_5,
      id_6,
      id_10
  );
endmodule
