<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2015.12.27.19:23:29"
 outputDirectory="/home/peter/quartus/de0-nano/sdram/system/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone IV E"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="EP4CE22F17C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SDRAM_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SDRAM_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_SDRAM_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="clk_sdram" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_sdram_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_read_control" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="sdram_read_control_fixed_location"
       direction="input"
       role="fixed_location"
       width="1" />
   <port
       name="sdram_read_control_read_base"
       direction="input"
       role="read_base"
       width="25" />
   <port
       name="sdram_read_control_read_length"
       direction="input"
       role="read_length"
       width="25" />
   <port name="sdram_read_control_go" direction="input" role="go" width="1" />
   <port
       name="sdram_read_control_done"
       direction="output"
       role="done"
       width="1" />
   <port
       name="sdram_read_control_early_done"
       direction="output"
       role="early_done"
       width="1" />
  </interface>
  <interface name="sdram_read_user" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="sdram_read_user_read_buffer"
       direction="input"
       role="read_buffer"
       width="1" />
   <port
       name="sdram_read_user_buffer_output_data"
       direction="output"
       role="buffer_output_data"
       width="16" />
   <port
       name="sdram_read_user_data_available"
       direction="output"
       role="data_available"
       width="1" />
  </interface>
  <interface name="sdram_reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="sdram_reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdram_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="sdram_wire_addr" direction="output" role="addr" width="13" />
   <port name="sdram_wire_ba" direction="output" role="ba" width="2" />
   <port name="sdram_wire_cas_n" direction="output" role="cas_n" width="1" />
   <port name="sdram_wire_cke" direction="output" role="cke" width="1" />
   <port name="sdram_wire_cs_n" direction="output" role="cs_n" width="1" />
   <port name="sdram_wire_dq" direction="bidir" role="dq" width="16" />
   <port name="sdram_wire_dqm" direction="output" role="dqm" width="2" />
   <port name="sdram_wire_ras_n" direction="output" role="ras_n" width="1" />
   <port name="sdram_wire_we_n" direction="output" role="we_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="system:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_CLK_SDRAM_CLOCK_DOMAIN=-1,AUTO_CLK_SDRAM_CLOCK_RATE=-1,AUTO_CLK_SDRAM_RESET_DOMAIN=-1,AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1451244193,AUTO_UNIQUE_ID=(clock_source:15.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(clock_source:15.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_avalon_new_sdram_controller:15.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=system_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432)(master_template:15.1:ADDRESS_WIDTH=25,AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,BURST_CAPABLE=0,BURST_COUNT_WIDTH=3,DATA_WIDTH=16,FIFO_DEPTH=8,FIFO_DEPTH_LOG2=3,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=4,MEMORY_BASED_FIFO=0)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:15.1:)(clock:15.1:)(reset:15.1:)(reset:15.1:)"
   instancePathKey="system"
   kind="system"
   version="1.0"
   name="system">
  <parameter name="AUTO_CLK_SDRAM_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1451244193" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="AUTO_CLK_SDRAM_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_SDRAM_RESET_DOMAIN" value="-1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/system.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_sdram.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="/home/peter/quartus/de0-nano/sdram/system.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_masters_hw.tcl" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_write_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_read_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/write_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/latency_aware_read_master.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:system "system"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master sdram_read.avalon_master and slave sdram.s1 because the master has address signal 25 bit wide, but the slave is 24 bit wide.</message>
   <message level="Info">Interconnect is inserted between master sdram_read.avalon_master and slave sdram.s1 because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>4</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>6</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_read.avalon_master and sdram_read_avalon_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sdram_s1_translator.avalon_anti_slave_0 and sdram.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>11</b> modules, <b>32</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>13</b> modules, <b>38</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>16</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>18</b> modules, <b>54</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>22</b> modules, <b>76</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>7</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/system_sdram</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>master_template</b> "<b>submodules/custom_master</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/system_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system"><![CDATA["<b>system</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 4 starting:altera_avalon_new_sdram_controller "submodules/system_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'system_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/peter/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/peter/altera_lite/15.1/quartus/linux64/perl/lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=/tmp/alt6796_4949692254252136185.dir/0005_sdram_gen/ --quartus_dir=/home/peter/altera_lite/15.1/quartus --verilog --config=/tmp/alt6796_4949692254252136185.dir/0005_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'system_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_write_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_read_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/write_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/latency_aware_read_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6796_4949692254252136185.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.546s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_sh -t /tmp/alt6796_4949692254252136185.dir/0006_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6796_4949692254252136185.dir/0006_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=custom_master --set=HDL_INTERFACE_INSTANCE_PARAMETERS=MASTER_DIRECTION=D"0";DATA_WIDTH=D"16";ADDRESS_WIDTH=D"25";BURST_CAPABLE=D"0";MAXIMUM_BURST_COUNT=D"4";BURST_COUNT_WIDTH=D"3";FIFO_DEPTH=D"8";FIFO_DEPTH_LOG2=D"3";MEMORY_BASED_FIFO=D"0"; --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.314s</message>
   <message level="Debug">Command took 6.293s</message>
   <message level="Info" culprit="sdram_read"><![CDATA["<b>system</b>" instantiated <b>master_template</b> "<b>sdram_read</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.077s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 14 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_read_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_read_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 8 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 6 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 5 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:15.1:TAC=5.5,TMRD=3,TRCD=20.0,TRFC=70.0,TRP=20.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=50000000,columnWidth=9,componentName=system_sdram,dataWidth=16,generateSimulationModel=true,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=100.0,refreshPeriod=15.625,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="system:.:sdram"
   kind="altera_avalon_new_sdram_controller"
   version="15.1"
   name="system_sdram">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="15.625" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="50000000" />
  <parameter name="TRP" value="20.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="system_sdram" />
  <parameter name="TRFC" value="70.0" />
  <parameter name="generateSimulationModel" value="true" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="100.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="5.5" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="20.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_sdram_test_component.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_sdram.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="sdram" />
  <messages>
   <message level="Debug" culprit="system">queue size: 4 starting:altera_avalon_new_sdram_controller "submodules/system_sdram"</message>
   <message level="Info" culprit="sdram">Starting RTL generation for module 'system_sdram'</message>
   <message level="Info" culprit="sdram">  Generation command is [exec /home/peter/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /home/peter/altera_lite/15.1/quartus/linux64/perl/lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /home/peter/altera_lite/15.1/quartus/sopc_builder/bin -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/peter/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_sdram --dir=/tmp/alt6796_4949692254252136185.dir/0005_sdram_gen/ --quartus_dir=/home/peter/altera_lite/15.1/quartus --verilog --config=/tmp/alt6796_4949692254252136185.dir/0005_sdram_gen//system_sdram_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sdram">Done RTL generation for module 'system_sdram'</message>
   <message level="Info" culprit="sdram"><![CDATA["<b>system</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>sdram</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="master_template:15.1:ADDRESS_WIDTH=25,AUTO_CLOCK_RESET_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,BURST_CAPABLE=0,BURST_COUNT_WIDTH=3,DATA_WIDTH=16,FIFO_DEPTH=8,FIFO_DEPTH_LOG2=3,MASTER_DIRECTION=0,MAXIMUM_BURST_COUNT=4,MEMORY_BASED_FIFO=0"
   instancePathKey="system:.:sdram_read"
   kind="master_template"
   version="15.1"
   name="custom_master">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_CLOCK_RESET_CLOCK_RATE" value="50000000" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/custom_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/burst_write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/burst_read_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/write_master.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/latency_aware_read_master.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_masters_hw.tcl" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_write_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_read_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/write_master.v" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/ip/Master_Template/latency_aware_read_master.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="sdram_read" />
  <messages>
   <message level="Debug" culprit="system">queue size: 3 starting:master_template "submodules/custom_master"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_write_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/burst_read_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/write_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/latency_aware_read_master.v --source=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6796_4949692254252136185.dir/0004_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 4.546s</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_sh -t /tmp/alt6796_4949692254252136185.dir/0006_sopcqmap/not_a_project_setup.tcl</message>
   <message level="Debug">Command: /home/peter/altera_lite/15.1/quartus/linux64/quartus_map not_a_project --generate_hdl_interface=/home/peter/quartus/de0-nano/sdram/ip/Master_Template/custom_master.v --set=HDL_INTERFACE_OUTPUT_PATH=/tmp/alt6796_4949692254252136185.dir/0006_sopcqmap/ --set=HDL_INTERFACE_INSTANCE_NAME=inst --set=HDL_INTERFACE_INSTANCE_ENTITY=custom_master --set=HDL_INTERFACE_INSTANCE_PARAMETERS=MASTER_DIRECTION=D"0";DATA_WIDTH=D"16";ADDRESS_WIDTH=D"25";BURST_CAPABLE=D"0";MAXIMUM_BURST_COUNT=D"4";BURST_COUNT_WIDTH=D"3";FIFO_DEPTH=D"8";FIFO_DEPTH_LOG2=D"3";MEMORY_BASED_FIFO=D"0"; --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 5.314s</message>
   <message level="Debug">Command took 6.293s</message>
   <message level="Info" culprit="sdram_read"><![CDATA["<b>system</b>" instantiated <b>master_template</b> "<b>sdram_read</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:15.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {sdram_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_H} {60};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_L} {60};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_DATA_W} {76};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {ID} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {76};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {42};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router} {PKT_TRANS_READ} {46};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {42};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {46};set_instance_parameter_value {router_001} {ST_DATA_W} {76};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {76};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {sdram_read_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_sdram_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_sdram_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_sdram_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_read_avalon_master_translator.avalon_universal_master_0} {sdram_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sdram_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_agent.cp} {qsys_mm.command};add_connection {sdram_read_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_clock_reset_reset_reset_bridge.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {clk_sdram_clk} {clock} {slave};set_interface_property {clk_sdram_clk} {EXPORT_OF} {clk_sdram_clk_clock_bridge.in_clk};add_interface {sdram_read_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_read_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_read_clock_reset_reset_reset_bridge.in_reset};add_interface {sdram_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_reset_reset_bridge.in_reset};add_interface {sdram_read_avalon_master} {avalon} {slave};set_interface_property {sdram_read_avalon_master} {EXPORT_OF} {sdram_read_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_read.avalon_master} {0};(altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=57,PKT_ADDR_SIDEBAND_L=57,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=49,PKT_CACHE_H=70,PKT_CACHE_L=67,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=58,PKT_DATA_SIDEBAND_L=58,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_QOS_H=60,PKT_QOS_L=60,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_EXCLUSIVE=48,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=76,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=49,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=76,TYPE_OF_TRANSACTION=both)(altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=76,TYPE_OF_TRANSACTION=read)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=1,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=76,VALID_WIDTH=1)(altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=47,ST_CHANNEL_W=1,ST_DATA_W=76,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=1,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=1,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon:15.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(avalon_streaming:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(reset:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)(clock:15.1:)"
   instancePathKey="system:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="15.1"
   name="system_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {sdram_read_avalon_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READ} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_read_avalon_master_translator} {SYNC_RESET} {0};add_instance {sdram_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sdram_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESS_W} {25};set_instance_parameter_value {sdram_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sdram_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sdram_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sdram_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sdram_s1_translator} {USE_READ} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sdram_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {sdram_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sdram_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sdram_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {sdram_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sdram_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sdram_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sdram_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {sdram_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sdram_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sdram_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sdram_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sdram_read_avalon_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_H} {60};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_QOS_L} {60};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_H} {58};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_SIDEBAND_L} {58};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_H} {57};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_SIDEBAND_L} {57};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_H} {56};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_TYPE_L} {55};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_H} {70};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_CACHE_L} {67};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_H} {63};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_THREAD_ID_L} {63};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_EXCLUSIVE} {48};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {sdram_read_avalon_master_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_DATA_W} {76};set_instance_parameter_value {sdram_read_avalon_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_read_avalon_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {sdram_read_avalon_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {ID} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_read_avalon_master_agent} {USE_WRITERESPONSE} {0};add_instance {sdram_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_H} {75};set_instance_parameter_value {sdram_s1_agent} {PKT_ORI_BURST_SIZE_L} {73};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_H} {72};set_instance_parameter_value {sdram_s1_agent} {PKT_RESPONSE_STATUS_L} {71};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_H} {54};set_instance_parameter_value {sdram_s1_agent} {PKT_BURST_SIZE_L} {52};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {sdram_s1_agent} {PKT_BEGIN_BURST} {59};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_H} {66};set_instance_parameter_value {sdram_s1_agent} {PKT_PROTECTION_L} {64};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_H} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_BURSTWRAP_L} {51};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_H} {50};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTE_CNT_L} {49};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_H} {42};set_instance_parameter_value {sdram_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_COMPRESSED_READ} {43};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_POSTED} {44};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {sdram_s1_agent} {PKT_TRANS_READ} {46};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {sdram_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {sdram_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_H} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_SRC_ID_L} {61};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_H} {62};set_instance_parameter_value {sdram_s1_agent} {PKT_DEST_ID_L} {62};set_instance_parameter_value {sdram_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sdram_s1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {sdram_s1_agent} {ST_DATA_W} {76};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sdram_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {sdram_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sdram_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {sdram_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sdram_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sdram_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {sdram_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {sdram_s1_agent} {ID} {0};set_instance_parameter_value {sdram_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sdram_s1_agent} {ECC_ENABLE} {0};add_instance {sdram_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {77};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sdram_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sdram_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {42};set_instance_parameter_value {router} {PKT_ADDR_L} {18};set_instance_parameter_value {router} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router} {PKT_TRANS_READ} {46};set_instance_parameter_value {router} {ST_DATA_W} {76};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {42};set_instance_parameter_value {router_001} {PKT_ADDR_L} {18};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {66};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {64};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {62};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {62};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {45};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {46};set_instance_parameter_value {router_001} {ST_DATA_W} {76};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {76};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {76};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {47};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {76};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {76};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {76};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {sdram_read_clock_reset_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_read_clock_reset_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {sdram_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {sdram_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {sdram_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {sdram_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {sdram_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_sdram_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_sdram_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_sdram_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {sdram_read_avalon_master_translator.avalon_universal_master_0} {sdram_read_avalon_master_agent.av} {avalon};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {sdram_read_avalon_master_translator.avalon_universal_master_0/sdram_read_avalon_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {sdram_read_avalon_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/sdram_read_avalon_master_agent.rp} {qsys_mm.response};add_connection {sdram_s1_agent.m0} {sdram_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sdram_s1_agent.m0/sdram_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sdram_s1_agent.rf_source} {sdram_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rsp_fifo.out} {sdram_s1_agent.rf_sink} {avalon_streaming};add_connection {sdram_s1_agent.rdata_fifo_src} {sdram_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {sdram_s1_agent_rdata_fifo.out} {sdram_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {sdram_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/sdram_s1_agent.cp} {qsys_mm.command};add_connection {sdram_read_avalon_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {sdram_read_avalon_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {sdram_s1_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {sdram_s1_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_translator.reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {sdram_read_avalon_master_agent.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {sdram_read_clock_reset_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_translator.reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {sdram_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {sdram_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_translator.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_avalon_master_agent.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clk_clk_clock_bridge.out_clk} {sdram_read_clock_reset_reset_reset_bridge.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_translator.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_agent.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_agent_rsp_fifo.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_s1_agent_rdata_fifo.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {clk_sdram_clk_clock_bridge.out_clk} {sdram_reset_reset_bridge.clk} {clock};add_interface {clk_clk} {clock} {slave};set_interface_property {clk_clk} {EXPORT_OF} {clk_clk_clock_bridge.in_clk};add_interface {clk_sdram_clk} {clock} {slave};set_interface_property {clk_sdram_clk} {EXPORT_OF} {clk_sdram_clk_clock_bridge.in_clk};add_interface {sdram_read_clock_reset_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_read_clock_reset_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_read_clock_reset_reset_reset_bridge.in_reset};add_interface {sdram_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {sdram_reset_reset_bridge_in_reset} {EXPORT_OF} {sdram_reset_reset_bridge.in_reset};add_interface {sdram_read_avalon_master} {avalon} {slave};set_interface_property {sdram_read_avalon_master} {EXPORT_OF} {sdram_read_avalon_master_translator.avalon_anti_master_0};add_interface {sdram_s1} {avalon} {master};set_interface_property {sdram_s1} {EXPORT_OF} {sdram_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.sdram.s1} {0};set_module_assignment {interconnect_id.sdram_read.avalon_master} {0};" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_mm_interconnect "submodules/system_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.077s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/system_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/system_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/system_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>system</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 14 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_read_avalon_master_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_read_avalon_master_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 8 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 6 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 5 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:15.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="system:.:rst_controller"
   kind="altera_reset_controller"
   version="15.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system" as="rst_controller,rst_controller_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 16 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>system</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=2,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_read_avalon_master_translator"
   kind="altera_merlin_master_translator"
   version="15.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="sdram_read_avalon_master_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 14 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="sdram_read_avalon_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>sdram_read_avalon_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:15.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=25,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_s1_translator"
   kind="altera_merlin_slave_translator"
   version="15.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="sdram_s1_translator" />
  <messages>
   <message level="Debug" culprit="system">queue size: 13 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="sdram_s1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>sdram_s1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:15.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;sdram_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_ADDR_SIDEBAND_H=57,PKT_ADDR_SIDEBAND_L=57,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BURST_TYPE_H=56,PKT_BURST_TYPE_L=55,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=49,PKT_CACHE_H=70,PKT_CACHE_L=67,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=58,PKT_DATA_SIDEBAND_L=58,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_QOS_H=60,PKT_QOS_L=60,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_THREAD_ID_H=63,PKT_THREAD_ID_L=63,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_EXCLUSIVE=48,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=76,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_read_avalon_master_agent"
   kind="altera_merlin_master_agent"
   version="15.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="sdram_read_avalon_master_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 12 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="sdram_read_avalon_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>sdram_read_avalon_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:15.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_BEGIN_BURST=59,PKT_BURSTWRAP_H=51,PKT_BURSTWRAP_L=51,PKT_BURST_SIZE_H=54,PKT_BURST_SIZE_L=52,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=50,PKT_BYTE_CNT_L=49,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_ORI_BURST_SIZE_H=75,PKT_ORI_BURST_SIZE_L=73,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_RESPONSE_STATUS_H=72,PKT_RESPONSE_STATUS_L=71,PKT_SRC_ID_H=61,PKT_SRC_ID_L=61,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=43,PKT_TRANS_LOCK=47,PKT_TRANS_POSTED=44,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=76,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_s1_agent"
   kind="altera_merlin_slave_agent"
   version="15.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="sdram_s1_agent" />
  <messages>
   <message level="Debug" culprit="system">queue size: 11 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="sdram_s1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>sdram_s1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,BITS_PER_SYMBOL=77,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="system:.:mm_interconnect_0:.:sdram_s1_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="15.1"
   name="altera_avalon_sc_fifo">
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0"
     as="sdram_s1_agent_rsp_fifo,sdram_s1_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="system">queue size: 10 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="sdram_s1_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>sdram_s1_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=76,TYPE_OF_TRANSACTION=both"
   instancePathKey="system:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="15.1"
   name="system_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="46" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="42" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="PKT_TRANS_WRITE" value="45" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="system">queue size: 8 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:15.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,PKT_ADDR_H=42,PKT_ADDR_L=18,PKT_DEST_ID_H=62,PKT_DEST_ID_L=62,PKT_PROTECTION_H=66,PKT_PROTECTION_L=64,PKT_TRANS_READ=46,PKT_TRANS_WRITE=45,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=76,TYPE_OF_TRANSACTION=read"
   instancePathKey="system:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="15.1"
   name="system_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="46" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="42" />
  <parameter name="PKT_DEST_ID_H" value="62" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="62" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="66" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="64" />
  <parameter name="PKT_TRANS_WRITE" value="45" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 7 starting:altera_merlin_router "submodules/system_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:15.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=76,VALID_WIDTH=1"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="15.1"
   name="system_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 6 starting:altera_merlin_demultiplexer "submodules/system_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=47,ST_CHANNEL_W=1,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="system_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="47" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 5 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:15.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,AUTO_DEVICE_FAMILY=Cyclone IV E,MERLIN_PACKET_FORMAT=ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=47,ST_CHANNEL_W=1,ST_DATA_W=76,USE_EXTERNAL_ARB=0"
   instancePathKey="system:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="15.1"
   name="system_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(75:73) response_status(72:71) cache(70:67) protection(66:64) thread_id(63) dest_id(62) src_id(61) qos(60) begin_burst(59) data_sideband(58) addr_sideband(57) burst_type(56:55) burst_size(54:52) burstwrap(51) byte_cnt(50:49) trans_exclusive(48) trans_lock(47) trans_read(46) trans_write(45) trans_posted(44) trans_compressed_read(43) addr(42:18) byteen(17:16) data(15:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="ST_DATA_W" value="76" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="47" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_arbitrator.sv" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="system">queue size: 3 starting:altera_merlin_multiplexer "submodules/system_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:15.1:AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_IN_CLK_CLOCK_RATE=50000000,AUTO_OUT_CLK_CLOCK_RATE=50000000,BITS_PER_SYMBOL=76,CHANNEL_WIDTH=1,DATA_WIDTH=76,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="system:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="15.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="76" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="system_mm_interconnect_0" as="crosser,crosser_001" />
  <messages>
   <message level="Debug" culprit="system">queue size: 2 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:15.1:AUTO_DEVICE=EP4CE22F17C6,AUTO_DEVICE_FAMILY=Cyclone IV E,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:15.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:15.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:15.1:)(clock:15.1:)(reset:15.1:)"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="15.1"
   name="system_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone IV E" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="EP4CE22F17C6" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="system_mm_interconnect_0" as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:altera_avalon_st_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:15.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="system:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="15.1"
   name="system_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="/home/peter/quartus/de0-nano/sdram/system/synthesis/submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="/home/peter/altera_lite/15.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="system_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="system">queue size: 0 starting:error_adapter "submodules/system_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
