// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "11/12/2017 20:04:59"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module STEM (
	CLOCK_50,
	KEY,
	SW,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK_N,
	VGA_SYNC_N,
	VGA_R,
	VGA_G,
	VGA_B,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4);
input 	CLOCK_50;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK_N;
output 	VGA_SYNC_N;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;

// Design Ports Information
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_K14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \CLOCK_50~input_o ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \D1|VGA|mypll|altpll_component|auto_generated|fb_clkin ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \D1|VGA|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \D1|VGA|controller|xCounter[9]~DUPLICATE_q ;
wire \D1|VGA|controller|Equal0~0_combout ;
wire \D1|VGA|controller|Equal0~1_combout ;
wire \D1|VGA|controller|Equal0~2_combout ;
wire \D1|VGA|controller|Add0~38 ;
wire \D1|VGA|controller|Add0~33_sumout ;
wire \D1|VGA|controller|Add0~34 ;
wire \D1|VGA|controller|Add0~1_sumout ;
wire \D1|VGA|controller|Add0~2 ;
wire \D1|VGA|controller|Add0~5_sumout ;
wire \D1|VGA|controller|Add0~6 ;
wire \D1|VGA|controller|Add0~9_sumout ;
wire \D1|VGA|controller|Add0~10 ;
wire \D1|VGA|controller|Add0~13_sumout ;
wire \D1|VGA|controller|Add0~14 ;
wire \D1|VGA|controller|Add0~17_sumout ;
wire \D1|VGA|controller|Add0~18 ;
wire \D1|VGA|controller|Add0~29_sumout ;
wire \D1|VGA|controller|Add0~30 ;
wire \D1|VGA|controller|Add0~25_sumout ;
wire \D1|VGA|controller|Add0~26 ;
wire \D1|VGA|controller|Add0~21_sumout ;
wire \D1|VGA|controller|VGA_HS1~0_combout ;
wire \D1|VGA|controller|VGA_HS1~1_combout ;
wire \D1|VGA|controller|VGA_HS1~q ;
wire \D1|VGA|controller|VGA_HS~feeder_combout ;
wire \D1|VGA|controller|VGA_HS~q ;
wire \D1|VGA|controller|Add1~9_sumout ;
wire \D1|VGA|controller|Add1~30 ;
wire \D1|VGA|controller|Add1~25_sumout ;
wire \D1|VGA|controller|Add1~26 ;
wire \D1|VGA|controller|Add1~21_sumout ;
wire \D1|VGA|controller|Add1~22 ;
wire \D1|VGA|controller|Add1~17_sumout ;
wire \D1|VGA|controller|Add1~18 ;
wire \D1|VGA|controller|Add1~13_sumout ;
wire \D1|VGA|controller|Add1~14 ;
wire \D1|VGA|controller|Add1~1_sumout ;
wire \D1|VGA|controller|always1~1_combout ;
wire \D1|VGA|controller|yCounter[1]~DUPLICATE_q ;
wire \D1|VGA|controller|always1~2_combout ;
wire \D1|VGA|controller|always1~3_combout ;
wire \D1|VGA|controller|Add1~10 ;
wire \D1|VGA|controller|Add1~5_sumout ;
wire \D1|VGA|controller|Add1~6 ;
wire \D1|VGA|controller|Add1~37_sumout ;
wire \D1|VGA|controller|Add1~38 ;
wire \D1|VGA|controller|Add1~33_sumout ;
wire \D1|VGA|controller|Add1~34 ;
wire \D1|VGA|controller|Add1~29_sumout ;
wire \D1|VGA|controller|always1~0_combout ;
wire \D1|VGA|controller|VGA_VS1~0_combout ;
wire \D1|VGA|controller|VGA_VS1~1_combout ;
wire \D1|VGA|controller|VGA_VS1~q ;
wire \D1|VGA|controller|VGA_VS~q ;
wire \D1|VGA|controller|VGA_BLANK1~0_combout ;
wire \D1|VGA|controller|VGA_BLANK1~q ;
wire \D1|VGA|controller|VGA_BLANK~feeder_combout ;
wire \D1|VGA|controller|VGA_BLANK~q ;
wire \D1|VGA|controller|yCounter[7]~DUPLICATE_q ;
wire \D1|VGA|controller|yCounter[4]~DUPLICATE_q ;
wire \D1|VGA|controller|yCounter[2]~DUPLICATE_q ;
wire \D1|VGA|controller|yCounter[3]~DUPLICATE_q ;
wire \D1|VGA|controller|controller_translator|Add1~10 ;
wire \D1|VGA|controller|controller_translator|Add1~11 ;
wire \D1|VGA|controller|controller_translator|Add1~14 ;
wire \D1|VGA|controller|controller_translator|Add1~15 ;
wire \D1|VGA|controller|controller_translator|Add1~18 ;
wire \D1|VGA|controller|controller_translator|Add1~19 ;
wire \D1|VGA|controller|controller_translator|Add1~22 ;
wire \D1|VGA|controller|controller_translator|Add1~23 ;
wire \D1|VGA|controller|controller_translator|Add1~26 ;
wire \D1|VGA|controller|controller_translator|Add1~27 ;
wire \D1|VGA|controller|controller_translator|Add1~30 ;
wire \D1|VGA|controller|controller_translator|Add1~31 ;
wire \D1|VGA|controller|controller_translator|Add1~34 ;
wire \D1|VGA|controller|controller_translator|Add1~35 ;
wire \D1|VGA|controller|controller_translator|Add1~38 ;
wire \D1|VGA|controller|controller_translator|Add1~39 ;
wire \D1|VGA|controller|controller_translator|Add1~2 ;
wire \D1|VGA|controller|controller_translator|Add1~3 ;
wire \D1|VGA|controller|controller_translator|Add1~5_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \SW[7]~input_o ;
wire \SW[6]~input_o ;
wire \c2|next_state~1_combout ;
wire \c2|Add0~61_sumout ;
wire \c2|count[3]~0_combout ;
wire \c2|count[3]~1_combout ;
wire \c2|Add0~62 ;
wire \c2|Add0~57_sumout ;
wire \c2|Add0~58 ;
wire \c2|Add0~73_sumout ;
wire \c2|Add0~74 ;
wire \c2|Add0~69_sumout ;
wire \c2|Add0~70 ;
wire \c2|Add0~81_sumout ;
wire \c2|Add0~82 ;
wire \c2|Add0~85_sumout ;
wire \c2|Add0~86 ;
wire \c2|Add0~89_sumout ;
wire \c2|Add0~90 ;
wire \c2|Add0~93_sumout ;
wire \c2|Add0~94 ;
wire \c2|Add0~97_sumout ;
wire \c2|Add0~98 ;
wire \c2|Add0~101_sumout ;
wire \c2|Add0~102 ;
wire \c2|Add0~105_sumout ;
wire \c2|Add0~106 ;
wire \c2|Add0~109_sumout ;
wire \c2|Add0~110 ;
wire \c2|Add0~1_sumout ;
wire \c2|Add0~2 ;
wire \c2|Add0~45_sumout ;
wire \c2|Add0~46 ;
wire \c2|Add0~49_sumout ;
wire \c2|Add0~50 ;
wire \c2|Add0~53_sumout ;
wire \c2|Add0~54 ;
wire \c2|Add0~77_sumout ;
wire \c2|Add0~78 ;
wire \c2|Add0~65_sumout ;
wire \c2|Add0~66 ;
wire \c2|Add0~21_sumout ;
wire \c2|Add0~22 ;
wire \c2|Add0~25_sumout ;
wire \c2|Add0~26 ;
wire \c2|Add0~29_sumout ;
wire \c2|Add0~30 ;
wire \c2|Add0~33_sumout ;
wire \c2|Add0~34 ;
wire \c2|Add0~37_sumout ;
wire \c2|Add0~38 ;
wire \c2|Add0~41_sumout ;
wire \c2|Equal0~1_combout ;
wire \c2|Add0~42 ;
wire \c2|Add0~5_sumout ;
wire \c2|Add0~6 ;
wire \c2|Add0~9_sumout ;
wire \c2|Add0~10 ;
wire \c2|Add0~13_sumout ;
wire \c2|Add0~14 ;
wire \c2|Add0~17_sumout ;
wire \c2|Equal0~0_combout ;
wire \c2|Equal0~3_combout ;
wire \c2|Equal0~4_combout ;
wire \c2|Equal0~2_combout ;
wire \c2|Equal0~5_combout ;
wire \c2|Mux0~0_combout ;
wire \c2|Mux1~0_combout ;
wire \c2|Decoder0~1_combout ;
wire \c2|oSD~0_combout ;
wire \D1|c1|Selector4~0_combout ;
wire \D1|c1|current_state.S_ERASE~q ;
wire \D1|c1|black_count[0]~1_combout ;
wire \D1|c1|black_count[1]~0_combout ;
wire \D1|c1|Add1~0_combout ;
wire \D1|c1|black_count[2]~2_combout ;
wire \D1|c1|Add1~1_combout ;
wire \D1|c1|black_count[3]~3_combout ;
wire \D1|c1|Add1~2_combout ;
wire \D1|c1|black_count[4]~4_combout ;
wire \D1|c1|Equal1~0_combout ;
wire \D1|c1|Selector0~0_combout ;
wire \D1|c1|current_state.S_FinishErase~q ;
wire \D1|c1|current_state~10_combout ;
wire \D1|c1|current_state.S_IDLE~q ;
wire \D1|c1|count[0]~0_combout ;
wire \D1|c1|count[2]~3_combout ;
wire \D1|c1|count[3]~1_combout ;
wire \D1|c1|Selector6~0_combout ;
wire \D1|c1|Selector6~1_combout ;
wire \D1|c1|current_state.S_PLOT~q ;
wire \D1|c1|count[1]~4_combout ;
wire \D1|c1|Add0~0_combout ;
wire \D1|c1|count[4]~2_combout ;
wire \D1|c1|Equal0~0_combout ;
wire \D1|c1|Selector2~0_combout ;
wire \D1|c1|current_state.S_FinishDraw~q ;
wire \c2|Mux2~0_combout ;
wire \KEY[1]~input_o ;
wire \c2|Mux3~0_combout ;
wire \c2|Mux3~0_wirecell_combout ;
wire \c2|Decoder0~0_combout ;
wire \d2|Add0~5_sumout ;
wire \c2|move_left~0_combout ;
wire \d2|Add0~18 ;
wire \d2|Add0~13_sumout ;
wire \~GND~combout ;
wire \d2|x_final[3]~4_combout ;
wire \d2|x_final[3]~2_combout ;
wire \d2|Add0~14 ;
wire \d2|Add0~21_sumout ;
wire \d2|x_final[3]~1_combout ;
wire \d2|x_final[3]~0_combout ;
wire \c2|next_state~0_combout ;
wire \d2|x_final[3]~3_combout ;
wire \d2|Add0~6 ;
wire \d2|Add0~1_sumout ;
wire \d2|Add0~2 ;
wire \d2|Add0~9_sumout ;
wire \d2|Add0~10 ;
wire \d2|Add0~17_sumout ;
wire \D1|d1|x_start[5]~feeder_combout ;
wire \D1|d1|x_start[4]~0_combout ;
wire \D1|d1|y_final[2]~0_combout ;
wire \D1|d1|x_start[7]~feeder_combout ;
wire \c2|move_up~0_combout ;
wire \d2|y_final~3_combout ;
wire \d2|y_final[4]~2_combout ;
wire \d2|Add3~1_combout ;
wire \d2|y_final~5_combout ;
wire \d2|y_final[4]~4_combout ;
wire \d2|y_final~7_combout ;
wire \H3|light~7_combout ;
wire \d2|y_final[4]~0_combout ;
wire \d2|y_final~1_combout ;
wire \d2|Add3~2_combout ;
wire \d2|y_final~6_combout ;
wire \D1|d1|y_start[6]~feeder_combout ;
wire \D1|d1|y_start[5]~feeder_combout ;
wire \D1|VGA|LessThan3~0_combout ;
wire \D1|VGA|writeEn~0_combout ;
wire \D1|d1|first~0_combout ;
wire \D1|d1|first~q ;
wire \D1|d1|black_first~0_combout ;
wire \D1|d1|black_first~q ;
wire \D1|d1|black_count~0_combout ;
wire \D1|d1|black_count[1]~1_combout ;
wire \D1|d1|black_count~2_combout ;
wire \D1|d1|black_count~3_combout ;
wire \D1|d1|count~0_combout ;
wire \D1|d1|count[0]~1_combout ;
wire \D1|d1|count~2_combout ;
wire \D1|d1|count~3_combout ;
wire \D1|d1|y_final~1_combout ;
wire \D1|d1|count~4_combout ;
wire \D1|d1|black_count~4_combout ;
wire \D1|d1|y_final~2_combout ;
wire \D1|VGA|user_input_translator|Add1~1_combout ;
wire \D1|VGA|user_input_translator|Add1~0_combout ;
wire \D1|VGA|user_input_translator|Add0~10 ;
wire \D1|VGA|user_input_translator|Add0~14 ;
wire \D1|VGA|user_input_translator|Add0~18 ;
wire \D1|VGA|user_input_translator|Add0~22 ;
wire \D1|VGA|user_input_translator|Add0~26 ;
wire \D1|VGA|user_input_translator|Add0~30 ;
wire \D1|VGA|user_input_translator|Add0~34 ;
wire \D1|VGA|user_input_translator|Add0~38 ;
wire \D1|VGA|user_input_translator|Add0~6 ;
wire \D1|VGA|user_input_translator|Add0~1_sumout ;
wire \D1|VGA|user_input_translator|Add0~5_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~1_sumout ;
wire \SW[2]~input_o ;
wire \c2|Decoder0~2_combout ;
wire \D1|d1|color~0_combout ;
wire \D1|d1|x_final~0_combout ;
wire \D1|d1|x_final~1_combout ;
wire \D1|d1|x_start[2]~feeder_combout ;
wire \D1|d1|x_final[3]~feeder_combout ;
wire \D1|VGA|user_input_translator|Add0~9_sumout ;
wire \D1|VGA|user_input_translator|Add0~13_sumout ;
wire \D1|VGA|user_input_translator|Add0~17_sumout ;
wire \D1|VGA|user_input_translator|Add0~21_sumout ;
wire \D1|VGA|user_input_translator|Add0~25_sumout ;
wire \D1|VGA|user_input_translator|Add0~29_sumout ;
wire \D1|VGA|user_input_translator|Add0~33_sumout ;
wire \D1|VGA|user_input_translator|Add0~37_sumout ;
wire \D1|VGA|controller|xCounter[2]~DUPLICATE_q ;
wire \D1|VGA|controller|xCounter[6]~DUPLICATE_q ;
wire \D1|VGA|controller|controller_translator|Add1~9_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~13_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~17_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~21_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~25_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~29_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~33_sumout ;
wire \D1|VGA|controller|controller_translator|Add1~37_sumout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \SW[1]~input_o ;
wire \d2|color[1]~feeder_combout ;
wire \D1|d1|color~1_combout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a8 ;
wire \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \SW[0]~input_o ;
wire \D1|d1|color~2_combout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire \H0|light~0_combout ;
wire \H0|light~1_combout ;
wire \H0|light[6]~2_combout ;
wire \H1|light[0]~0_combout ;
wire \H1|light[1]~1_combout ;
wire \H1|light[2]~2_combout ;
wire \H1|light[3]~3_combout ;
wire \H1|light[4]~4_combout ;
wire \H1|light[5]~5_combout ;
wire \H1|light[6]~6_combout ;
wire \H2|light~0_combout ;
wire \H2|light~1_combout ;
wire \d2|Add3~0_combout ;
wire \H3|light~0_combout ;
wire \H3|light~1_combout ;
wire \H3|light~2_combout ;
wire \H3|light~3_combout ;
wire \H3|light~4_combout ;
wire \H3|light~5_combout ;
wire \H3|light~6_combout ;
wire \H4|light[0]~0_combout ;
wire \H4|light[1]~1_combout ;
wire \H4|light[2]~2_combout ;
wire \H4|light[3]~3_combout ;
wire \H4|light[4]~4_combout ;
wire \H4|light[5]~5_combout ;
wire \H4|light[6]~6_combout ;
wire [5:0] \D1|VGA|mypll|altpll_component|auto_generated|clk ;
wire [3:0] \D1|d1|count ;
wire [2:0] \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [6:0] \D1|d1|y_final ;
wire [6:0] \d2|y_final ;
wire [6:0] \D1|d1|y_start ;
wire [2:0] \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [3:0] \D1|d1|black_count ;
wire [4:0] \D1|c1|count ;
wire [2:0] \D1|d1|color ;
wire [27:0] \c2|count ;
wire [9:0] \D1|VGA|controller|xCounter ;
wire [2:0] \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [7:0] \D1|d1|x_final ;
wire [2:0] \d2|color ;
wire [7:0] \D1|d1|x_start ;
wire [7:0] \d2|x_final ;
wire [9:0] \D1|VGA|controller|yCounter ;
wire [3:0] \c2|current_state ;
wire [4:0] \D1|c1|black_count ;
wire [1:0] \D1|VGA|VideoMemory|auto_generated|out_address_reg_b ;
wire [2:0] \D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [1:0] \D1|VGA|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w ;
wire [2:0] \D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w ;

wire [0:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \D1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \D1|VGA|VideoMemory|auto_generated|ram_block1a8  = \D1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \D1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \D1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_HS~output (
	.i(\D1|VGA|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_VS~output (
	.i(\D1|VGA|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\D1|VGA|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC_N~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC_N~output .bus_hold = "false";
defparam \VGA_SYNC_N~output .open_drain_output = "false";
defparam \VGA_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N19
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N53
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N36
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N2
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N19
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\H0|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\H0|light~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\H0|light~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\H0|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\H0|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\H0|light[6]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\H1|light[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\H1|light[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\H1|light[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\H1|light[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\H1|light[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\H1|light[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(\H1|light[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\H2|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\H2|light~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\H2|light~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\H2|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\H2|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\d2|Add3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(!\H3|light~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(!\H3|light~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\H3|light~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\H3|light~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\H3|light~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\H3|light~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(\H3|light~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(\H4|light[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(\H4|light[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(\H4|light[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(\H4|light[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(\H4|light[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(\H4|light[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(\H4|light[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\D1|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\D1|VGA|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\D1|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \D1|VGA|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\D1|VGA|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N0
cyclonev_lcell_comb \D1|VGA|controller|Add0~37 (
// Equation(s):
// \D1|VGA|controller|Add0~37_sumout  = SUM(( \D1|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \D1|VGA|controller|Add0~38  = CARRY(( \D1|VGA|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~37_sumout ),
	.cout(\D1|VGA|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~37 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \D1|VGA|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X72_Y12_N28
dffeas \D1|VGA|controller|xCounter[9]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N48
cyclonev_lcell_comb \D1|VGA|controller|Equal0~0 (
// Equation(s):
// \D1|VGA|controller|Equal0~0_combout  = ( !\D1|VGA|controller|xCounter [7] & ( (\D1|VGA|controller|xCounter [3] & (\D1|VGA|controller|xCounter [8] & (\D1|VGA|controller|xCounter[9]~DUPLICATE_q  & \D1|VGA|controller|xCounter [2]))) ) )

	.dataa(!\D1|VGA|controller|xCounter [3]),
	.datab(!\D1|VGA|controller|xCounter [8]),
	.datac(!\D1|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datad(!\D1|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|xCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Equal0~0 .extended_lut = "off";
defparam \D1|VGA|controller|Equal0~0 .lut_mask = 64'h0001000100000000;
defparam \D1|VGA|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N57
cyclonev_lcell_comb \D1|VGA|controller|Equal0~1 (
// Equation(s):
// \D1|VGA|controller|Equal0~1_combout  = ( \D1|VGA|controller|xCounter [1] & ( !\D1|VGA|controller|xCounter [6] & ( (\D1|VGA|controller|xCounter [0] & !\D1|VGA|controller|xCounter [5]) ) ) )

	.dataa(!\D1|VGA|controller|xCounter [0]),
	.datab(gnd),
	.datac(!\D1|VGA|controller|xCounter [5]),
	.datad(gnd),
	.datae(!\D1|VGA|controller|xCounter [1]),
	.dataf(!\D1|VGA|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Equal0~1 .extended_lut = "off";
defparam \D1|VGA|controller|Equal0~1 .lut_mask = 64'h0000505000000000;
defparam \D1|VGA|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N15
cyclonev_lcell_comb \D1|VGA|controller|Equal0~2 (
// Equation(s):
// \D1|VGA|controller|Equal0~2_combout  = ( \D1|VGA|controller|xCounter [4] & ( (\D1|VGA|controller|Equal0~0_combout  & \D1|VGA|controller|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|VGA|controller|Equal0~0_combout ),
	.datad(!\D1|VGA|controller|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Equal0~2 .extended_lut = "off";
defparam \D1|VGA|controller|Equal0~2 .lut_mask = 64'h00000000000F000F;
defparam \D1|VGA|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N1
dffeas \D1|VGA|controller|xCounter[0] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[0] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N3
cyclonev_lcell_comb \D1|VGA|controller|Add0~33 (
// Equation(s):
// \D1|VGA|controller|Add0~33_sumout  = SUM(( \D1|VGA|controller|xCounter [1] ) + ( GND ) + ( \D1|VGA|controller|Add0~38  ))
// \D1|VGA|controller|Add0~34  = CARRY(( \D1|VGA|controller|xCounter [1] ) + ( GND ) + ( \D1|VGA|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~33_sumout ),
	.cout(\D1|VGA|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~33 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N5
dffeas \D1|VGA|controller|xCounter[1] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[1] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N6
cyclonev_lcell_comb \D1|VGA|controller|Add0~1 (
// Equation(s):
// \D1|VGA|controller|Add0~1_sumout  = SUM(( \D1|VGA|controller|xCounter [2] ) + ( GND ) + ( \D1|VGA|controller|Add0~34  ))
// \D1|VGA|controller|Add0~2  = CARRY(( \D1|VGA|controller|xCounter [2] ) + ( GND ) + ( \D1|VGA|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~1_sumout ),
	.cout(\D1|VGA|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~1 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N8
dffeas \D1|VGA|controller|xCounter[2] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[2] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N9
cyclonev_lcell_comb \D1|VGA|controller|Add0~5 (
// Equation(s):
// \D1|VGA|controller|Add0~5_sumout  = SUM(( \D1|VGA|controller|xCounter [3] ) + ( GND ) + ( \D1|VGA|controller|Add0~2  ))
// \D1|VGA|controller|Add0~6  = CARRY(( \D1|VGA|controller|xCounter [3] ) + ( GND ) + ( \D1|VGA|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~5_sumout ),
	.cout(\D1|VGA|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~5 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N10
dffeas \D1|VGA|controller|xCounter[3] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[3] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N12
cyclonev_lcell_comb \D1|VGA|controller|Add0~9 (
// Equation(s):
// \D1|VGA|controller|Add0~9_sumout  = SUM(( \D1|VGA|controller|xCounter [4] ) + ( GND ) + ( \D1|VGA|controller|Add0~6  ))
// \D1|VGA|controller|Add0~10  = CARRY(( \D1|VGA|controller|xCounter [4] ) + ( GND ) + ( \D1|VGA|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~9_sumout ),
	.cout(\D1|VGA|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~9 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N13
dffeas \D1|VGA|controller|xCounter[4] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[4] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N15
cyclonev_lcell_comb \D1|VGA|controller|Add0~13 (
// Equation(s):
// \D1|VGA|controller|Add0~13_sumout  = SUM(( \D1|VGA|controller|xCounter [5] ) + ( GND ) + ( \D1|VGA|controller|Add0~10  ))
// \D1|VGA|controller|Add0~14  = CARRY(( \D1|VGA|controller|xCounter [5] ) + ( GND ) + ( \D1|VGA|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~13_sumout ),
	.cout(\D1|VGA|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~13 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N16
dffeas \D1|VGA|controller|xCounter[5] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[5] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N18
cyclonev_lcell_comb \D1|VGA|controller|Add0~17 (
// Equation(s):
// \D1|VGA|controller|Add0~17_sumout  = SUM(( \D1|VGA|controller|xCounter [6] ) + ( GND ) + ( \D1|VGA|controller|Add0~14  ))
// \D1|VGA|controller|Add0~18  = CARRY(( \D1|VGA|controller|xCounter [6] ) + ( GND ) + ( \D1|VGA|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~17_sumout ),
	.cout(\D1|VGA|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~17 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N20
dffeas \D1|VGA|controller|xCounter[6] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[6] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N21
cyclonev_lcell_comb \D1|VGA|controller|Add0~29 (
// Equation(s):
// \D1|VGA|controller|Add0~29_sumout  = SUM(( \D1|VGA|controller|xCounter [7] ) + ( GND ) + ( \D1|VGA|controller|Add0~18  ))
// \D1|VGA|controller|Add0~30  = CARRY(( \D1|VGA|controller|xCounter [7] ) + ( GND ) + ( \D1|VGA|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~29_sumout ),
	.cout(\D1|VGA|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~29 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N22
dffeas \D1|VGA|controller|xCounter[7] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[7] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N24
cyclonev_lcell_comb \D1|VGA|controller|Add0~25 (
// Equation(s):
// \D1|VGA|controller|Add0~25_sumout  = SUM(( \D1|VGA|controller|xCounter [8] ) + ( GND ) + ( \D1|VGA|controller|Add0~30  ))
// \D1|VGA|controller|Add0~26  = CARRY(( \D1|VGA|controller|xCounter [8] ) + ( GND ) + ( \D1|VGA|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~25_sumout ),
	.cout(\D1|VGA|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~25 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N25
dffeas \D1|VGA|controller|xCounter[8] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[8] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N27
cyclonev_lcell_comb \D1|VGA|controller|Add0~21 (
// Equation(s):
// \D1|VGA|controller|Add0~21_sumout  = SUM(( \D1|VGA|controller|xCounter [9] ) + ( GND ) + ( \D1|VGA|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add0~21 .extended_lut = "off";
defparam \D1|VGA|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N29
dffeas \D1|VGA|controller|xCounter[9] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[9] .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N45
cyclonev_lcell_comb \D1|VGA|controller|VGA_HS1~0 (
// Equation(s):
// \D1|VGA|controller|VGA_HS1~0_combout  = ( \D1|VGA|controller|xCounter [3] & ( \D1|VGA|controller|xCounter [2] & ( \D1|VGA|controller|xCounter [4] ) ) ) # ( !\D1|VGA|controller|xCounter [3] & ( \D1|VGA|controller|xCounter [2] & ( 
// \D1|VGA|controller|xCounter [4] ) ) ) # ( \D1|VGA|controller|xCounter [3] & ( !\D1|VGA|controller|xCounter [2] & ( \D1|VGA|controller|xCounter [4] ) ) ) # ( !\D1|VGA|controller|xCounter [3] & ( !\D1|VGA|controller|xCounter [2] & ( 
// (\D1|VGA|controller|xCounter [1] & (\D1|VGA|controller|xCounter [4] & \D1|VGA|controller|xCounter [0])) ) ) )

	.dataa(!\D1|VGA|controller|xCounter [1]),
	.datab(gnd),
	.datac(!\D1|VGA|controller|xCounter [4]),
	.datad(!\D1|VGA|controller|xCounter [0]),
	.datae(!\D1|VGA|controller|xCounter [3]),
	.dataf(!\D1|VGA|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_HS1~0 .extended_lut = "off";
defparam \D1|VGA|controller|VGA_HS1~0 .lut_mask = 64'h00050F0F0F0F0F0F;
defparam \D1|VGA|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N30
cyclonev_lcell_comb \D1|VGA|controller|VGA_HS1~1 (
// Equation(s):
// \D1|VGA|controller|VGA_HS1~1_combout  = ( \D1|VGA|controller|xCounter [8] & ( \D1|VGA|controller|xCounter [5] ) ) # ( !\D1|VGA|controller|xCounter [8] & ( \D1|VGA|controller|xCounter [5] & ( (!\D1|VGA|controller|xCounter [9]) # 
// ((!\D1|VGA|controller|xCounter [7]) # ((\D1|VGA|controller|xCounter [6] & \D1|VGA|controller|VGA_HS1~0_combout ))) ) ) ) # ( \D1|VGA|controller|xCounter [8] & ( !\D1|VGA|controller|xCounter [5] ) ) # ( !\D1|VGA|controller|xCounter [8] & ( 
// !\D1|VGA|controller|xCounter [5] & ( (!\D1|VGA|controller|xCounter [9]) # ((!\D1|VGA|controller|xCounter [7]) # ((!\D1|VGA|controller|xCounter [6] & !\D1|VGA|controller|VGA_HS1~0_combout ))) ) ) )

	.dataa(!\D1|VGA|controller|xCounter [9]),
	.datab(!\D1|VGA|controller|xCounter [7]),
	.datac(!\D1|VGA|controller|xCounter [6]),
	.datad(!\D1|VGA|controller|VGA_HS1~0_combout ),
	.datae(!\D1|VGA|controller|xCounter [8]),
	.dataf(!\D1|VGA|controller|xCounter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_HS1~1 .extended_lut = "off";
defparam \D1|VGA|controller|VGA_HS1~1 .lut_mask = 64'hFEEEFFFFEEEFFFFF;
defparam \D1|VGA|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N31
dffeas \D1|VGA|controller|VGA_HS1 (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \D1|VGA|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X57_Y13_N33
cyclonev_lcell_comb \D1|VGA|controller|VGA_HS~feeder (
// Equation(s):
// \D1|VGA|controller|VGA_HS~feeder_combout  = ( \D1|VGA|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_HS~feeder .extended_lut = "off";
defparam \D1|VGA|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|VGA|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X57_Y13_N35
dffeas \D1|VGA|controller|VGA_HS (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|VGA_HS .is_wysiwyg = "true";
defparam \D1|VGA|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N30
cyclonev_lcell_comb \D1|VGA|controller|Add1~9 (
// Equation(s):
// \D1|VGA|controller|Add1~9_sumout  = SUM(( \D1|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \D1|VGA|controller|Add1~10  = CARRY(( \D1|VGA|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~9_sumout ),
	.cout(\D1|VGA|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~9 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \D1|VGA|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N42
cyclonev_lcell_comb \D1|VGA|controller|Add1~29 (
// Equation(s):
// \D1|VGA|controller|Add1~29_sumout  = SUM(( \D1|VGA|controller|yCounter [4] ) + ( GND ) + ( \D1|VGA|controller|Add1~34  ))
// \D1|VGA|controller|Add1~30  = CARRY(( \D1|VGA|controller|yCounter [4] ) + ( GND ) + ( \D1|VGA|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~29_sumout ),
	.cout(\D1|VGA|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~29 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N45
cyclonev_lcell_comb \D1|VGA|controller|Add1~25 (
// Equation(s):
// \D1|VGA|controller|Add1~25_sumout  = SUM(( \D1|VGA|controller|yCounter [5] ) + ( GND ) + ( \D1|VGA|controller|Add1~30  ))
// \D1|VGA|controller|Add1~26  = CARRY(( \D1|VGA|controller|yCounter [5] ) + ( GND ) + ( \D1|VGA|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~25_sumout ),
	.cout(\D1|VGA|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~25 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N46
dffeas \D1|VGA|controller|yCounter[5] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[5] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N48
cyclonev_lcell_comb \D1|VGA|controller|Add1~21 (
// Equation(s):
// \D1|VGA|controller|Add1~21_sumout  = SUM(( \D1|VGA|controller|yCounter [6] ) + ( GND ) + ( \D1|VGA|controller|Add1~26  ))
// \D1|VGA|controller|Add1~22  = CARRY(( \D1|VGA|controller|yCounter [6] ) + ( GND ) + ( \D1|VGA|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~21_sumout ),
	.cout(\D1|VGA|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~21 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N49
dffeas \D1|VGA|controller|yCounter[6] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[6] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N51
cyclonev_lcell_comb \D1|VGA|controller|Add1~17 (
// Equation(s):
// \D1|VGA|controller|Add1~17_sumout  = SUM(( \D1|VGA|controller|yCounter [7] ) + ( GND ) + ( \D1|VGA|controller|Add1~22  ))
// \D1|VGA|controller|Add1~18  = CARRY(( \D1|VGA|controller|yCounter [7] ) + ( GND ) + ( \D1|VGA|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~17_sumout ),
	.cout(\D1|VGA|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~17 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N53
dffeas \D1|VGA|controller|yCounter[7] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[7] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N54
cyclonev_lcell_comb \D1|VGA|controller|Add1~13 (
// Equation(s):
// \D1|VGA|controller|Add1~13_sumout  = SUM(( \D1|VGA|controller|yCounter [8] ) + ( GND ) + ( \D1|VGA|controller|Add1~18  ))
// \D1|VGA|controller|Add1~14  = CARRY(( \D1|VGA|controller|yCounter [8] ) + ( GND ) + ( \D1|VGA|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~13_sumout ),
	.cout(\D1|VGA|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~13 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N55
dffeas \D1|VGA|controller|yCounter[8] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[8] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N57
cyclonev_lcell_comb \D1|VGA|controller|Add1~1 (
// Equation(s):
// \D1|VGA|controller|Add1~1_sumout  = SUM(( \D1|VGA|controller|yCounter [9] ) + ( GND ) + ( \D1|VGA|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~1 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N59
dffeas \D1|VGA|controller|yCounter[9] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[9] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N18
cyclonev_lcell_comb \D1|VGA|controller|always1~1 (
// Equation(s):
// \D1|VGA|controller|always1~1_combout  = ( !\D1|VGA|controller|yCounter [5] & ( \D1|VGA|controller|yCounter [9] & ( (!\D1|VGA|controller|yCounter [6] & (!\D1|VGA|controller|yCounter [7] & !\D1|VGA|controller|yCounter [8])) ) ) )

	.dataa(gnd),
	.datab(!\D1|VGA|controller|yCounter [6]),
	.datac(!\D1|VGA|controller|yCounter [7]),
	.datad(!\D1|VGA|controller|yCounter [8]),
	.datae(!\D1|VGA|controller|yCounter [5]),
	.dataf(!\D1|VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|always1~1 .extended_lut = "off";
defparam \D1|VGA|controller|always1~1 .lut_mask = 64'h00000000C0000000;
defparam \D1|VGA|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N34
dffeas \D1|VGA|controller|yCounter[1]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N27
cyclonev_lcell_comb \D1|VGA|controller|always1~2 (
// Equation(s):
// \D1|VGA|controller|always1~2_combout  = ( \D1|VGA|controller|yCounter [2] & ( !\D1|VGA|controller|yCounter [4] & ( (!\D1|VGA|controller|yCounter [0] & (\D1|VGA|controller|yCounter [3] & !\D1|VGA|controller|yCounter[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\D1|VGA|controller|yCounter [0]),
	.datac(!\D1|VGA|controller|yCounter [3]),
	.datad(!\D1|VGA|controller|yCounter[1]~DUPLICATE_q ),
	.datae(!\D1|VGA|controller|yCounter [2]),
	.dataf(!\D1|VGA|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|always1~2 .extended_lut = "off";
defparam \D1|VGA|controller|always1~2 .lut_mask = 64'h00000C0000000000;
defparam \D1|VGA|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N12
cyclonev_lcell_comb \D1|VGA|controller|always1~3 (
// Equation(s):
// \D1|VGA|controller|always1~3_combout  = ( \D1|VGA|controller|xCounter [4] & ( (\D1|VGA|controller|Equal0~1_combout  & (\D1|VGA|controller|Equal0~0_combout  & (\D1|VGA|controller|always1~1_combout  & \D1|VGA|controller|always1~2_combout ))) ) )

	.dataa(!\D1|VGA|controller|Equal0~1_combout ),
	.datab(!\D1|VGA|controller|Equal0~0_combout ),
	.datac(!\D1|VGA|controller|always1~1_combout ),
	.datad(!\D1|VGA|controller|always1~2_combout ),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|xCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|always1~3 .extended_lut = "off";
defparam \D1|VGA|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \D1|VGA|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N32
dffeas \D1|VGA|controller|yCounter[0] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[0] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N33
cyclonev_lcell_comb \D1|VGA|controller|Add1~5 (
// Equation(s):
// \D1|VGA|controller|Add1~5_sumout  = SUM(( \D1|VGA|controller|yCounter [1] ) + ( GND ) + ( \D1|VGA|controller|Add1~10  ))
// \D1|VGA|controller|Add1~6  = CARRY(( \D1|VGA|controller|yCounter [1] ) + ( GND ) + ( \D1|VGA|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~5_sumout ),
	.cout(\D1|VGA|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~5 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N35
dffeas \D1|VGA|controller|yCounter[1] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[1] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N36
cyclonev_lcell_comb \D1|VGA|controller|Add1~37 (
// Equation(s):
// \D1|VGA|controller|Add1~37_sumout  = SUM(( \D1|VGA|controller|yCounter [2] ) + ( GND ) + ( \D1|VGA|controller|Add1~6  ))
// \D1|VGA|controller|Add1~38  = CARRY(( \D1|VGA|controller|yCounter [2] ) + ( GND ) + ( \D1|VGA|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~37_sumout ),
	.cout(\D1|VGA|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~37 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N38
dffeas \D1|VGA|controller|yCounter[2] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[2] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N39
cyclonev_lcell_comb \D1|VGA|controller|Add1~33 (
// Equation(s):
// \D1|VGA|controller|Add1~33_sumout  = SUM(( \D1|VGA|controller|yCounter [3] ) + ( GND ) + ( \D1|VGA|controller|Add1~38  ))
// \D1|VGA|controller|Add1~34  = CARRY(( \D1|VGA|controller|yCounter [3] ) + ( GND ) + ( \D1|VGA|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|Add1~33_sumout ),
	.cout(\D1|VGA|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|Add1~33 .extended_lut = "off";
defparam \D1|VGA|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \D1|VGA|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N41
dffeas \D1|VGA|controller|yCounter[3] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[3] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N44
dffeas \D1|VGA|controller|yCounter[4] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[4] .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N3
cyclonev_lcell_comb \D1|VGA|controller|always1~0 (
// Equation(s):
// \D1|VGA|controller|always1~0_combout  = ( \D1|VGA|controller|yCounter [3] & ( (!\D1|VGA|controller|yCounter [4] & \D1|VGA|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|VGA|controller|yCounter [4]),
	.datad(!\D1|VGA|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|yCounter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|always1~0 .extended_lut = "off";
defparam \D1|VGA|controller|always1~0 .lut_mask = 64'h0000000000F000F0;
defparam \D1|VGA|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N9
cyclonev_lcell_comb \D1|VGA|controller|VGA_VS1~0 (
// Equation(s):
// \D1|VGA|controller|VGA_VS1~0_combout  = ( \D1|VGA|controller|yCounter [5] & ( \D1|VGA|controller|yCounter [7] & ( (\D1|VGA|controller|yCounter [8] & \D1|VGA|controller|yCounter [6]) ) ) )

	.dataa(gnd),
	.datab(!\D1|VGA|controller|yCounter [8]),
	.datac(!\D1|VGA|controller|yCounter [6]),
	.datad(gnd),
	.datae(!\D1|VGA|controller|yCounter [5]),
	.dataf(!\D1|VGA|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_VS1~0 .extended_lut = "off";
defparam \D1|VGA|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000303;
defparam \D1|VGA|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y12_N0
cyclonev_lcell_comb \D1|VGA|controller|VGA_VS1~1 (
// Equation(s):
// \D1|VGA|controller|VGA_VS1~1_combout  = ( \D1|VGA|controller|yCounter [9] ) # ( !\D1|VGA|controller|yCounter [9] & ( (!\D1|VGA|controller|always1~0_combout ) # ((!\D1|VGA|controller|VGA_VS1~0_combout ) # (!\D1|VGA|controller|yCounter [0] $ 
// (\D1|VGA|controller|yCounter [1]))) ) )

	.dataa(!\D1|VGA|controller|always1~0_combout ),
	.datab(!\D1|VGA|controller|yCounter [0]),
	.datac(!\D1|VGA|controller|yCounter [1]),
	.datad(!\D1|VGA|controller|VGA_VS1~0_combout ),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_VS1~1 .extended_lut = "off";
defparam \D1|VGA|controller|VGA_VS1~1 .lut_mask = 64'hFFEBFFEBFFFFFFFF;
defparam \D1|VGA|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y12_N2
dffeas \D1|VGA|controller|VGA_VS1 (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \D1|VGA|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y14_N2
dffeas \D1|VGA|controller|VGA_VS (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|VGA|controller|VGA_VS1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|VGA_VS .is_wysiwyg = "true";
defparam \D1|VGA|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y12_N36
cyclonev_lcell_comb \D1|VGA|controller|VGA_BLANK1~0 (
// Equation(s):
// \D1|VGA|controller|VGA_BLANK1~0_combout  = ( !\D1|VGA|controller|yCounter [9] & ( \D1|VGA|controller|xCounter [8] & ( (!\D1|VGA|controller|xCounter [9] & !\D1|VGA|controller|VGA_VS1~0_combout ) ) ) ) # ( !\D1|VGA|controller|yCounter [9] & ( 
// !\D1|VGA|controller|xCounter [8] & ( (!\D1|VGA|controller|VGA_VS1~0_combout  & ((!\D1|VGA|controller|xCounter [9]) # (!\D1|VGA|controller|xCounter [7]))) ) ) )

	.dataa(!\D1|VGA|controller|xCounter [9]),
	.datab(!\D1|VGA|controller|xCounter [7]),
	.datac(!\D1|VGA|controller|VGA_VS1~0_combout ),
	.datad(gnd),
	.datae(!\D1|VGA|controller|yCounter [9]),
	.dataf(!\D1|VGA|controller|xCounter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \D1|VGA|controller|VGA_BLANK1~0 .lut_mask = 64'hE0E00000A0A00000;
defparam \D1|VGA|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y12_N37
dffeas \D1|VGA|controller|VGA_BLANK1 (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \D1|VGA|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y12_N33
cyclonev_lcell_comb \D1|VGA|controller|VGA_BLANK~feeder (
// Equation(s):
// \D1|VGA|controller|VGA_BLANK~feeder_combout  = ( \D1|VGA|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \D1|VGA|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|VGA|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y12_N34
dffeas \D1|VGA|controller|VGA_BLANK (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \D1|VGA|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N52
dffeas \D1|VGA|controller|yCounter[7]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N43
dffeas \D1|VGA|controller|yCounter[4]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N37
dffeas \D1|VGA|controller|yCounter[2]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y12_N40
dffeas \D1|VGA|controller|yCounter[3]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\D1|VGA|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|yCounter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|yCounter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N0
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~9 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~9_sumout  = SUM(( !\D1|VGA|controller|xCounter [7] $ (!\D1|VGA|controller|yCounter[2]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \D1|VGA|controller|controller_translator|Add1~10  = CARRY(( !\D1|VGA|controller|xCounter [7] $ (!\D1|VGA|controller|yCounter[2]~DUPLICATE_q ) ) + ( !VCC ) + ( !VCC ))
// \D1|VGA|controller|controller_translator|Add1~11  = SHARE((\D1|VGA|controller|xCounter [7] & \D1|VGA|controller|yCounter[2]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\D1|VGA|controller|xCounter [7]),
	.datac(!\D1|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~9_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~10 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~9 .lut_mask = 64'h0000030300003C3C;
defparam \D1|VGA|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N3
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~13 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~13_sumout  = SUM(( !\D1|VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\D1|VGA|controller|xCounter [8]) ) + ( \D1|VGA|controller|controller_translator|Add1~11  ) + ( 
// \D1|VGA|controller|controller_translator|Add1~10  ))
// \D1|VGA|controller|controller_translator|Add1~14  = CARRY(( !\D1|VGA|controller|yCounter[3]~DUPLICATE_q  $ (!\D1|VGA|controller|xCounter [8]) ) + ( \D1|VGA|controller|controller_translator|Add1~11  ) + ( \D1|VGA|controller|controller_translator|Add1~10  
// ))
// \D1|VGA|controller|controller_translator|Add1~15  = SHARE((\D1|VGA|controller|yCounter[3]~DUPLICATE_q  & \D1|VGA|controller|xCounter [8]))

	.dataa(!\D1|VGA|controller|yCounter[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\D1|VGA|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~10 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~13_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~14 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~13 .lut_mask = 64'h0000050500005A5A;
defparam \D1|VGA|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N6
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~17 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~17_sumout  = SUM(( !\D1|VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\D1|VGA|controller|yCounter[2]~DUPLICATE_q  $ (\D1|VGA|controller|yCounter[4]~DUPLICATE_q )) ) + ( 
// \D1|VGA|controller|controller_translator|Add1~15  ) + ( \D1|VGA|controller|controller_translator|Add1~14  ))
// \D1|VGA|controller|controller_translator|Add1~18  = CARRY(( !\D1|VGA|controller|xCounter[9]~DUPLICATE_q  $ (!\D1|VGA|controller|yCounter[2]~DUPLICATE_q  $ (\D1|VGA|controller|yCounter[4]~DUPLICATE_q )) ) + ( 
// \D1|VGA|controller|controller_translator|Add1~15  ) + ( \D1|VGA|controller|controller_translator|Add1~14  ))
// \D1|VGA|controller|controller_translator|Add1~19  = SHARE((!\D1|VGA|controller|xCounter[9]~DUPLICATE_q  & (\D1|VGA|controller|yCounter[2]~DUPLICATE_q  & \D1|VGA|controller|yCounter[4]~DUPLICATE_q )) # (\D1|VGA|controller|xCounter[9]~DUPLICATE_q  & 
// ((\D1|VGA|controller|yCounter[4]~DUPLICATE_q ) # (\D1|VGA|controller|yCounter[2]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\D1|VGA|controller|xCounter[9]~DUPLICATE_q ),
	.datac(!\D1|VGA|controller|yCounter[2]~DUPLICATE_q ),
	.datad(!\D1|VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~14 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~17_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~18 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \D1|VGA|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N9
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~21 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~21_sumout  = SUM(( !\D1|VGA|controller|yCounter [5] $ (!\D1|VGA|controller|yCounter [3]) ) + ( \D1|VGA|controller|controller_translator|Add1~19  ) + ( \D1|VGA|controller|controller_translator|Add1~18  ))
// \D1|VGA|controller|controller_translator|Add1~22  = CARRY(( !\D1|VGA|controller|yCounter [5] $ (!\D1|VGA|controller|yCounter [3]) ) + ( \D1|VGA|controller|controller_translator|Add1~19  ) + ( \D1|VGA|controller|controller_translator|Add1~18  ))
// \D1|VGA|controller|controller_translator|Add1~23  = SHARE((\D1|VGA|controller|yCounter [5] & \D1|VGA|controller|yCounter [3]))

	.dataa(!\D1|VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\D1|VGA|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~18 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~21_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~22 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \D1|VGA|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N12
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~25 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~25_sumout  = SUM(( !\D1|VGA|controller|yCounter [6] $ (!\D1|VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \D1|VGA|controller|controller_translator|Add1~23  ) + ( 
// \D1|VGA|controller|controller_translator|Add1~22  ))
// \D1|VGA|controller|controller_translator|Add1~26  = CARRY(( !\D1|VGA|controller|yCounter [6] $ (!\D1|VGA|controller|yCounter[4]~DUPLICATE_q ) ) + ( \D1|VGA|controller|controller_translator|Add1~23  ) + ( \D1|VGA|controller|controller_translator|Add1~22  
// ))
// \D1|VGA|controller|controller_translator|Add1~27  = SHARE((\D1|VGA|controller|yCounter [6] & \D1|VGA|controller|yCounter[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\D1|VGA|controller|yCounter [6]),
	.datac(gnd),
	.datad(!\D1|VGA|controller|yCounter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~22 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~25_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~26 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~25 .lut_mask = 64'h00000033000033CC;
defparam \D1|VGA|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N15
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~29 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~29_sumout  = SUM(( !\D1|VGA|controller|yCounter [5] $ (!\D1|VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \D1|VGA|controller|controller_translator|Add1~27  ) + ( 
// \D1|VGA|controller|controller_translator|Add1~26  ))
// \D1|VGA|controller|controller_translator|Add1~30  = CARRY(( !\D1|VGA|controller|yCounter [5] $ (!\D1|VGA|controller|yCounter[7]~DUPLICATE_q ) ) + ( \D1|VGA|controller|controller_translator|Add1~27  ) + ( \D1|VGA|controller|controller_translator|Add1~26  
// ))
// \D1|VGA|controller|controller_translator|Add1~31  = SHARE((\D1|VGA|controller|yCounter [5] & \D1|VGA|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(!\D1|VGA|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\D1|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~26 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~29_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~30 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~29 .lut_mask = 64'h0000050500005A5A;
defparam \D1|VGA|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N18
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~33 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~33_sumout  = SUM(( !\D1|VGA|controller|yCounter [6] $ (!\D1|VGA|controller|yCounter [8]) ) + ( \D1|VGA|controller|controller_translator|Add1~31  ) + ( \D1|VGA|controller|controller_translator|Add1~30  ))
// \D1|VGA|controller|controller_translator|Add1~34  = CARRY(( !\D1|VGA|controller|yCounter [6] $ (!\D1|VGA|controller|yCounter [8]) ) + ( \D1|VGA|controller|controller_translator|Add1~31  ) + ( \D1|VGA|controller|controller_translator|Add1~30  ))
// \D1|VGA|controller|controller_translator|Add1~35  = SHARE((\D1|VGA|controller|yCounter [6] & \D1|VGA|controller|yCounter [8]))

	.dataa(gnd),
	.datab(!\D1|VGA|controller|yCounter [6]),
	.datac(!\D1|VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~30 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~33_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~34 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~33 .lut_mask = 64'h0000030300003C3C;
defparam \D1|VGA|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N21
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~37 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~37_sumout  = SUM(( \D1|VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \D1|VGA|controller|controller_translator|Add1~35  ) + ( \D1|VGA|controller|controller_translator|Add1~34  ))
// \D1|VGA|controller|controller_translator|Add1~38  = CARRY(( \D1|VGA|controller|yCounter[7]~DUPLICATE_q  ) + ( \D1|VGA|controller|controller_translator|Add1~35  ) + ( \D1|VGA|controller|controller_translator|Add1~34  ))
// \D1|VGA|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\D1|VGA|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~34 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~37_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~38 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \D1|VGA|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N24
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~1 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~1_sumout  = SUM(( \D1|VGA|controller|yCounter [8] ) + ( \D1|VGA|controller|controller_translator|Add1~39  ) + ( \D1|VGA|controller|controller_translator|Add1~38  ))
// \D1|VGA|controller|controller_translator|Add1~2  = CARRY(( \D1|VGA|controller|yCounter [8] ) + ( \D1|VGA|controller|controller_translator|Add1~39  ) + ( \D1|VGA|controller|controller_translator|Add1~38  ))
// \D1|VGA|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|VGA|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~38 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~1_sumout ),
	.cout(\D1|VGA|controller|controller_translator|Add1~2 ),
	.shareout(\D1|VGA|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \D1|VGA|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y12_N27
cyclonev_lcell_comb \D1|VGA|controller|controller_translator|Add1~5 (
// Equation(s):
// \D1|VGA|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \D1|VGA|controller|controller_translator|Add1~3  ) + ( \D1|VGA|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|controller|controller_translator|Add1~2 ),
	.sharein(\D1|VGA|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\D1|VGA|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \D1|VGA|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \D1|VGA|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X75_Y12_N26
dffeas \D1|VGA|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|VGA|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \D1|VGA|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N2
dffeas \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|VGA|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N9
cyclonev_lcell_comb \c2|next_state~1 (
// Equation(s):
// \c2|next_state~1_combout  = ( !\SW[6]~input_o  & ( (!\SW[8]~input_o  & (!\SW[7]~input_o  & !\SW[9]~input_o )) ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|next_state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|next_state~1 .extended_lut = "off";
defparam \c2|next_state~1 .lut_mask = 64'h8080808000000000;
defparam \c2|next_state~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \c2|Add0~61 (
// Equation(s):
// \c2|Add0~61_sumout  = SUM(( \c2|count [0] ) + ( VCC ) + ( !VCC ))
// \c2|Add0~62  = CARRY(( \c2|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~61_sumout ),
	.cout(\c2|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~61 .extended_lut = "off";
defparam \c2|Add0~61 .lut_mask = 64'h0000000000000F0F;
defparam \c2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N48
cyclonev_lcell_comb \c2|count[3]~0 (
// Equation(s):
// \c2|count[3]~0_combout  = ( \c2|Equal0~5_combout  & ( \KEY[0]~input_o  ) ) # ( !\c2|Equal0~5_combout  & ( \KEY[0]~input_o  & ( ((!\c2|current_state [1]) # ((!\c2|current_state [3]) # (!\c2|current_state [0]))) # (\c2|current_state [2]) ) ) ) # ( 
// \c2|Equal0~5_combout  & ( !\KEY[0]~input_o  ) ) # ( !\c2|Equal0~5_combout  & ( !\KEY[0]~input_o  ) )

	.dataa(!\c2|current_state [2]),
	.datab(!\c2|current_state [1]),
	.datac(!\c2|current_state [3]),
	.datad(!\c2|current_state [0]),
	.datae(!\c2|Equal0~5_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|count[3]~0 .extended_lut = "off";
defparam \c2|count[3]~0 .lut_mask = 64'hFFFFFFFFFFFDFFFF;
defparam \c2|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N54
cyclonev_lcell_comb \c2|count[3]~1 (
// Equation(s):
// \c2|count[3]~1_combout  = ( \c2|Equal0~5_combout  & ( \KEY[0]~input_o  & ( (\c2|current_state [2] & (!\c2|current_state [1] & (!\c2|current_state [3] & \c2|current_state [0]))) ) ) ) # ( !\c2|Equal0~5_combout  & ( \KEY[0]~input_o  & ( (\c2|current_state 
// [0] & ((!\c2|current_state [2] & (\c2|current_state [1] & \c2|current_state [3])) # (\c2|current_state [2] & (!\c2|current_state [1] & !\c2|current_state [3])))) ) ) ) # ( \c2|Equal0~5_combout  & ( !\KEY[0]~input_o  ) ) # ( !\c2|Equal0~5_combout  & ( 
// !\KEY[0]~input_o  ) )

	.dataa(!\c2|current_state [2]),
	.datab(!\c2|current_state [1]),
	.datac(!\c2|current_state [3]),
	.datad(!\c2|current_state [0]),
	.datae(!\c2|Equal0~5_combout ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|count[3]~1 .extended_lut = "off";
defparam \c2|count[3]~1 .lut_mask = 64'hFFFFFFFF00420040;
defparam \c2|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N2
dffeas \c2|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[0] .is_wysiwyg = "true";
defparam \c2|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N3
cyclonev_lcell_comb \c2|Add0~57 (
// Equation(s):
// \c2|Add0~57_sumout  = SUM(( \c2|count [1] ) + ( GND ) + ( \c2|Add0~62  ))
// \c2|Add0~58  = CARRY(( \c2|count [1] ) + ( GND ) + ( \c2|Add0~62  ))

	.dataa(!\c2|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~57_sumout ),
	.cout(\c2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~57 .extended_lut = "off";
defparam \c2|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N5
dffeas \c2|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[1] .is_wysiwyg = "true";
defparam \c2|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N6
cyclonev_lcell_comb \c2|Add0~73 (
// Equation(s):
// \c2|Add0~73_sumout  = SUM(( \c2|count [2] ) + ( GND ) + ( \c2|Add0~58  ))
// \c2|Add0~74  = CARRY(( \c2|count [2] ) + ( GND ) + ( \c2|Add0~58  ))

	.dataa(gnd),
	.datab(!\c2|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~73_sumout ),
	.cout(\c2|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~73 .extended_lut = "off";
defparam \c2|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \c2|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N8
dffeas \c2|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[2] .is_wysiwyg = "true";
defparam \c2|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N9
cyclonev_lcell_comb \c2|Add0~69 (
// Equation(s):
// \c2|Add0~69_sumout  = SUM(( \c2|count [3] ) + ( GND ) + ( \c2|Add0~74  ))
// \c2|Add0~70  = CARRY(( \c2|count [3] ) + ( GND ) + ( \c2|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~69_sumout ),
	.cout(\c2|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~69 .extended_lut = "off";
defparam \c2|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N11
dffeas \c2|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[3] .is_wysiwyg = "true";
defparam \c2|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \c2|Add0~81 (
// Equation(s):
// \c2|Add0~81_sumout  = SUM(( \c2|count [4] ) + ( GND ) + ( \c2|Add0~70  ))
// \c2|Add0~82  = CARRY(( \c2|count [4] ) + ( GND ) + ( \c2|Add0~70  ))

	.dataa(gnd),
	.datab(!\c2|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~81_sumout ),
	.cout(\c2|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~81 .extended_lut = "off";
defparam \c2|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \c2|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N14
dffeas \c2|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[4] .is_wysiwyg = "true";
defparam \c2|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N15
cyclonev_lcell_comb \c2|Add0~85 (
// Equation(s):
// \c2|Add0~85_sumout  = SUM(( \c2|count [5] ) + ( GND ) + ( \c2|Add0~82  ))
// \c2|Add0~86  = CARRY(( \c2|count [5] ) + ( GND ) + ( \c2|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~85_sumout ),
	.cout(\c2|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~85 .extended_lut = "off";
defparam \c2|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N17
dffeas \c2|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[5] .is_wysiwyg = "true";
defparam \c2|count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N18
cyclonev_lcell_comb \c2|Add0~89 (
// Equation(s):
// \c2|Add0~89_sumout  = SUM(( \c2|count [6] ) + ( GND ) + ( \c2|Add0~86  ))
// \c2|Add0~90  = CARRY(( \c2|count [6] ) + ( GND ) + ( \c2|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~89_sumout ),
	.cout(\c2|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~89 .extended_lut = "off";
defparam \c2|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N20
dffeas \c2|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[6] .is_wysiwyg = "true";
defparam \c2|count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \c2|Add0~93 (
// Equation(s):
// \c2|Add0~93_sumout  = SUM(( \c2|count [7] ) + ( GND ) + ( \c2|Add0~90  ))
// \c2|Add0~94  = CARRY(( \c2|count [7] ) + ( GND ) + ( \c2|Add0~90  ))

	.dataa(!\c2|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~93_sumout ),
	.cout(\c2|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~93 .extended_lut = "off";
defparam \c2|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N23
dffeas \c2|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[7] .is_wysiwyg = "true";
defparam \c2|count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N24
cyclonev_lcell_comb \c2|Add0~97 (
// Equation(s):
// \c2|Add0~97_sumout  = SUM(( \c2|count [8] ) + ( GND ) + ( \c2|Add0~94  ))
// \c2|Add0~98  = CARRY(( \c2|count [8] ) + ( GND ) + ( \c2|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~97_sumout ),
	.cout(\c2|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~97 .extended_lut = "off";
defparam \c2|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N26
dffeas \c2|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[8] .is_wysiwyg = "true";
defparam \c2|count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N27
cyclonev_lcell_comb \c2|Add0~101 (
// Equation(s):
// \c2|Add0~101_sumout  = SUM(( \c2|count [9] ) + ( GND ) + ( \c2|Add0~98  ))
// \c2|Add0~102  = CARRY(( \c2|count [9] ) + ( GND ) + ( \c2|Add0~98  ))

	.dataa(!\c2|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~101_sumout ),
	.cout(\c2|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~101 .extended_lut = "off";
defparam \c2|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y10_N29
dffeas \c2|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[9] .is_wysiwyg = "true";
defparam \c2|count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N0
cyclonev_lcell_comb \c2|Add0~105 (
// Equation(s):
// \c2|Add0~105_sumout  = SUM(( \c2|count [10] ) + ( GND ) + ( \c2|Add0~102  ))
// \c2|Add0~106  = CARRY(( \c2|count [10] ) + ( GND ) + ( \c2|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~105_sumout ),
	.cout(\c2|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~105 .extended_lut = "off";
defparam \c2|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N2
dffeas \c2|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[10] .is_wysiwyg = "true";
defparam \c2|count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N3
cyclonev_lcell_comb \c2|Add0~109 (
// Equation(s):
// \c2|Add0~109_sumout  = SUM(( \c2|count [11] ) + ( GND ) + ( \c2|Add0~106  ))
// \c2|Add0~110  = CARRY(( \c2|count [11] ) + ( GND ) + ( \c2|Add0~106  ))

	.dataa(!\c2|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~109_sumout ),
	.cout(\c2|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~109 .extended_lut = "off";
defparam \c2|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N5
dffeas \c2|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[11] .is_wysiwyg = "true";
defparam \c2|count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N6
cyclonev_lcell_comb \c2|Add0~1 (
// Equation(s):
// \c2|Add0~1_sumout  = SUM(( \c2|count [12] ) + ( GND ) + ( \c2|Add0~110  ))
// \c2|Add0~2  = CARRY(( \c2|count [12] ) + ( GND ) + ( \c2|Add0~110  ))

	.dataa(gnd),
	.datab(!\c2|count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~1_sumout ),
	.cout(\c2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~1 .extended_lut = "off";
defparam \c2|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \c2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N8
dffeas \c2|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[12] .is_wysiwyg = "true";
defparam \c2|count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N9
cyclonev_lcell_comb \c2|Add0~45 (
// Equation(s):
// \c2|Add0~45_sumout  = SUM(( \c2|count [13] ) + ( GND ) + ( \c2|Add0~2  ))
// \c2|Add0~46  = CARRY(( \c2|count [13] ) + ( GND ) + ( \c2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~45_sumout ),
	.cout(\c2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~45 .extended_lut = "off";
defparam \c2|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N11
dffeas \c2|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[13] .is_wysiwyg = "true";
defparam \c2|count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \c2|Add0~49 (
// Equation(s):
// \c2|Add0~49_sumout  = SUM(( \c2|count [14] ) + ( GND ) + ( \c2|Add0~46  ))
// \c2|Add0~50  = CARRY(( \c2|count [14] ) + ( GND ) + ( \c2|Add0~46  ))

	.dataa(gnd),
	.datab(!\c2|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~49_sumout ),
	.cout(\c2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~49 .extended_lut = "off";
defparam \c2|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \c2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N14
dffeas \c2|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[14] .is_wysiwyg = "true";
defparam \c2|count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N15
cyclonev_lcell_comb \c2|Add0~53 (
// Equation(s):
// \c2|Add0~53_sumout  = SUM(( \c2|count [15] ) + ( GND ) + ( \c2|Add0~50  ))
// \c2|Add0~54  = CARRY(( \c2|count [15] ) + ( GND ) + ( \c2|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~53_sumout ),
	.cout(\c2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~53 .extended_lut = "off";
defparam \c2|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N17
dffeas \c2|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[15] .is_wysiwyg = "true";
defparam \c2|count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N18
cyclonev_lcell_comb \c2|Add0~77 (
// Equation(s):
// \c2|Add0~77_sumout  = SUM(( \c2|count [16] ) + ( GND ) + ( \c2|Add0~54  ))
// \c2|Add0~78  = CARRY(( \c2|count [16] ) + ( GND ) + ( \c2|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~77_sumout ),
	.cout(\c2|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~77 .extended_lut = "off";
defparam \c2|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N20
dffeas \c2|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[16] .is_wysiwyg = "true";
defparam \c2|count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \c2|Add0~65 (
// Equation(s):
// \c2|Add0~65_sumout  = SUM(( \c2|count [17] ) + ( GND ) + ( \c2|Add0~78  ))
// \c2|Add0~66  = CARRY(( \c2|count [17] ) + ( GND ) + ( \c2|Add0~78  ))

	.dataa(!\c2|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~65_sumout ),
	.cout(\c2|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~65 .extended_lut = "off";
defparam \c2|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N23
dffeas \c2|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[17] .is_wysiwyg = "true";
defparam \c2|count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N24
cyclonev_lcell_comb \c2|Add0~21 (
// Equation(s):
// \c2|Add0~21_sumout  = SUM(( \c2|count [18] ) + ( GND ) + ( \c2|Add0~66  ))
// \c2|Add0~22  = CARRY(( \c2|count [18] ) + ( GND ) + ( \c2|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~21_sumout ),
	.cout(\c2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~21 .extended_lut = "off";
defparam \c2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N26
dffeas \c2|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[18] .is_wysiwyg = "true";
defparam \c2|count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \c2|Add0~25 (
// Equation(s):
// \c2|Add0~25_sumout  = SUM(( \c2|count [19] ) + ( GND ) + ( \c2|Add0~22  ))
// \c2|Add0~26  = CARRY(( \c2|count [19] ) + ( GND ) + ( \c2|Add0~22  ))

	.dataa(!\c2|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~25_sumout ),
	.cout(\c2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~25 .extended_lut = "off";
defparam \c2|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N29
dffeas \c2|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[19] .is_wysiwyg = "true";
defparam \c2|count[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \c2|Add0~29 (
// Equation(s):
// \c2|Add0~29_sumout  = SUM(( \c2|count [20] ) + ( GND ) + ( \c2|Add0~26  ))
// \c2|Add0~30  = CARRY(( \c2|count [20] ) + ( GND ) + ( \c2|Add0~26  ))

	.dataa(gnd),
	.datab(!\c2|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~29_sumout ),
	.cout(\c2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~29 .extended_lut = "off";
defparam \c2|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \c2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N32
dffeas \c2|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[20] .is_wysiwyg = "true";
defparam \c2|count[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N33
cyclonev_lcell_comb \c2|Add0~33 (
// Equation(s):
// \c2|Add0~33_sumout  = SUM(( \c2|count [21] ) + ( GND ) + ( \c2|Add0~30  ))
// \c2|Add0~34  = CARRY(( \c2|count [21] ) + ( GND ) + ( \c2|Add0~30  ))

	.dataa(!\c2|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~33_sumout ),
	.cout(\c2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~33 .extended_lut = "off";
defparam \c2|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N35
dffeas \c2|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[21] .is_wysiwyg = "true";
defparam \c2|count[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \c2|Add0~37 (
// Equation(s):
// \c2|Add0~37_sumout  = SUM(( \c2|count [22] ) + ( GND ) + ( \c2|Add0~34  ))
// \c2|Add0~38  = CARRY(( \c2|count [22] ) + ( GND ) + ( \c2|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~37_sumout ),
	.cout(\c2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~37 .extended_lut = "off";
defparam \c2|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N38
dffeas \c2|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[22] .is_wysiwyg = "true";
defparam \c2|count[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N39
cyclonev_lcell_comb \c2|Add0~41 (
// Equation(s):
// \c2|Add0~41_sumout  = SUM(( \c2|count [23] ) + ( GND ) + ( \c2|Add0~38  ))
// \c2|Add0~42  = CARRY(( \c2|count [23] ) + ( GND ) + ( \c2|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~41_sumout ),
	.cout(\c2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~41 .extended_lut = "off";
defparam \c2|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N41
dffeas \c2|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[23] .is_wysiwyg = "true";
defparam \c2|count[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \c2|Equal0~1 (
// Equation(s):
// \c2|Equal0~1_combout  = ( \c2|count [19] & ( \c2|count [18] & ( (\c2|count [21] & (!\c2|count [23] & (\c2|count [22] & \c2|count [20]))) ) ) )

	.dataa(!\c2|count [21]),
	.datab(!\c2|count [23]),
	.datac(!\c2|count [22]),
	.datad(!\c2|count [20]),
	.datae(!\c2|count [19]),
	.dataf(!\c2|count [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Equal0~1 .extended_lut = "off";
defparam \c2|Equal0~1 .lut_mask = 64'h0000000000000004;
defparam \c2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \c2|Add0~5 (
// Equation(s):
// \c2|Add0~5_sumout  = SUM(( \c2|count [24] ) + ( GND ) + ( \c2|Add0~42  ))
// \c2|Add0~6  = CARRY(( \c2|count [24] ) + ( GND ) + ( \c2|Add0~42  ))

	.dataa(gnd),
	.datab(!\c2|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~5_sumout ),
	.cout(\c2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~5 .extended_lut = "off";
defparam \c2|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \c2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N44
dffeas \c2|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[24] .is_wysiwyg = "true";
defparam \c2|count[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N45
cyclonev_lcell_comb \c2|Add0~9 (
// Equation(s):
// \c2|Add0~9_sumout  = SUM(( \c2|count [25] ) + ( GND ) + ( \c2|Add0~6  ))
// \c2|Add0~10  = CARRY(( \c2|count [25] ) + ( GND ) + ( \c2|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~9_sumout ),
	.cout(\c2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~9 .extended_lut = "off";
defparam \c2|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N47
dffeas \c2|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[25] .is_wysiwyg = "true";
defparam \c2|count[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N48
cyclonev_lcell_comb \c2|Add0~13 (
// Equation(s):
// \c2|Add0~13_sumout  = SUM(( \c2|count [26] ) + ( GND ) + ( \c2|Add0~10  ))
// \c2|Add0~14  = CARRY(( \c2|count [26] ) + ( GND ) + ( \c2|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~13_sumout ),
	.cout(\c2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~13 .extended_lut = "off";
defparam \c2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \c2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N50
dffeas \c2|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[26] .is_wysiwyg = "true";
defparam \c2|count[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N51
cyclonev_lcell_comb \c2|Add0~17 (
// Equation(s):
// \c2|Add0~17_sumout  = SUM(( \c2|count [27] ) + ( GND ) + ( \c2|Add0~14  ))

	.dataa(!\c2|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\c2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\c2|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Add0~17 .extended_lut = "off";
defparam \c2|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \c2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N53
dffeas \c2|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\c2|count[3]~0_combout ),
	.sload(gnd),
	.ena(\c2|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|count[27] .is_wysiwyg = "true";
defparam \c2|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \c2|Equal0~0 (
// Equation(s):
// \c2|Equal0~0_combout  = ( !\c2|count [26] & ( (!\c2|count [25] & (\c2|count [24] & !\c2|count [27])) ) )

	.dataa(!\c2|count [25]),
	.datab(!\c2|count [24]),
	.datac(!\c2|count [27]),
	.datad(gnd),
	.datae(!\c2|count [26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Equal0~0 .extended_lut = "off";
defparam \c2|Equal0~0 .lut_mask = 64'h2020000020200000;
defparam \c2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \c2|Equal0~3 (
// Equation(s):
// \c2|Equal0~3_combout  = ( \c2|count [3] & ( \c2|count [4] & ( (\c2|count [16] & (\c2|count [2] & (!\c2|count [6] & \c2|count [5]))) ) ) )

	.dataa(!\c2|count [16]),
	.datab(!\c2|count [2]),
	.datac(!\c2|count [6]),
	.datad(!\c2|count [5]),
	.datae(!\c2|count [3]),
	.dataf(!\c2|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Equal0~3 .extended_lut = "off";
defparam \c2|Equal0~3 .lut_mask = 64'h0000000000000010;
defparam \c2|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \c2|Equal0~4 (
// Equation(s):
// \c2|Equal0~4_combout  = ( !\c2|count [8] & ( (!\c2|count [9] & (\c2|count [11] & (!\c2|count [10] & !\c2|count [7]))) ) )

	.dataa(!\c2|count [9]),
	.datab(!\c2|count [11]),
	.datac(!\c2|count [10]),
	.datad(!\c2|count [7]),
	.datae(gnd),
	.dataf(!\c2|count [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Equal0~4 .extended_lut = "off";
defparam \c2|Equal0~4 .lut_mask = 64'h2000200000000000;
defparam \c2|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N3
cyclonev_lcell_comb \c2|Equal0~2 (
// Equation(s):
// \c2|Equal0~2_combout  = ( !\c2|count [17] & ( \c2|count [0] & ( (\c2|count [13] & (\c2|count [14] & (!\c2|count [15] & \c2|count [1]))) ) ) )

	.dataa(!\c2|count [13]),
	.datab(!\c2|count [14]),
	.datac(!\c2|count [15]),
	.datad(!\c2|count [1]),
	.datae(!\c2|count [17]),
	.dataf(!\c2|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Equal0~2 .extended_lut = "off";
defparam \c2|Equal0~2 .lut_mask = 64'h0000000000100000;
defparam \c2|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \c2|Equal0~5 (
// Equation(s):
// \c2|Equal0~5_combout  = ( \c2|Equal0~4_combout  & ( \c2|Equal0~2_combout  & ( (\c2|count [12] & (\c2|Equal0~1_combout  & (\c2|Equal0~0_combout  & \c2|Equal0~3_combout ))) ) ) )

	.dataa(!\c2|count [12]),
	.datab(!\c2|Equal0~1_combout ),
	.datac(!\c2|Equal0~0_combout ),
	.datad(!\c2|Equal0~3_combout ),
	.datae(!\c2|Equal0~4_combout ),
	.dataf(!\c2|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Equal0~5 .extended_lut = "off";
defparam \c2|Equal0~5 .lut_mask = 64'h0000000000000001;
defparam \c2|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \c2|Mux0~0 (
// Equation(s):
// \c2|Mux0~0_combout  = ( \c2|current_state [3] & ( \c2|current_state [0] & ( (!\c2|current_state [2] & ((!\c2|Equal0~5_combout ) # (!\c2|current_state [1]))) ) ) ) # ( \c2|current_state [3] & ( !\c2|current_state [0] & ( !\c2|current_state [2] ) ) ) # ( 
// !\c2|current_state [3] & ( !\c2|current_state [0] & ( (!\c2|next_state~1_combout  & (\c2|current_state [2] & \c2|current_state [1])) ) ) )

	.dataa(!\c2|next_state~1_combout ),
	.datab(!\c2|Equal0~5_combout ),
	.datac(!\c2|current_state [2]),
	.datad(!\c2|current_state [1]),
	.datae(!\c2|current_state [3]),
	.dataf(!\c2|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Mux0~0 .extended_lut = "off";
defparam \c2|Mux0~0 .lut_mask = 64'h000AF0F00000F0C0;
defparam \c2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N44
dffeas \c2|current_state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|current_state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|current_state[3] .is_wysiwyg = "true";
defparam \c2|current_state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \c2|Mux1~0 (
// Equation(s):
// \c2|Mux1~0_combout  = ( \c2|current_state [0] & ( (!\c2|current_state [3] & ((!\c2|current_state [1] & ((\c2|current_state [2]))) # (\c2|current_state [1] & (!\c2|next_state~1_combout  & !\c2|current_state [2])))) ) ) # ( !\c2|current_state [0] & ( 
// (!\c2|current_state [3] & (\c2|current_state [1] & (\c2|next_state~1_combout  & \c2|current_state [2]))) ) )

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [1]),
	.datac(!\c2|next_state~1_combout ),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Mux1~0 .extended_lut = "off";
defparam \c2|Mux1~0 .lut_mask = 64'h0002000220882088;
defparam \c2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N2
dffeas \c2|current_state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|current_state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|current_state[2] .is_wysiwyg = "true";
defparam \c2|current_state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N3
cyclonev_lcell_comb \c2|Decoder0~1 (
// Equation(s):
// \c2|Decoder0~1_combout  = (!\c2|current_state [3] & (!\c2|current_state [1] & (\c2|current_state [0] & \c2|current_state [2])))

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [1]),
	.datac(!\c2|current_state [0]),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Decoder0~1 .extended_lut = "off";
defparam \c2|Decoder0~1 .lut_mask = 64'h0008000800080008;
defparam \c2|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N45
cyclonev_lcell_comb \c2|oSD~0 (
// Equation(s):
// \c2|oSD~0_combout  = ( \c2|current_state [0] & ( (!\c2|current_state [1] & !\c2|current_state [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|current_state [1]),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|oSD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|oSD~0 .extended_lut = "off";
defparam \c2|oSD~0 .lut_mask = 64'h00000000F000F000;
defparam \c2|oSD~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N39
cyclonev_lcell_comb \D1|c1|Selector4~0 (
// Equation(s):
// \D1|c1|Selector4~0_combout  = ( \D1|c1|current_state.S_IDLE~q  & ( (!\D1|c1|Equal1~0_combout  & \D1|c1|current_state.S_ERASE~q ) ) ) # ( !\D1|c1|current_state.S_IDLE~q  & ( ((!\D1|c1|Equal1~0_combout  & \D1|c1|current_state.S_ERASE~q )) # 
// (\c2|Decoder0~1_combout ) ) )

	.dataa(!\c2|Decoder0~1_combout ),
	.datab(!\D1|c1|Equal1~0_combout ),
	.datac(gnd),
	.datad(!\D1|c1|current_state.S_ERASE~q ),
	.datae(gnd),
	.dataf(!\D1|c1|current_state.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Selector4~0 .extended_lut = "off";
defparam \D1|c1|Selector4~0 .lut_mask = 64'h55DD55DD00CC00CC;
defparam \D1|c1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N41
dffeas \D1|c1|current_state.S_ERASE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|current_state.S_ERASE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|current_state.S_ERASE .is_wysiwyg = "true";
defparam \D1|c1|current_state.S_ERASE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N30
cyclonev_lcell_comb \D1|c1|black_count[0]~1 (
// Equation(s):
// \D1|c1|black_count[0]~1_combout  = ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & ((!\D1|c1|Equal1~0_combout  & ((!\D1|c1|black_count [0]))) # (\D1|c1|Equal1~0_combout  & (\D1|c1|current_state.S_IDLE~q  & \D1|c1|black_count [0])))) ) ) # ( 
// !\D1|c1|current_state.S_ERASE~q  & ( (\D1|c1|current_state.S_IDLE~q  & (\KEY[0]~input_o  & \D1|c1|black_count [0])) ) )

	.dataa(!\D1|c1|current_state.S_IDLE~q ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D1|c1|Equal1~0_combout ),
	.datad(!\D1|c1|black_count [0]),
	.datae(gnd),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|black_count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|black_count[0]~1 .extended_lut = "off";
defparam \D1|c1|black_count[0]~1 .lut_mask = 64'h0011001130013001;
defparam \D1|c1|black_count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N32
dffeas \D1|c1|black_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|black_count[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|black_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|black_count[0] .is_wysiwyg = "true";
defparam \D1|c1|black_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N42
cyclonev_lcell_comb \D1|c1|black_count[1]~0 (
// Equation(s):
// \D1|c1|black_count[1]~0_combout  = ( \D1|c1|black_count [1] & ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & ((!\D1|c1|Equal1~0_combout  & (!\D1|c1|black_count [0])) # (\D1|c1|Equal1~0_combout  & ((\D1|c1|current_state.S_IDLE~q ))))) ) ) ) # ( 
// !\D1|c1|black_count [1] & ( \D1|c1|current_state.S_ERASE~q  & ( (!\D1|c1|Equal1~0_combout  & (\KEY[0]~input_o  & \D1|c1|black_count [0])) ) ) ) # ( \D1|c1|black_count [1] & ( !\D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & 
// \D1|c1|current_state.S_IDLE~q ) ) ) )

	.dataa(!\D1|c1|Equal1~0_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D1|c1|black_count [0]),
	.datad(!\D1|c1|current_state.S_IDLE~q ),
	.datae(!\D1|c1|black_count [1]),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|black_count[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|black_count[1]~0 .extended_lut = "off";
defparam \D1|c1|black_count[1]~0 .lut_mask = 64'h0000003302022031;
defparam \D1|c1|black_count[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N44
dffeas \D1|c1|black_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|black_count[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|black_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|black_count[1] .is_wysiwyg = "true";
defparam \D1|c1|black_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N15
cyclonev_lcell_comb \D1|c1|Add1~0 (
// Equation(s):
// \D1|c1|Add1~0_combout  = ( \D1|c1|black_count [0] & ( \D1|c1|black_count [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|c1|black_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|c1|black_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Add1~0 .extended_lut = "off";
defparam \D1|c1|Add1~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \D1|c1|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N51
cyclonev_lcell_comb \D1|c1|black_count[2]~2 (
// Equation(s):
// \D1|c1|black_count[2]~2_combout  = ( \D1|c1|black_count [2] & ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & ((!\D1|c1|Equal1~0_combout  & ((!\D1|c1|Add1~0_combout ))) # (\D1|c1|Equal1~0_combout  & (\D1|c1|current_state.S_IDLE~q )))) ) ) ) # ( 
// !\D1|c1|black_count [2] & ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & (\D1|c1|Add1~0_combout  & !\D1|c1|Equal1~0_combout )) ) ) ) # ( \D1|c1|black_count [2] & ( !\D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & 
// \D1|c1|current_state.S_IDLE~q ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|c1|current_state.S_IDLE~q ),
	.datac(!\D1|c1|Add1~0_combout ),
	.datad(!\D1|c1|Equal1~0_combout ),
	.datae(!\D1|c1|black_count [2]),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|black_count[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|black_count[2]~2 .extended_lut = "off";
defparam \D1|c1|black_count[2]~2 .lut_mask = 64'h0000111105005011;
defparam \D1|c1|black_count[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N53
dffeas \D1|c1|black_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|black_count[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|black_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|black_count[2] .is_wysiwyg = "true";
defparam \D1|c1|black_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N18
cyclonev_lcell_comb \D1|c1|Add1~1 (
// Equation(s):
// \D1|c1|Add1~1_combout  = ( \D1|c1|black_count [0] & ( (\D1|c1|black_count [1] & \D1|c1|black_count [2]) ) )

	.dataa(gnd),
	.datab(!\D1|c1|black_count [1]),
	.datac(!\D1|c1|black_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|c1|black_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Add1~1 .extended_lut = "off";
defparam \D1|c1|Add1~1 .lut_mask = 64'h0000000003030303;
defparam \D1|c1|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N54
cyclonev_lcell_comb \D1|c1|black_count[3]~3 (
// Equation(s):
// \D1|c1|black_count[3]~3_combout  = ( \D1|c1|black_count [3] & ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & ((!\D1|c1|Equal1~0_combout  & (!\D1|c1|Add1~1_combout )) # (\D1|c1|Equal1~0_combout  & ((\D1|c1|current_state.S_IDLE~q ))))) ) ) ) # ( 
// !\D1|c1|black_count [3] & ( \D1|c1|current_state.S_ERASE~q  & ( (\D1|c1|Add1~1_combout  & (\KEY[0]~input_o  & !\D1|c1|Equal1~0_combout )) ) ) ) # ( \D1|c1|black_count [3] & ( !\D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & 
// \D1|c1|current_state.S_IDLE~q ) ) ) )

	.dataa(!\D1|c1|Add1~1_combout ),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D1|c1|Equal1~0_combout ),
	.datad(!\D1|c1|current_state.S_IDLE~q ),
	.datae(!\D1|c1|black_count [3]),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|black_count[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|black_count[3]~3 .extended_lut = "off";
defparam \D1|c1|black_count[3]~3 .lut_mask = 64'h0000003310102023;
defparam \D1|c1|black_count[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N56
dffeas \D1|c1|black_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|black_count[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|black_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|black_count[3] .is_wysiwyg = "true";
defparam \D1|c1|black_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N39
cyclonev_lcell_comb \D1|c1|Add1~2 (
// Equation(s):
// \D1|c1|Add1~2_combout  = ( \D1|c1|black_count [1] & ( (\D1|c1|black_count [2] & (\D1|c1|black_count [0] & \D1|c1|black_count [3])) ) )

	.dataa(!\D1|c1|black_count [2]),
	.datab(gnd),
	.datac(!\D1|c1|black_count [0]),
	.datad(!\D1|c1|black_count [3]),
	.datae(gnd),
	.dataf(!\D1|c1|black_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Add1~2 .extended_lut = "off";
defparam \D1|c1|Add1~2 .lut_mask = 64'h0000000000050005;
defparam \D1|c1|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N3
cyclonev_lcell_comb \D1|c1|black_count[4]~4 (
// Equation(s):
// \D1|c1|black_count[4]~4_combout  = ( \D1|c1|black_count [4] & ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & ((!\D1|c1|Equal1~0_combout  & ((!\D1|c1|Add1~2_combout ))) # (\D1|c1|Equal1~0_combout  & (\D1|c1|current_state.S_IDLE~q )))) ) ) ) # ( 
// !\D1|c1|black_count [4] & ( \D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & (\D1|c1|Add1~2_combout  & !\D1|c1|Equal1~0_combout )) ) ) ) # ( \D1|c1|black_count [4] & ( !\D1|c1|current_state.S_ERASE~q  & ( (\KEY[0]~input_o  & 
// \D1|c1|current_state.S_IDLE~q ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|c1|current_state.S_IDLE~q ),
	.datac(!\D1|c1|Add1~2_combout ),
	.datad(!\D1|c1|Equal1~0_combout ),
	.datae(!\D1|c1|black_count [4]),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|black_count[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|black_count[4]~4 .extended_lut = "off";
defparam \D1|c1|black_count[4]~4 .lut_mask = 64'h0000111105005011;
defparam \D1|c1|black_count[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N5
dffeas \D1|c1|black_count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|black_count[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|black_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|black_count[4] .is_wysiwyg = "true";
defparam \D1|c1|black_count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N36
cyclonev_lcell_comb \D1|c1|Equal1~0 (
// Equation(s):
// \D1|c1|Equal1~0_combout  = ( !\D1|c1|black_count [1] & ( (!\D1|c1|black_count [2] & (!\D1|c1|black_count [0] & (\D1|c1|black_count [4] & !\D1|c1|black_count [3]))) ) )

	.dataa(!\D1|c1|black_count [2]),
	.datab(!\D1|c1|black_count [0]),
	.datac(!\D1|c1|black_count [4]),
	.datad(!\D1|c1|black_count [3]),
	.datae(gnd),
	.dataf(!\D1|c1|black_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Equal1~0 .extended_lut = "off";
defparam \D1|c1|Equal1~0 .lut_mask = 64'h0800080000000000;
defparam \D1|c1|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N36
cyclonev_lcell_comb \D1|c1|Selector0~0 (
// Equation(s):
// \D1|c1|Selector0~0_combout  = ( \D1|c1|current_state.S_ERASE~q  & ( ((\c2|Decoder0~1_combout  & \D1|c1|current_state.S_FinishErase~q )) # (\D1|c1|Equal1~0_combout ) ) ) # ( !\D1|c1|current_state.S_ERASE~q  & ( (\c2|Decoder0~1_combout  & 
// \D1|c1|current_state.S_FinishErase~q ) ) )

	.dataa(gnd),
	.datab(!\D1|c1|Equal1~0_combout ),
	.datac(!\c2|Decoder0~1_combout ),
	.datad(!\D1|c1|current_state.S_FinishErase~q ),
	.datae(gnd),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Selector0~0 .extended_lut = "off";
defparam \D1|c1|Selector0~0 .lut_mask = 64'h000F000F333F333F;
defparam \D1|c1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N38
dffeas \D1|c1|current_state.S_FinishErase (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|current_state.S_FinishErase~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|current_state.S_FinishErase .is_wysiwyg = "true";
defparam \D1|c1|current_state.S_FinishErase .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N18
cyclonev_lcell_comb \D1|c1|current_state~10 (
// Equation(s):
// \D1|c1|current_state~10_combout  = ( \D1|c1|current_state.S_IDLE~q  & ( \D1|c1|current_state.S_FinishErase~q  & ( (\c2|Decoder0~1_combout  & (\KEY[0]~input_o  & ((!\D1|c1|current_state.S_FinishDraw~q ) # (\c2|oSD~0_combout )))) ) ) ) # ( 
// !\D1|c1|current_state.S_IDLE~q  & ( \D1|c1|current_state.S_FinishErase~q  & ( (\c2|Decoder0~1_combout  & (\KEY[0]~input_o  & ((!\D1|c1|current_state.S_FinishDraw~q ) # (\c2|oSD~0_combout )))) ) ) ) # ( \D1|c1|current_state.S_IDLE~q  & ( 
// !\D1|c1|current_state.S_FinishErase~q  & ( (\KEY[0]~input_o  & ((!\D1|c1|current_state.S_FinishDraw~q ) # (\c2|oSD~0_combout ))) ) ) ) # ( !\D1|c1|current_state.S_IDLE~q  & ( !\D1|c1|current_state.S_FinishErase~q  & ( (\KEY[0]~input_o  & 
// (((\c2|Decoder0~1_combout  & !\D1|c1|current_state.S_FinishDraw~q )) # (\c2|oSD~0_combout ))) ) ) )

	.dataa(!\c2|Decoder0~1_combout ),
	.datab(!\c2|oSD~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D1|c1|current_state.S_FinishDraw~q ),
	.datae(!\D1|c1|current_state.S_IDLE~q ),
	.dataf(!\D1|c1|current_state.S_FinishErase~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|current_state~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|current_state~10 .extended_lut = "off";
defparam \D1|c1|current_state~10 .lut_mask = 64'h07030F0305010501;
defparam \D1|c1|current_state~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N20
dffeas \D1|c1|current_state.S_IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|current_state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|current_state.S_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|current_state.S_IDLE .is_wysiwyg = "true";
defparam \D1|c1|current_state.S_IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N48
cyclonev_lcell_comb \D1|c1|count[0]~0 (
// Equation(s):
// \D1|c1|count[0]~0_combout  = ( \D1|c1|Selector6~0_combout  & ( (!\D1|c1|count [0]) # ((\D1|c1|current_state.S_IDLE~q  & !\D1|c1|current_state.S_PLOT~q )) ) ) # ( !\D1|c1|Selector6~0_combout  & ( (\D1|c1|current_state.S_IDLE~q  & 
// (!\D1|c1|current_state.S_PLOT~q  & \D1|c1|count [0])) ) )

	.dataa(gnd),
	.datab(!\D1|c1|current_state.S_IDLE~q ),
	.datac(!\D1|c1|current_state.S_PLOT~q ),
	.datad(!\D1|c1|count [0]),
	.datae(gnd),
	.dataf(!\D1|c1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|count[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|count[0]~0 .extended_lut = "off";
defparam \D1|c1|count[0]~0 .lut_mask = 64'h00300030FF30FF30;
defparam \D1|c1|count[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N50
dffeas \D1|c1|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|count[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|count[0] .is_wysiwyg = "true";
defparam \D1|c1|count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N0
cyclonev_lcell_comb \D1|c1|count[2]~3 (
// Equation(s):
// \D1|c1|count[2]~3_combout  = ( \D1|c1|count [2] & ( \D1|c1|count [0] & ( (!\D1|c1|current_state.S_PLOT~q  & ((\D1|c1|current_state.S_IDLE~q ))) # (\D1|c1|current_state.S_PLOT~q  & (!\D1|c1|count [1])) ) ) ) # ( !\D1|c1|count [2] & ( \D1|c1|count [0] & ( 
// (\D1|c1|current_state.S_PLOT~q  & \D1|c1|count [1]) ) ) ) # ( \D1|c1|count [2] & ( !\D1|c1|count [0] & ( (\D1|c1|current_state.S_IDLE~q ) # (\D1|c1|current_state.S_PLOT~q ) ) ) )

	.dataa(!\D1|c1|current_state.S_PLOT~q ),
	.datab(!\D1|c1|count [1]),
	.datac(!\D1|c1|current_state.S_IDLE~q ),
	.datad(gnd),
	.datae(!\D1|c1|count [2]),
	.dataf(!\D1|c1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|count[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|count[2]~3 .extended_lut = "off";
defparam \D1|c1|count[2]~3 .lut_mask = 64'h00005F5F11114E4E;
defparam \D1|c1|count[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N2
dffeas \D1|c1|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|count[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|count[2] .is_wysiwyg = "true";
defparam \D1|c1|count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N51
cyclonev_lcell_comb \D1|c1|count[3]~1 (
// Equation(s):
// \D1|c1|count[3]~1_combout  = ( \D1|c1|Selector6~0_combout  & ( (!\D1|c1|Add0~0_combout  & (((\D1|c1|count [3])))) # (\D1|c1|Add0~0_combout  & ((!\D1|c1|count [3]) # ((!\D1|c1|current_state.S_PLOT~q  & \D1|c1|current_state.S_IDLE~q )))) ) ) # ( 
// !\D1|c1|Selector6~0_combout  & ( (!\D1|c1|current_state.S_PLOT~q  & (\D1|c1|current_state.S_IDLE~q  & \D1|c1|count [3])) ) )

	.dataa(!\D1|c1|current_state.S_PLOT~q ),
	.datab(!\D1|c1|current_state.S_IDLE~q ),
	.datac(!\D1|c1|Add0~0_combout ),
	.datad(!\D1|c1|count [3]),
	.datae(gnd),
	.dataf(!\D1|c1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|count[3]~1 .extended_lut = "off";
defparam \D1|c1|count[3]~1 .lut_mask = 64'h002200220FF20FF2;
defparam \D1|c1|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N53
dffeas \D1|c1|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|count[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|count[3] .is_wysiwyg = "true";
defparam \D1|c1|count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N12
cyclonev_lcell_comb \D1|c1|Selector6~0 (
// Equation(s):
// \D1|c1|Selector6~0_combout  = ( \D1|c1|count [4] & ( \D1|c1|current_state.S_PLOT~q  & ( (((\D1|c1|count [3]) # (\D1|c1|count [1])) # (\D1|c1|count [0])) # (\D1|c1|count [2]) ) ) ) # ( !\D1|c1|count [4] & ( \D1|c1|current_state.S_PLOT~q  ) )

	.dataa(!\D1|c1|count [2]),
	.datab(!\D1|c1|count [0]),
	.datac(!\D1|c1|count [1]),
	.datad(!\D1|c1|count [3]),
	.datae(!\D1|c1|count [4]),
	.dataf(!\D1|c1|current_state.S_PLOT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Selector6~0 .extended_lut = "off";
defparam \D1|c1|Selector6~0 .lut_mask = 64'h00000000FFFF7FFF;
defparam \D1|c1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N33
cyclonev_lcell_comb \D1|c1|Selector6~1 (
// Equation(s):
// \D1|c1|Selector6~1_combout  = ( \D1|c1|Selector6~0_combout  ) # ( !\D1|c1|Selector6~0_combout  & ( (!\D1|c1|current_state.S_IDLE~q  & \c2|oSD~0_combout ) ) )

	.dataa(!\D1|c1|current_state.S_IDLE~q ),
	.datab(gnd),
	.datac(!\c2|oSD~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|c1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Selector6~1 .extended_lut = "off";
defparam \D1|c1|Selector6~1 .lut_mask = 64'h0A0A0A0AFFFFFFFF;
defparam \D1|c1|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N35
dffeas \D1|c1|current_state.S_PLOT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|current_state.S_PLOT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|current_state.S_PLOT .is_wysiwyg = "true";
defparam \D1|c1|current_state.S_PLOT .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N57
cyclonev_lcell_comb \D1|c1|count[1]~4 (
// Equation(s):
// \D1|c1|count[1]~4_combout  = ( \D1|c1|count [0] & ( (!\D1|c1|current_state.S_PLOT~q  & (\D1|c1|current_state.S_IDLE~q  & \D1|c1|count [1])) # (\D1|c1|current_state.S_PLOT~q  & ((!\D1|c1|count [1]))) ) ) # ( !\D1|c1|count [0] & ( (\D1|c1|count [1] & 
// ((\D1|c1|current_state.S_PLOT~q ) # (\D1|c1|current_state.S_IDLE~q ))) ) )

	.dataa(!\D1|c1|current_state.S_IDLE~q ),
	.datab(gnd),
	.datac(!\D1|c1|current_state.S_PLOT~q ),
	.datad(!\D1|c1|count [1]),
	.datae(gnd),
	.dataf(!\D1|c1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|count[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|count[1]~4 .extended_lut = "off";
defparam \D1|c1|count[1]~4 .lut_mask = 64'h005F005F0F500F50;
defparam \D1|c1|count[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N59
dffeas \D1|c1|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|count[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|count[1] .is_wysiwyg = "true";
defparam \D1|c1|count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N27
cyclonev_lcell_comb \D1|c1|Add0~0 (
// Equation(s):
// \D1|c1|Add0~0_combout  = ( \D1|c1|count [0] & ( (\D1|c1|count [1] & \D1|c1|count [2]) ) )

	.dataa(gnd),
	.datab(!\D1|c1|count [1]),
	.datac(gnd),
	.datad(!\D1|c1|count [2]),
	.datae(gnd),
	.dataf(!\D1|c1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Add0~0 .extended_lut = "off";
defparam \D1|c1|Add0~0 .lut_mask = 64'h0000000000330033;
defparam \D1|c1|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N54
cyclonev_lcell_comb \D1|c1|count[4]~2 (
// Equation(s):
// \D1|c1|count[4]~2_combout  = ( \D1|c1|Selector6~0_combout  & ( !\D1|c1|count [4] $ (((!\D1|c1|Add0~0_combout ) # (!\D1|c1|count [3]))) ) ) # ( !\D1|c1|Selector6~0_combout  & ( (\D1|c1|current_state.S_IDLE~q  & \D1|c1|count [4]) ) )

	.dataa(!\D1|c1|current_state.S_IDLE~q ),
	.datab(!\D1|c1|Add0~0_combout ),
	.datac(!\D1|c1|count [3]),
	.datad(!\D1|c1|count [4]),
	.datae(gnd),
	.dataf(!\D1|c1|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|count[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|count[4]~2 .extended_lut = "off";
defparam \D1|c1|count[4]~2 .lut_mask = 64'h0055005503FC03FC;
defparam \D1|c1|count[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N56
dffeas \D1|c1|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|count[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|count[4] .is_wysiwyg = "true";
defparam \D1|c1|count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N24
cyclonev_lcell_comb \D1|c1|Equal0~0 (
// Equation(s):
// \D1|c1|Equal0~0_combout  = ( !\D1|c1|count [0] & ( (!\D1|c1|count [1] & (!\D1|c1|count [3] & !\D1|c1|count [2])) ) )

	.dataa(gnd),
	.datab(!\D1|c1|count [1]),
	.datac(!\D1|c1|count [3]),
	.datad(!\D1|c1|count [2]),
	.datae(gnd),
	.dataf(!\D1|c1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Equal0~0 .extended_lut = "off";
defparam \D1|c1|Equal0~0 .lut_mask = 64'hC000C00000000000;
defparam \D1|c1|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N42
cyclonev_lcell_comb \D1|c1|Selector2~0 (
// Equation(s):
// \D1|c1|Selector2~0_combout  = ( \D1|c1|Equal0~0_combout  & ( (!\D1|c1|count [4] & (\c2|oSD~0_combout  & ((\D1|c1|current_state.S_FinishDraw~q )))) # (\D1|c1|count [4] & (((\c2|oSD~0_combout  & \D1|c1|current_state.S_FinishDraw~q )) # 
// (\D1|c1|current_state.S_PLOT~q ))) ) ) # ( !\D1|c1|Equal0~0_combout  & ( (\c2|oSD~0_combout  & \D1|c1|current_state.S_FinishDraw~q ) ) )

	.dataa(!\D1|c1|count [4]),
	.datab(!\c2|oSD~0_combout ),
	.datac(!\D1|c1|current_state.S_PLOT~q ),
	.datad(!\D1|c1|current_state.S_FinishDraw~q ),
	.datae(gnd),
	.dataf(!\D1|c1|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|c1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|c1|Selector2~0 .extended_lut = "off";
defparam \D1|c1|Selector2~0 .lut_mask = 64'h0033003305370537;
defparam \D1|c1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y10_N44
dffeas \D1|c1|current_state.S_FinishDraw (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|c1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|c1|current_state.S_FinishDraw~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|c1|current_state.S_FinishDraw .is_wysiwyg = "true";
defparam \D1|c1|current_state.S_FinishDraw .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \c2|Mux2~0 (
// Equation(s):
// \c2|Mux2~0_combout  = ( !\c2|current_state [1] & ( (\c2|current_state [0] & ((!\c2|current_state [2] & (\D1|c1|current_state.S_FinishDraw~q )) # (\c2|current_state [2] & (((\D1|c1|current_state.S_FinishErase~q  & !\c2|current_state [3])))))) ) ) # ( 
// \c2|current_state [1] & ( (!\c2|current_state [2] & ((((!\c2|current_state [0]) # (\c2|current_state [3])) # (\c2|next_state~1_combout )))) # (\c2|current_state [2] & (((\c2|next_state~1_combout  & (!\c2|current_state [0] & !\c2|current_state [3]))))) ) )

	.dataa(!\c2|current_state [2]),
	.datab(!\D1|c1|current_state.S_FinishDraw~q ),
	.datac(!\c2|next_state~1_combout ),
	.datad(!\c2|current_state [0]),
	.datae(!\c2|current_state [1]),
	.dataf(!\c2|current_state [3]),
	.datag(!\D1|c1|current_state.S_FinishErase~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Mux2~0 .extended_lut = "on";
defparam \c2|Mux2~0 .lut_mask = 64'h0027AF0A0022AAAA;
defparam \c2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y10_N8
dffeas \c2|current_state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|current_state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|current_state[1] .is_wysiwyg = "true";
defparam \c2|current_state[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X82_Y10_N6
cyclonev_lcell_comb \c2|Mux3~0 (
// Equation(s):
// \c2|Mux3~0_combout  = ( !\c2|current_state [2] & ( (!\c2|current_state [1] & ((!\c2|current_state [0] & (((\KEY[1]~input_o  & !\c2|current_state [3])))) # (\c2|current_state [0] & (\D1|c1|current_state.S_FinishDraw~q )))) ) ) # ( \c2|current_state [2] & ( 
// ((((!\c2|current_state [0]) # (\c2|current_state [3])) # (\D1|c1|current_state.S_FinishErase~q ))) # (\c2|current_state [1]) ) )

	.dataa(!\c2|current_state [1]),
	.datab(!\D1|c1|current_state.S_FinishDraw~q ),
	.datac(!\D1|c1|current_state.S_FinishErase~q ),
	.datad(!\c2|current_state [3]),
	.datae(!\c2|current_state [2]),
	.dataf(!\c2|current_state [0]),
	.datag(!\KEY[1]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Mux3~0 .extended_lut = "on";
defparam \c2|Mux3~0 .lut_mask = 64'h0A00FFFF22225FFF;
defparam \c2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N30
cyclonev_lcell_comb \c2|Mux3~0_wirecell (
// Equation(s):
// \c2|Mux3~0_wirecell_combout  = !\c2|Mux3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\c2|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Mux3~0_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Mux3~0_wirecell .extended_lut = "off";
defparam \c2|Mux3~0_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \c2|Mux3~0_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y10_N32
dffeas \c2|current_state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\c2|Mux3~0_wirecell_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c2|current_state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c2|current_state[0] .is_wysiwyg = "true";
defparam \c2|current_state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \c2|Decoder0~0 (
// Equation(s):
// \c2|Decoder0~0_combout  = ( !\c2|current_state [1] & ( (!\c2|current_state [0] & (\c2|current_state [3] & !\c2|current_state [2])) ) )

	.dataa(gnd),
	.datab(!\c2|current_state [0]),
	.datac(!\c2|current_state [3]),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Decoder0~0 .extended_lut = "off";
defparam \c2|Decoder0~0 .lut_mask = 64'h0C000C0000000000;
defparam \c2|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N30
cyclonev_lcell_comb \d2|Add0~5 (
// Equation(s):
// \d2|Add0~5_sumout  = SUM(( \d2|x_final [2] ) + ( VCC ) + ( !VCC ))
// \d2|Add0~6  = CARRY(( \d2|x_final [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d2|x_final [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\d2|Add0~5_sumout ),
	.cout(\d2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \d2|Add0~5 .extended_lut = "off";
defparam \d2|Add0~5 .lut_mask = 64'h00000000000000FF;
defparam \d2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N6
cyclonev_lcell_comb \c2|move_left~0 (
// Equation(s):
// \c2|move_left~0_combout  = ( \c2|Decoder0~0_combout  & ( (\SW[7]~input_o  & (!\SW[8]~input_o  & !\SW[9]~input_o )) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\c2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|move_left~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|move_left~0 .extended_lut = "off";
defparam \c2|move_left~0 .lut_mask = 64'h0000000030003000;
defparam \c2|move_left~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N39
cyclonev_lcell_comb \d2|Add0~17 (
// Equation(s):
// \d2|Add0~17_sumout  = SUM(( \d2|x_final [5] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~10  ))
// \d2|Add0~18  = CARRY(( \d2|x_final [5] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~10  ))

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\c2|Decoder0~0_combout ),
	.datad(!\d2|x_final [5]),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\d2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d2|Add0~17_sumout ),
	.cout(\d2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \d2|Add0~17 .extended_lut = "off";
defparam \d2|Add0~17 .lut_mask = 64'h0000FFF7000000FF;
defparam \d2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N42
cyclonev_lcell_comb \d2|Add0~13 (
// Equation(s):
// \d2|Add0~13_sumout  = SUM(( \d2|x_final [6] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~18  ))
// \d2|Add0~14  = CARRY(( \d2|x_final [6] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~18  ))

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\c2|Decoder0~0_combout ),
	.datad(!\d2|x_final [6]),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\d2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d2|Add0~13_sumout ),
	.cout(\d2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \d2|Add0~13 .extended_lut = "off";
defparam \d2|Add0~13 .lut_mask = 64'h0000FFF7000000FF;
defparam \d2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N54
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N18
cyclonev_lcell_comb \d2|x_final[3]~4 (
// Equation(s):
// \d2|x_final[3]~4_combout  = ( \SW[7]~input_o  & ( \KEY[0]~input_o  & ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & \c2|Decoder0~0_combout )) ) ) ) # ( !\SW[7]~input_o  & ( \KEY[0]~input_o  & ( (!\SW[8]~input_o  & (\SW[6]~input_o  & (!\SW[9]~input_o  & 
// \c2|Decoder0~0_combout ))) ) ) ) # ( \SW[7]~input_o  & ( !\KEY[0]~input_o  ) ) # ( !\SW[7]~input_o  & ( !\KEY[0]~input_o  ) )

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[6]~input_o ),
	.datac(!\SW[9]~input_o ),
	.datad(!\c2|Decoder0~0_combout ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|x_final[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|x_final[3]~4 .extended_lut = "off";
defparam \d2|x_final[3]~4 .lut_mask = 64'hFFFFFFFF002000A0;
defparam \d2|x_final[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N44
dffeas \d2|x_final[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\d2|x_final[3]~3_combout ),
	.ena(\d2|x_final[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|x_final [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|x_final[6] .is_wysiwyg = "true";
defparam \d2|x_final[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N0
cyclonev_lcell_comb \d2|x_final[3]~2 (
// Equation(s):
// \d2|x_final[3]~2_combout  = ( !\d2|x_final [5] & ( !\d2|x_final [6] ) )

	.dataa(gnd),
	.datab(!\d2|x_final [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|x_final[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|x_final[3]~2 .extended_lut = "off";
defparam \d2|x_final[3]~2 .lut_mask = 64'hCCCCCCCC00000000;
defparam \d2|x_final[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N45
cyclonev_lcell_comb \d2|Add0~21 (
// Equation(s):
// \d2|Add0~21_sumout  = SUM(( \d2|x_final [7] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~14  ))

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\c2|Decoder0~0_combout ),
	.datad(!\d2|x_final [7]),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\d2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d2|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|Add0~21 .extended_lut = "off";
defparam \d2|Add0~21 .lut_mask = 64'h0000FFF7000000FF;
defparam \d2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N47
dffeas \d2|x_final[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|Add0~21_sumout ),
	.asdata(\c2|move_left~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\d2|x_final[3]~3_combout ),
	.ena(\d2|x_final[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|x_final [7]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|x_final[7] .is_wysiwyg = "true";
defparam \d2|x_final[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N12
cyclonev_lcell_comb \d2|x_final[3]~1 (
// Equation(s):
// \d2|x_final[3]~1_combout  = ( \d2|x_final [2] & ( (\d2|x_final [3] & (\d2|x_final [4] & \d2|x_final [7])) ) )

	.dataa(gnd),
	.datab(!\d2|x_final [3]),
	.datac(!\d2|x_final [4]),
	.datad(!\d2|x_final [7]),
	.datae(gnd),
	.dataf(!\d2|x_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|x_final[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|x_final[3]~1 .extended_lut = "off";
defparam \d2|x_final[3]~1 .lut_mask = 64'h0000000000030003;
defparam \d2|x_final[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N51
cyclonev_lcell_comb \d2|x_final[3]~0 (
// Equation(s):
// \d2|x_final[3]~0_combout  = ( !\d2|x_final [2] & ( (!\d2|x_final [4] & (!\d2|x_final [3] & !\d2|x_final [7])) ) )

	.dataa(!\d2|x_final [4]),
	.datab(gnd),
	.datac(!\d2|x_final [3]),
	.datad(!\d2|x_final [7]),
	.datae(gnd),
	.dataf(!\d2|x_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|x_final[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|x_final[3]~0 .extended_lut = "off";
defparam \d2|x_final[3]~0 .lut_mask = 64'hA000A00000000000;
defparam \d2|x_final[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N15
cyclonev_lcell_comb \c2|next_state~0 (
// Equation(s):
// \c2|next_state~0_combout  = ( !\SW[8]~input_o  & ( !\SW[9]~input_o  ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|next_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|next_state~0 .extended_lut = "off";
defparam \c2|next_state~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \c2|next_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N24
cyclonev_lcell_comb \d2|x_final[3]~3 (
// Equation(s):
// \d2|x_final[3]~3_combout  = ( \SW[7]~input_o  & ( \c2|Decoder0~0_combout  & ( (\d2|x_final[3]~2_combout  & ((!\c2|next_state~0_combout  & (\d2|x_final[3]~1_combout )) # (\c2|next_state~0_combout  & ((\d2|x_final[3]~0_combout ))))) ) ) ) # ( 
// !\SW[7]~input_o  & ( \c2|Decoder0~0_combout  & ( (\d2|x_final[3]~2_combout  & \d2|x_final[3]~1_combout ) ) ) ) # ( \SW[7]~input_o  & ( !\c2|Decoder0~0_combout  & ( (\d2|x_final[3]~2_combout  & \d2|x_final[3]~1_combout ) ) ) ) # ( !\SW[7]~input_o  & ( 
// !\c2|Decoder0~0_combout  & ( (\d2|x_final[3]~2_combout  & \d2|x_final[3]~1_combout ) ) ) )

	.dataa(!\d2|x_final[3]~2_combout ),
	.datab(!\d2|x_final[3]~1_combout ),
	.datac(!\d2|x_final[3]~0_combout ),
	.datad(!\c2|next_state~0_combout ),
	.datae(!\SW[7]~input_o ),
	.dataf(!\c2|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|x_final[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|x_final[3]~3 .extended_lut = "off";
defparam \d2|x_final[3]~3 .lut_mask = 64'h1111111111111105;
defparam \d2|x_final[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N32
dffeas \d2|x_final[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|Add0~5_sumout ),
	.asdata(\c2|move_left~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\d2|x_final[3]~3_combout ),
	.ena(\d2|x_final[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|x_final [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|x_final[2] .is_wysiwyg = "true";
defparam \d2|x_final[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N33
cyclonev_lcell_comb \d2|Add0~1 (
// Equation(s):
// \d2|Add0~1_sumout  = SUM(( \d2|x_final [3] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~6  ))
// \d2|Add0~2  = CARRY(( \d2|x_final [3] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~6  ))

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\c2|Decoder0~0_combout ),
	.datad(!\d2|x_final [3]),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\d2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d2|Add0~1_sumout ),
	.cout(\d2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \d2|Add0~1 .extended_lut = "off";
defparam \d2|Add0~1 .lut_mask = 64'h0000FFF7000000FF;
defparam \d2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N35
dffeas \d2|x_final[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|Add0~1_sumout ),
	.asdata(\c2|move_left~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\d2|x_final[3]~3_combout ),
	.ena(\d2|x_final[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|x_final [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|x_final[3] .is_wysiwyg = "true";
defparam \d2|x_final[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N36
cyclonev_lcell_comb \d2|Add0~9 (
// Equation(s):
// \d2|Add0~9_sumout  = SUM(( \d2|x_final [4] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~2  ))
// \d2|Add0~10  = CARRY(( \d2|x_final [4] ) + ( (!\SW[8]~input_o  & (!\SW[9]~input_o  & (\c2|Decoder0~0_combout  & \SW[7]~input_o ))) ) + ( \d2|Add0~2  ))

	.dataa(!\SW[8]~input_o ),
	.datab(!\SW[9]~input_o ),
	.datac(!\c2|Decoder0~0_combout ),
	.datad(!\d2|x_final [4]),
	.datae(gnd),
	.dataf(!\SW[7]~input_o ),
	.datag(gnd),
	.cin(\d2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\d2|Add0~9_sumout ),
	.cout(\d2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \d2|Add0~9 .extended_lut = "off";
defparam \d2|Add0~9 .lut_mask = 64'h0000FFF7000000FF;
defparam \d2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y10_N38
dffeas \d2|x_final[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|Add0~9_sumout ),
	.asdata(\c2|move_left~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\d2|x_final[3]~3_combout ),
	.ena(\d2|x_final[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|x_final [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|x_final[4] .is_wysiwyg = "true";
defparam \d2|x_final[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y10_N41
dffeas \d2|x_final[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(\d2|x_final[3]~3_combout ),
	.ena(\d2|x_final[3]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|x_final [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|x_final[5] .is_wysiwyg = "true";
defparam \d2|x_final[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N54
cyclonev_lcell_comb \D1|d1|x_start[5]~feeder (
// Equation(s):
// \D1|d1|x_start[5]~feeder_combout  = ( \d2|x_final [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_start[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_start[5]~feeder .extended_lut = "off";
defparam \D1|d1|x_start[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|d1|x_start[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N3
cyclonev_lcell_comb \D1|d1|x_start[4]~0 (
// Equation(s):
// \D1|d1|x_start[4]~0_combout  = ( \D1|c1|current_state.S_IDLE~q  & ( !\KEY[0]~input_o  ) ) # ( !\D1|c1|current_state.S_IDLE~q  )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|c1|current_state.S_IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_start[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_start[4]~0 .extended_lut = "off";
defparam \D1|d1|x_start[4]~0 .lut_mask = 64'hFFFFFFFFAAAAAAAA;
defparam \D1|d1|x_start[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N55
dffeas \D1|d1|x_start[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|x_start[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_start [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_start[5] .is_wysiwyg = "true";
defparam \D1|d1|x_start[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N57
cyclonev_lcell_comb \D1|d1|y_final[2]~0 (
// Equation(s):
// \D1|d1|y_final[2]~0_combout  = (!\KEY[0]~input_o ) # ((\D1|c1|current_state.S_ERASE~q ) # (\D1|c1|current_state.S_PLOT~q ))

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\D1|c1|current_state.S_PLOT~q ),
	.datad(!\D1|c1|current_state.S_ERASE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|y_final[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|y_final[2]~0 .extended_lut = "off";
defparam \D1|d1|y_final[2]~0 .lut_mask = 64'hCFFFCFFFCFFFCFFF;
defparam \D1|d1|y_final[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N1
dffeas \D1|d1|x_final[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|x_start [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[5] .is_wysiwyg = "true";
defparam \D1|d1|x_final[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N49
dffeas \D1|d1|x_start[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d2|x_final [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_start [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_start[6] .is_wysiwyg = "true";
defparam \D1|d1|x_start[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N5
dffeas \D1|d1|x_final[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|x_start [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[6] .is_wysiwyg = "true";
defparam \D1|d1|x_final[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N15
cyclonev_lcell_comb \D1|d1|x_start[7]~feeder (
// Equation(s):
// \D1|d1|x_start[7]~feeder_combout  = ( \d2|x_final [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_start[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_start[7]~feeder .extended_lut = "off";
defparam \D1|d1|x_start[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|d1|x_start[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N16
dffeas \D1|d1|x_start[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|x_start[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_start [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_start[7] .is_wysiwyg = "true";
defparam \D1|d1|x_start[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N32
dffeas \D1|d1|x_final[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|x_start [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [7]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[7] .is_wysiwyg = "true";
defparam \D1|d1|x_final[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \c2|move_up~0 (
// Equation(s):
// \c2|move_up~0_combout  = ( \c2|current_state [3] & ( (!\c2|current_state [2] & (!\c2|current_state [1] & (\SW[9]~input_o  & !\c2|current_state [0]))) ) )

	.dataa(!\c2|current_state [2]),
	.datab(!\c2|current_state [1]),
	.datac(!\SW[9]~input_o ),
	.datad(!\c2|current_state [0]),
	.datae(gnd),
	.dataf(!\c2|current_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|move_up~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|move_up~0 .extended_lut = "off";
defparam \c2|move_up~0 .lut_mask = 64'h0000000008000800;
defparam \c2|move_up~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \d2|y_final~3 (
// Equation(s):
// \d2|y_final~3_combout  = (\KEY[0]~input_o  & !\d2|y_final [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d2|y_final [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final~3 .extended_lut = "off";
defparam \d2|y_final~3 .lut_mask = 64'h0F000F000F000F00;
defparam \d2|y_final~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N48
cyclonev_lcell_comb \d2|y_final[4]~2 (
// Equation(s):
// \d2|y_final[4]~2_combout  = ( \KEY[0]~input_o  & ( (\c2|Decoder0~0_combout  & ((\SW[9]~input_o ) # (\SW[8]~input_o ))) ) ) # ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(!\c2|Decoder0~0_combout ),
	.datac(!\SW[8]~input_o ),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final[4]~2 .extended_lut = "off";
defparam \d2|y_final[4]~2 .lut_mask = 64'hFFFFFFFF03330333;
defparam \d2|y_final[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N20
dffeas \d2|y_final[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|y_final~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d2|y_final[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|y_final [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|y_final[2] .is_wysiwyg = "true";
defparam \d2|y_final[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \d2|Add3~1 (
// Equation(s):
// \d2|Add3~1_combout  = ( \d2|y_final [3] & ( (!\c2|Decoder0~0_combout  & (\d2|y_final [4] & (\d2|y_final [2]))) # (\c2|Decoder0~0_combout  & (((\d2|y_final [4] & \d2|y_final [2])) # (\SW[9]~input_o ))) ) ) # ( !\d2|y_final [3] & ( (\c2|Decoder0~0_combout  
// & (\SW[9]~input_o  & ((\d2|y_final [2]) # (\d2|y_final [4])))) ) )

	.dataa(!\c2|Decoder0~0_combout ),
	.datab(!\d2|y_final [4]),
	.datac(!\d2|y_final [2]),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\d2|y_final [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|Add3~1 .extended_lut = "off";
defparam \d2|Add3~1 .lut_mask = 64'h0015001503570357;
defparam \d2|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N0
cyclonev_lcell_comb \d2|y_final~5 (
// Equation(s):
// \d2|y_final~5_combout  = ( \d2|y_final [5] & ( \d2|Add3~1_combout  & ( (\KEY[0]~input_o  & \c2|move_up~0_combout ) ) ) ) # ( !\d2|y_final [5] & ( \d2|Add3~1_combout  & ( (\KEY[0]~input_o  & (!\c2|move_up~0_combout  $ (((!\d2|y_final [3] & 
// \d2|y_final[4]~4_combout ))))) ) ) ) # ( \d2|y_final [5] & ( !\d2|Add3~1_combout  & ( (\KEY[0]~input_o  & (!\c2|move_up~0_combout  $ (((!\d2|y_final [3] & \d2|y_final[4]~4_combout ))))) ) ) ) # ( !\d2|y_final [5] & ( !\d2|Add3~1_combout  & ( 
// (\KEY[0]~input_o  & \c2|move_up~0_combout ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\d2|y_final [3]),
	.datac(!\d2|y_final[4]~4_combout ),
	.datad(!\c2|move_up~0_combout ),
	.datae(!\d2|y_final [5]),
	.dataf(!\d2|Add3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final~5 .extended_lut = "off";
defparam \d2|y_final~5 .lut_mask = 64'h0055510451040055;
defparam \d2|y_final~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N2
dffeas \d2|y_final[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|y_final~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d2|y_final[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|y_final [5]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|y_final[5] .is_wysiwyg = "true";
defparam \d2|y_final[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \d2|y_final[4]~4 (
// Equation(s):
// \d2|y_final[4]~4_combout  = ( \SW[9]~input_o  & ( \d2|y_final [2] & ( (\d2|y_final [5] & (!\c2|Decoder0~0_combout  & (\d2|y_final [6] & \d2|y_final [4]))) ) ) ) # ( !\SW[9]~input_o  & ( \d2|y_final [2] & ( (\d2|y_final [5] & (\d2|y_final [6] & \d2|y_final 
// [4])) ) ) ) # ( \SW[9]~input_o  & ( !\d2|y_final [2] & ( (!\d2|y_final [5] & (\c2|Decoder0~0_combout  & (!\d2|y_final [6] & !\d2|y_final [4]))) ) ) )

	.dataa(!\d2|y_final [5]),
	.datab(!\c2|Decoder0~0_combout ),
	.datac(!\d2|y_final [6]),
	.datad(!\d2|y_final [4]),
	.datae(!\SW[9]~input_o ),
	.dataf(!\d2|y_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final[4]~4 .extended_lut = "off";
defparam \d2|y_final[4]~4 .lut_mask = 64'h0000200000050004;
defparam \d2|y_final[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N6
cyclonev_lcell_comb \d2|y_final~7 (
// Equation(s):
// \d2|y_final~7_combout  = ( \d2|y_final [4] & ( \d2|y_final [2] & ( (\KEY[0]~input_o  & (((!\d2|y_final[4]~4_combout  & !\d2|y_final [3])) # (\c2|move_up~0_combout ))) ) ) ) # ( !\d2|y_final [4] & ( \d2|y_final [2] & ( (\KEY[0]~input_o  & 
// ((!\c2|move_up~0_combout  & ((\d2|y_final [3]))) # (\c2|move_up~0_combout  & (\d2|y_final[4]~4_combout  & !\d2|y_final [3])))) ) ) ) # ( \d2|y_final [4] & ( !\d2|y_final [2] & ( (\KEY[0]~input_o  & ((!\c2|move_up~0_combout  $ (\d2|y_final[4]~4_combout )) 
// # (\d2|y_final [3]))) ) ) ) # ( !\d2|y_final [4] & ( !\d2|y_final [2] & ( (\KEY[0]~input_o  & (\c2|move_up~0_combout  & !\d2|y_final [3])) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\c2|move_up~0_combout ),
	.datac(!\d2|y_final[4]~4_combout ),
	.datad(!\d2|y_final [3]),
	.datae(!\d2|y_final [4]),
	.dataf(!\d2|y_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final~7 .extended_lut = "off";
defparam \d2|y_final~7 .lut_mask = 64'h1100415501445111;
defparam \d2|y_final~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N8
dffeas \d2|y_final[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|y_final~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d2|y_final[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|y_final [4]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|y_final[4] .is_wysiwyg = "true";
defparam \d2|y_final[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N27
cyclonev_lcell_comb \H3|light~7 (
// Equation(s):
// \H3|light~7_combout  = ( \d2|y_final [5] & ( (\d2|y_final [4] & \d2|y_final [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d2|y_final [4]),
	.datad(!\d2|y_final [6]),
	.datae(gnd),
	.dataf(!\d2|y_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~7 .extended_lut = "off";
defparam \H3|light~7 .lut_mask = 64'h00000000000F000F;
defparam \H3|light~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N54
cyclonev_lcell_comb \d2|y_final[4]~0 (
// Equation(s):
// \d2|y_final[4]~0_combout  = (!\d2|y_final [2] & (!\d2|y_final [4] & (!\d2|y_final [6] & !\d2|y_final [5])))

	.dataa(!\d2|y_final [2]),
	.datab(!\d2|y_final [4]),
	.datac(!\d2|y_final [6]),
	.datad(!\d2|y_final [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final[4]~0 .extended_lut = "off";
defparam \d2|y_final[4]~0 .lut_mask = 64'h8000800080008000;
defparam \d2|y_final[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N12
cyclonev_lcell_comb \d2|y_final~1 (
// Equation(s):
// \d2|y_final~1_combout  = ( \d2|y_final [3] & ( \d2|y_final [2] & ( (\c2|move_up~0_combout  & \KEY[0]~input_o ) ) ) ) # ( !\d2|y_final [3] & ( \d2|y_final [2] & ( (!\H3|light~7_combout  & (!\c2|move_up~0_combout  & \KEY[0]~input_o )) ) ) ) # ( \d2|y_final 
// [3] & ( !\d2|y_final [2] & ( (!\c2|move_up~0_combout  & \KEY[0]~input_o ) ) ) ) # ( !\d2|y_final [3] & ( !\d2|y_final [2] & ( (\c2|move_up~0_combout  & (\KEY[0]~input_o  & !\d2|y_final[4]~0_combout )) ) ) )

	.dataa(!\H3|light~7_combout ),
	.datab(!\c2|move_up~0_combout ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\d2|y_final[4]~0_combout ),
	.datae(!\d2|y_final [3]),
	.dataf(!\d2|y_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final~1 .extended_lut = "off";
defparam \d2|y_final~1 .lut_mask = 64'h03000C0C08080303;
defparam \d2|y_final~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N14
dffeas \d2|y_final[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|y_final~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d2|y_final[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|y_final [3]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|y_final[3] .is_wysiwyg = "true";
defparam \d2|y_final[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N30
cyclonev_lcell_comb \d2|Add3~2 (
// Equation(s):
// \d2|Add3~2_combout  = ( \SW[9]~input_o  & ( \d2|y_final [3] & ( ((\d2|y_final [2] & (\d2|y_final [5] & \d2|y_final [4]))) # (\c2|Decoder0~0_combout ) ) ) ) # ( !\SW[9]~input_o  & ( \d2|y_final [3] & ( (\d2|y_final [2] & (\d2|y_final [5] & \d2|y_final 
// [4])) ) ) ) # ( \SW[9]~input_o  & ( !\d2|y_final [3] & ( (\c2|Decoder0~0_combout  & (((\d2|y_final [4]) # (\d2|y_final [5])) # (\d2|y_final [2]))) ) ) )

	.dataa(!\d2|y_final [2]),
	.datab(!\c2|Decoder0~0_combout ),
	.datac(!\d2|y_final [5]),
	.datad(!\d2|y_final [4]),
	.datae(!\SW[9]~input_o ),
	.dataf(!\d2|y_final [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|Add3~2 .extended_lut = "off";
defparam \d2|Add3~2 .lut_mask = 64'h0000133300053337;
defparam \d2|Add3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N3
cyclonev_lcell_comb \d2|y_final~6 (
// Equation(s):
// \d2|y_final~6_combout  = ( \d2|y_final [6] & ( \d2|Add3~2_combout  & ( (\KEY[0]~input_o  & \c2|move_up~0_combout ) ) ) ) # ( !\d2|y_final [6] & ( \d2|Add3~2_combout  & ( (\KEY[0]~input_o  & (!\c2|move_up~0_combout  $ (((!\d2|y_final [3] & 
// \d2|y_final[4]~4_combout ))))) ) ) ) # ( \d2|y_final [6] & ( !\d2|Add3~2_combout  & ( (\KEY[0]~input_o  & (!\c2|move_up~0_combout  $ (((!\d2|y_final [3] & \d2|y_final[4]~4_combout ))))) ) ) ) # ( !\d2|y_final [6] & ( !\d2|Add3~2_combout  & ( 
// (\KEY[0]~input_o  & \c2|move_up~0_combout ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\d2|y_final [3]),
	.datac(!\c2|move_up~0_combout ),
	.datad(!\d2|y_final[4]~4_combout ),
	.datae(!\d2|y_final [6]),
	.dataf(!\d2|Add3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|y_final~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|y_final~6 .extended_lut = "off";
defparam \d2|y_final~6 .lut_mask = 64'h0505501450140505;
defparam \d2|y_final~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N5
dffeas \d2|y_final[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|y_final~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\d2|y_final[4]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|y_final [6]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|y_final[6] .is_wysiwyg = "true";
defparam \d2|y_final[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N0
cyclonev_lcell_comb \D1|d1|y_start[6]~feeder (
// Equation(s):
// \D1|d1|y_start[6]~feeder_combout  = ( \d2|y_final [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|y_final [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|y_start[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|y_start[6]~feeder .extended_lut = "off";
defparam \D1|d1|y_start[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|d1|y_start[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N1
dffeas \D1|d1|y_start[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|y_start[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_start [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_start[6] .is_wysiwyg = "true";
defparam \D1|d1|y_start[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N20
dffeas \D1|d1|y_final[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|y_start [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [6]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[6] .is_wysiwyg = "true";
defparam \D1|d1|y_final[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y10_N34
dffeas \D1|d1|y_start[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d2|y_final [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_start [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_start[3] .is_wysiwyg = "true";
defparam \D1|d1|y_start[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N11
dffeas \D1|d1|y_final[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|y_start [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[3] .is_wysiwyg = "true";
defparam \D1|d1|y_final[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N12
cyclonev_lcell_comb \D1|d1|y_start[5]~feeder (
// Equation(s):
// \D1|d1|y_start[5]~feeder_combout  = ( \d2|y_final [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|y_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|y_start[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|y_start[5]~feeder .extended_lut = "off";
defparam \D1|d1|y_start[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|d1|y_start[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N13
dffeas \D1|d1|y_start[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|y_start[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_start [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_start[5] .is_wysiwyg = "true";
defparam \D1|d1|y_start[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N17
dffeas \D1|d1|y_final[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|y_start [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [5]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[5] .is_wysiwyg = "true";
defparam \D1|d1|y_final[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N53
dffeas \D1|d1|y_start[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d2|y_final [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_start [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_start[4] .is_wysiwyg = "true";
defparam \D1|d1|y_start[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N35
dffeas \D1|d1|y_final[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|y_start [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[4] .is_wysiwyg = "true";
defparam \D1|d1|y_final[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N51
cyclonev_lcell_comb \D1|VGA|LessThan3~0 (
// Equation(s):
// \D1|VGA|LessThan3~0_combout  = ( \D1|d1|y_final [4] & ( (\D1|d1|y_final [6] & (\D1|d1|y_final [3] & \D1|d1|y_final [5])) ) )

	.dataa(!\D1|d1|y_final [6]),
	.datab(!\D1|d1|y_final [3]),
	.datac(!\D1|d1|y_final [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|d1|y_final [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|LessThan3~0 .extended_lut = "off";
defparam \D1|VGA|LessThan3~0 .lut_mask = 64'h0000000001010101;
defparam \D1|VGA|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N42
cyclonev_lcell_comb \D1|VGA|writeEn~0 (
// Equation(s):
// \D1|VGA|writeEn~0_combout  = ( \D1|c1|current_state.S_ERASE~q  & ( !\D1|VGA|LessThan3~0_combout  & ( (!\D1|d1|x_final [7]) # ((!\D1|d1|x_final [5] & !\D1|d1|x_final [6])) ) ) ) # ( !\D1|c1|current_state.S_ERASE~q  & ( !\D1|VGA|LessThan3~0_combout  & ( 
// (\D1|c1|current_state.S_PLOT~q  & ((!\D1|d1|x_final [7]) # ((!\D1|d1|x_final [5] & !\D1|d1|x_final [6])))) ) ) )

	.dataa(!\D1|d1|x_final [5]),
	.datab(!\D1|c1|current_state.S_PLOT~q ),
	.datac(!\D1|d1|x_final [6]),
	.datad(!\D1|d1|x_final [7]),
	.datae(!\D1|c1|current_state.S_ERASE~q ),
	.dataf(!\D1|VGA|LessThan3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|writeEn~0 .extended_lut = "off";
defparam \D1|VGA|writeEn~0 .lut_mask = 64'h3320FFA000000000;
defparam \D1|VGA|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y10_N40
dffeas \D1|d1|y_start[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d2|y_final [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_start [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_start[2] .is_wysiwyg = "true";
defparam \D1|d1|y_start[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y10_N47
dffeas \D1|d1|y_final[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|y_start [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[2] .is_wysiwyg = "true";
defparam \D1|d1|y_final[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \D1|d1|first~0 (
// Equation(s):
// \D1|d1|first~0_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|first~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|first~0 .extended_lut = "off";
defparam \D1|d1|first~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \D1|d1|first~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N8
dffeas \D1|d1|first (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|first~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|first .is_wysiwyg = "true";
defparam \D1|d1|first .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \D1|d1|black_first~0 (
// Equation(s):
// \D1|d1|black_first~0_combout  = ( \D1|d1|first~q  & ( \D1|d1|black_first~q  ) ) # ( !\D1|d1|first~q  & ( (\D1|c1|current_state.S_PLOT~q  & \D1|d1|black_first~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|c1|current_state.S_PLOT~q ),
	.datad(!\D1|d1|black_first~q ),
	.datae(gnd),
	.dataf(!\D1|d1|first~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|black_first~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|black_first~0 .extended_lut = "off";
defparam \D1|d1|black_first~0 .lut_mask = 64'h000F000F00FF00FF;
defparam \D1|d1|black_first~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N2
dffeas \D1|d1|black_first (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|black_first~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\KEY[0]~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|black_first~q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|black_first .is_wysiwyg = "true";
defparam \D1|d1|black_first .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N0
cyclonev_lcell_comb \D1|d1|black_count~0 (
// Equation(s):
// \D1|d1|black_count~0_combout  = ( !\D1|d1|black_first~q  & ( (\KEY[0]~input_o  & !\D1|d1|black_count [0]) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|d1|black_count [0]),
	.datae(gnd),
	.dataf(!\D1|d1|black_first~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|black_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|black_count~0 .extended_lut = "off";
defparam \D1|d1|black_count~0 .lut_mask = 64'h5500550000000000;
defparam \D1|d1|black_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N45
cyclonev_lcell_comb \D1|d1|black_count[1]~1 (
// Equation(s):
// \D1|d1|black_count[1]~1_combout  = ( \D1|d1|black_first~q  & ( (!\KEY[0]~input_o ) # ((!\D1|d1|first~q  & !\D1|c1|current_state.S_PLOT~q )) ) ) # ( !\D1|d1|black_first~q  & ( (!\KEY[0]~input_o ) # ((\D1|c1|current_state.S_ERASE~q  & (!\D1|d1|first~q  & 
// !\D1|c1|current_state.S_PLOT~q ))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|c1|current_state.S_ERASE~q ),
	.datac(!\D1|d1|first~q ),
	.datad(!\D1|c1|current_state.S_PLOT~q ),
	.datae(gnd),
	.dataf(!\D1|d1|black_first~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|black_count[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|black_count[1]~1 .extended_lut = "off";
defparam \D1|d1|black_count[1]~1 .lut_mask = 64'hBAAABAAAFAAAFAAA;
defparam \D1|d1|black_count[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N2
dffeas \D1|d1|black_count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|black_count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|black_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|black_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|black_count[0] .is_wysiwyg = "true";
defparam \D1|d1|black_count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N9
cyclonev_lcell_comb \D1|d1|black_count~2 (
// Equation(s):
// \D1|d1|black_count~2_combout  = ( \D1|d1|black_count [0] & ( (\KEY[0]~input_o  & (!\D1|d1|black_first~q  & !\D1|d1|black_count [1])) ) ) # ( !\D1|d1|black_count [0] & ( (\KEY[0]~input_o  & (!\D1|d1|black_first~q  & \D1|d1|black_count [1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\D1|d1|black_first~q ),
	.datad(!\D1|d1|black_count [1]),
	.datae(gnd),
	.dataf(!\D1|d1|black_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|black_count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|black_count~2 .extended_lut = "off";
defparam \D1|d1|black_count~2 .lut_mask = 64'h0050005050005000;
defparam \D1|d1|black_count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N11
dffeas \D1|d1|black_count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|black_count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|black_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|black_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|black_count[1] .is_wysiwyg = "true";
defparam \D1|d1|black_count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N6
cyclonev_lcell_comb \D1|d1|black_count~3 (
// Equation(s):
// \D1|d1|black_count~3_combout  = ( !\D1|d1|black_first~q  & ( (\KEY[0]~input_o  & (!\D1|d1|black_count [2] $ (((!\D1|d1|black_count [1]) # (!\D1|d1|black_count [0]))))) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|d1|black_count [1]),
	.datac(!\D1|d1|black_count [0]),
	.datad(!\D1|d1|black_count [2]),
	.datae(gnd),
	.dataf(!\D1|d1|black_first~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|black_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|black_count~3 .extended_lut = "off";
defparam \D1|d1|black_count~3 .lut_mask = 64'h0154015400000000;
defparam \D1|d1|black_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N8
dffeas \D1|d1|black_count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|black_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|black_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|black_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|black_count[2] .is_wysiwyg = "true";
defparam \D1|d1|black_count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N54
cyclonev_lcell_comb \D1|d1|count~0 (
// Equation(s):
// \D1|d1|count~0_combout  = ( !\D1|d1|first~q  & ( (\KEY[0]~input_o  & !\D1|d1|count [0]) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\D1|d1|count [0]),
	.datae(gnd),
	.dataf(!\D1|d1|first~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|count~0 .extended_lut = "off";
defparam \D1|d1|count~0 .lut_mask = 64'h3300330000000000;
defparam \D1|d1|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N3
cyclonev_lcell_comb \D1|d1|count[0]~1 (
// Equation(s):
// \D1|d1|count[0]~1_combout  = (!\KEY[0]~input_o ) # ((\D1|c1|current_state.S_PLOT~q ) # (\D1|d1|first~q ))

	.dataa(!\KEY[0]~input_o ),
	.datab(gnd),
	.datac(!\D1|d1|first~q ),
	.datad(!\D1|c1|current_state.S_PLOT~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|count[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|count[0]~1 .extended_lut = "off";
defparam \D1|d1|count[0]~1 .lut_mask = 64'hAFFFAFFFAFFFAFFF;
defparam \D1|d1|count[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N56
dffeas \D1|d1|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|count[0] .is_wysiwyg = "true";
defparam \D1|d1|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N15
cyclonev_lcell_comb \D1|d1|count~2 (
// Equation(s):
// \D1|d1|count~2_combout  = ( \D1|d1|count [0] & ( (\KEY[0]~input_o  & (!\D1|d1|first~q  & !\D1|d1|count [1])) ) ) # ( !\D1|d1|count [0] & ( (\KEY[0]~input_o  & (!\D1|d1|first~q  & \D1|d1|count [1])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|d1|first~q ),
	.datac(gnd),
	.datad(!\D1|d1|count [1]),
	.datae(gnd),
	.dataf(!\D1|d1|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|count~2 .extended_lut = "off";
defparam \D1|d1|count~2 .lut_mask = 64'h0044004444004400;
defparam \D1|d1|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N17
dffeas \D1|d1|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|count[1] .is_wysiwyg = "true";
defparam \D1|d1|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N12
cyclonev_lcell_comb \D1|d1|count~3 (
// Equation(s):
// \D1|d1|count~3_combout  = ( \D1|d1|count [1] & ( (\KEY[0]~input_o  & (!\D1|d1|first~q  & (!\D1|d1|count [0] $ (!\D1|d1|count [2])))) ) ) # ( !\D1|d1|count [1] & ( (\KEY[0]~input_o  & (!\D1|d1|first~q  & \D1|d1|count [2])) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|d1|first~q ),
	.datac(!\D1|d1|count [0]),
	.datad(!\D1|d1|count [2]),
	.datae(gnd),
	.dataf(!\D1|d1|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|count~3 .extended_lut = "off";
defparam \D1|d1|count~3 .lut_mask = 64'h0044004404400440;
defparam \D1|d1|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N14
dffeas \D1|d1|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|count[2] .is_wysiwyg = "true";
defparam \D1|d1|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N33
cyclonev_lcell_comb \D1|d1|y_final~1 (
// Equation(s):
// \D1|d1|y_final~1_combout  = ( \D1|c1|current_state.S_ERASE~q  & ( \D1|d1|black_count [2] ) ) # ( !\D1|c1|current_state.S_ERASE~q  & ( \D1|d1|count [2] ) )

	.dataa(!\D1|d1|black_count [2]),
	.datab(gnd),
	.datac(!\D1|d1|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|y_final~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|y_final~1 .extended_lut = "off";
defparam \D1|d1|y_final~1 .lut_mask = 64'h0F0F0F0F55555555;
defparam \D1|d1|y_final~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N35
dffeas \D1|d1|y_final[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|y_final~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[0] .is_wysiwyg = "true";
defparam \D1|d1|y_final[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N24
cyclonev_lcell_comb \D1|d1|count~4 (
// Equation(s):
// \D1|d1|count~4_combout  = ( \D1|d1|count [3] & ( \D1|d1|count [1] & ( (!\D1|d1|first~q  & (\KEY[0]~input_o  & ((!\D1|d1|count [0]) # (!\D1|d1|count [2])))) ) ) ) # ( !\D1|d1|count [3] & ( \D1|d1|count [1] & ( (\D1|d1|count [0] & (!\D1|d1|first~q  & 
// (\KEY[0]~input_o  & \D1|d1|count [2]))) ) ) ) # ( \D1|d1|count [3] & ( !\D1|d1|count [1] & ( (!\D1|d1|first~q  & \KEY[0]~input_o ) ) ) )

	.dataa(!\D1|d1|count [0]),
	.datab(!\D1|d1|first~q ),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D1|d1|count [2]),
	.datae(!\D1|d1|count [3]),
	.dataf(!\D1|d1|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|count~4 .extended_lut = "off";
defparam \D1|d1|count~4 .lut_mask = 64'h00000C0C00040C08;
defparam \D1|d1|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N26
dffeas \D1|d1|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|count[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|count[3] .is_wysiwyg = "true";
defparam \D1|d1|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N18
cyclonev_lcell_comb \D1|d1|black_count~4 (
// Equation(s):
// \D1|d1|black_count~4_combout  = ( \D1|d1|black_count [3] & ( \D1|d1|black_count [2] & ( (\KEY[0]~input_o  & (!\D1|d1|black_first~q  & ((!\D1|d1|black_count [1]) # (!\D1|d1|black_count [0])))) ) ) ) # ( !\D1|d1|black_count [3] & ( \D1|d1|black_count [2] & 
// ( (\KEY[0]~input_o  & (\D1|d1|black_count [1] & (\D1|d1|black_count [0] & !\D1|d1|black_first~q ))) ) ) ) # ( \D1|d1|black_count [3] & ( !\D1|d1|black_count [2] & ( (\KEY[0]~input_o  & !\D1|d1|black_first~q ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|d1|black_count [1]),
	.datac(!\D1|d1|black_count [0]),
	.datad(!\D1|d1|black_first~q ),
	.datae(!\D1|d1|black_count [3]),
	.dataf(!\D1|d1|black_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|black_count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|black_count~4 .extended_lut = "off";
defparam \D1|d1|black_count~4 .lut_mask = 64'h0000550001005400;
defparam \D1|d1|black_count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N19
dffeas \D1|d1|black_count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|black_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|black_count[1]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|black_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|black_count[3] .is_wysiwyg = "true";
defparam \D1|d1|black_count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N42
cyclonev_lcell_comb \D1|d1|y_final~2 (
// Equation(s):
// \D1|d1|y_final~2_combout  = ( \D1|d1|black_count [3] & ( (\D1|d1|count [3]) # (\D1|c1|current_state.S_ERASE~q ) ) ) # ( !\D1|d1|black_count [3] & ( (!\D1|c1|current_state.S_ERASE~q  & \D1|d1|count [3]) ) )

	.dataa(gnd),
	.datab(!\D1|c1|current_state.S_ERASE~q ),
	.datac(!\D1|d1|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|d1|black_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|y_final~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|y_final~2 .extended_lut = "off";
defparam \D1|d1|y_final~2 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \D1|d1|y_final~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N44
dffeas \D1|d1|y_final[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|y_final~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|y_final [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|y_final[1] .is_wysiwyg = "true";
defparam \D1|d1|y_final[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N48
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add1~1 (
// Equation(s):
// \D1|VGA|user_input_translator|Add1~1_combout  = ( \D1|d1|x_final [7] & ( (\D1|d1|y_final [0] & \D1|d1|y_final [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|d1|y_final [0]),
	.datad(!\D1|d1|y_final [1]),
	.datae(gnd),
	.dataf(!\D1|d1|x_final [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|user_input_translator|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add1~1 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add1~1 .lut_mask = 64'h00000000000F000F;
defparam \D1|VGA|user_input_translator|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N30
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add1~0 (
// Equation(s):
// \D1|VGA|user_input_translator|Add1~0_combout  = ( \D1|d1|y_final [0] & ( \D1|d1|x_final [7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|d1|x_final [7]),
	.datae(gnd),
	.dataf(!\D1|d1|y_final [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|user_input_translator|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add1~0 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add1~0 .lut_mask = 64'h0000000000FF00FF;
defparam \D1|VGA|user_input_translator|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N0
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~9 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~9_sumout  = SUM(( \D1|d1|x_final [5] ) + ( \D1|d1|y_final [0] ) + ( !VCC ))
// \D1|VGA|user_input_translator|Add0~10  = CARRY(( \D1|d1|x_final [5] ) + ( \D1|d1|y_final [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|d1|y_final [0]),
	.datad(!\D1|d1|x_final [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~9_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~9 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \D1|VGA|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N3
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~13 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~13_sumout  = SUM(( \D1|d1|x_final [6] ) + ( \D1|d1|y_final [1] ) + ( \D1|VGA|user_input_translator|Add0~10  ))
// \D1|VGA|user_input_translator|Add0~14  = CARRY(( \D1|d1|x_final [6] ) + ( \D1|d1|y_final [1] ) + ( \D1|VGA|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|d1|y_final [1]),
	.datad(!\D1|d1|x_final [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~13_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~13 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \D1|VGA|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N6
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~17 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~17_sumout  = SUM(( \D1|d1|y_final [2] ) + ( !\D1|d1|y_final [0] $ (!\D1|d1|x_final [7]) ) + ( \D1|VGA|user_input_translator|Add0~14  ))
// \D1|VGA|user_input_translator|Add0~18  = CARRY(( \D1|d1|y_final [2] ) + ( !\D1|d1|y_final [0] $ (!\D1|d1|x_final [7]) ) + ( \D1|VGA|user_input_translator|Add0~14  ))

	.dataa(!\D1|d1|y_final [0]),
	.datab(!\D1|d1|y_final [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|d1|x_final [7]),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~17_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~17 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~17 .lut_mask = 64'h0000AA5500003333;
defparam \D1|VGA|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N9
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~21 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~21_sumout  = SUM(( \D1|d1|y_final [3] ) + ( !\D1|d1|y_final [1] $ (((!\D1|d1|y_final [0]) # (!\D1|d1|x_final [7]))) ) + ( \D1|VGA|user_input_translator|Add0~18  ))
// \D1|VGA|user_input_translator|Add0~22  = CARRY(( \D1|d1|y_final [3] ) + ( !\D1|d1|y_final [1] $ (((!\D1|d1|y_final [0]) # (!\D1|d1|x_final [7]))) ) + ( \D1|VGA|user_input_translator|Add0~18  ))

	.dataa(!\D1|d1|y_final [0]),
	.datab(gnd),
	.datac(!\D1|d1|y_final [1]),
	.datad(!\D1|d1|y_final [3]),
	.datae(gnd),
	.dataf(!\D1|d1|x_final [7]),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~21_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~21 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~21 .lut_mask = 64'h0000F0A5000000FF;
defparam \D1|VGA|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N12
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~25 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~25_sumout  = SUM(( \D1|d1|y_final [4] ) + ( !\D1|d1|y_final [2] $ (((!\D1|d1|y_final [1]) # (!\D1|VGA|user_input_translator|Add1~0_combout ))) ) + ( \D1|VGA|user_input_translator|Add0~22  ))
// \D1|VGA|user_input_translator|Add0~26  = CARRY(( \D1|d1|y_final [4] ) + ( !\D1|d1|y_final [2] $ (((!\D1|d1|y_final [1]) # (!\D1|VGA|user_input_translator|Add1~0_combout ))) ) + ( \D1|VGA|user_input_translator|Add0~22  ))

	.dataa(!\D1|d1|y_final [1]),
	.datab(!\D1|d1|y_final [2]),
	.datac(!\D1|VGA|user_input_translator|Add1~0_combout ),
	.datad(!\D1|d1|y_final [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~25_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~25 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~25 .lut_mask = 64'h0000C9C9000000FF;
defparam \D1|VGA|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N15
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~29 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~29_sumout  = SUM(( \D1|d1|y_final [5] ) + ( !\D1|d1|y_final [3] $ (((!\D1|d1|y_final [1]) # ((!\D1|d1|y_final [2]) # (!\D1|VGA|user_input_translator|Add1~0_combout )))) ) + ( \D1|VGA|user_input_translator|Add0~26  ))
// \D1|VGA|user_input_translator|Add0~30  = CARRY(( \D1|d1|y_final [5] ) + ( !\D1|d1|y_final [3] $ (((!\D1|d1|y_final [1]) # ((!\D1|d1|y_final [2]) # (!\D1|VGA|user_input_translator|Add1~0_combout )))) ) + ( \D1|VGA|user_input_translator|Add0~26  ))

	.dataa(!\D1|d1|y_final [1]),
	.datab(!\D1|d1|y_final [2]),
	.datac(!\D1|d1|y_final [3]),
	.datad(!\D1|d1|y_final [5]),
	.datae(gnd),
	.dataf(!\D1|VGA|user_input_translator|Add1~0_combout ),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~29_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~29 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~29 .lut_mask = 64'h0000F0E1000000FF;
defparam \D1|VGA|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N18
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~33 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~33_sumout  = SUM(( \D1|d1|y_final [6] ) + ( !\D1|d1|y_final [4] $ (((!\D1|d1|y_final [3]) # ((!\D1|d1|y_final [2]) # (!\D1|VGA|user_input_translator|Add1~1_combout )))) ) + ( \D1|VGA|user_input_translator|Add0~30  ))
// \D1|VGA|user_input_translator|Add0~34  = CARRY(( \D1|d1|y_final [6] ) + ( !\D1|d1|y_final [4] $ (((!\D1|d1|y_final [3]) # ((!\D1|d1|y_final [2]) # (!\D1|VGA|user_input_translator|Add1~1_combout )))) ) + ( \D1|VGA|user_input_translator|Add0~30  ))

	.dataa(!\D1|d1|y_final [4]),
	.datab(!\D1|d1|y_final [3]),
	.datac(!\D1|d1|y_final [2]),
	.datad(!\D1|d1|y_final [6]),
	.datae(gnd),
	.dataf(!\D1|VGA|user_input_translator|Add1~1_combout ),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~33_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~33 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~33 .lut_mask = 64'h0000AAA9000000FF;
defparam \D1|VGA|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N21
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~37 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~37_sumout  = SUM(( (\D1|d1|y_final [4] & (\D1|d1|y_final [3] & (\D1|d1|y_final [2] & \D1|VGA|user_input_translator|Add1~1_combout ))) ) + ( \D1|d1|y_final [5] ) + ( \D1|VGA|user_input_translator|Add0~34  ))
// \D1|VGA|user_input_translator|Add0~38  = CARRY(( (\D1|d1|y_final [4] & (\D1|d1|y_final [3] & (\D1|d1|y_final [2] & \D1|VGA|user_input_translator|Add1~1_combout ))) ) + ( \D1|d1|y_final [5] ) + ( \D1|VGA|user_input_translator|Add0~34  ))

	.dataa(!\D1|d1|y_final [4]),
	.datab(!\D1|d1|y_final [3]),
	.datac(!\D1|d1|y_final [2]),
	.datad(!\D1|VGA|user_input_translator|Add1~1_combout ),
	.datae(gnd),
	.dataf(!\D1|d1|y_final [5]),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~37_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~37 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~37 .lut_mask = 64'h0000FF0000000001;
defparam \D1|VGA|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N24
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~5 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~5_sumout  = SUM(( \D1|d1|y_final [6] ) + ( GND ) + ( \D1|VGA|user_input_translator|Add0~38  ))
// \D1|VGA|user_input_translator|Add0~6  = CARRY(( \D1|d1|y_final [6] ) + ( GND ) + ( \D1|VGA|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|d1|y_final [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~5_sumout ),
	.cout(\D1|VGA|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~5 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \D1|VGA|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N27
cyclonev_lcell_comb \D1|VGA|user_input_translator|Add0~1 (
// Equation(s):
// \D1|VGA|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \D1|VGA|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\D1|VGA|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\D1|VGA|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|user_input_translator|Add0~1 .extended_lut = "off";
defparam \D1|VGA|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \D1|VGA|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N36
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\D1|VGA|user_input_translator|Add0~5_sumout  & ( (\D1|VGA|writeEn~0_combout  & !\D1|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|VGA|writeEn~0_combout ),
	.datad(!\D1|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\D1|VGA|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h0F000F0000000000;
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N54
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\D1|VGA|controller|controller_translator|Add1~5_sumout  & ( !\D1|VGA|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\D1|VGA|controller|controller_translator|Add1~5_sumout ),
	.dataf(!\D1|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hFFFF000000000000;
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N15
cyclonev_lcell_comb \c2|Decoder0~2 (
// Equation(s):
// \c2|Decoder0~2_combout  = ( !\c2|current_state [1] & ( (!\c2|current_state [3] & (!\c2|current_state [0] & !\c2|current_state [2])) ) )

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [0]),
	.datac(gnd),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\c2|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \c2|Decoder0~2 .extended_lut = "off";
defparam \c2|Decoder0~2 .lut_mask = 64'h8800880000000000;
defparam \c2|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N31
dffeas \d2|color[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c2|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|color [2]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|color[2] .is_wysiwyg = "true";
defparam \d2|color[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N48
cyclonev_lcell_comb \D1|d1|color~0 (
// Equation(s):
// \D1|d1|color~0_combout  = ( \d2|color [2] & ( (\KEY[0]~input_o  & !\D1|c1|current_state.S_ERASE~q ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|c1|current_state.S_ERASE~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|color [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|color~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|color~0 .extended_lut = "off";
defparam \D1|d1|color~0 .lut_mask = 64'h0000000044444444;
defparam \D1|d1|color~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N50
dffeas \D1|d1|color[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|color~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|color [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|color[2] .is_wysiwyg = "true";
defparam \D1|d1|color[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N39
cyclonev_lcell_comb \D1|d1|x_final~0 (
// Equation(s):
// \D1|d1|x_final~0_combout  = ( \D1|c1|current_state.S_ERASE~q  & ( \D1|d1|black_count [0] ) ) # ( !\D1|c1|current_state.S_ERASE~q  & ( \D1|d1|count [0] ) )

	.dataa(!\D1|d1|black_count [0]),
	.datab(gnd),
	.datac(!\D1|d1|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|c1|current_state.S_ERASE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_final~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_final~0 .extended_lut = "off";
defparam \D1|d1|x_final~0 .lut_mask = 64'h0F0F0F0F55555555;
defparam \D1|d1|x_final~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y10_N41
dffeas \D1|d1|x_final[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|x_final~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[0] .is_wysiwyg = "true";
defparam \D1|d1|x_final[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N30
cyclonev_lcell_comb \D1|d1|x_final~1 (
// Equation(s):
// \D1|d1|x_final~1_combout  = ( \D1|d1|count [1] & ( (!\D1|c1|current_state.S_ERASE~q ) # (\D1|d1|black_count [1]) ) ) # ( !\D1|d1|count [1] & ( (\D1|c1|current_state.S_ERASE~q  & \D1|d1|black_count [1]) ) )

	.dataa(gnd),
	.datab(!\D1|c1|current_state.S_ERASE~q ),
	.datac(gnd),
	.datad(!\D1|d1|black_count [1]),
	.datae(gnd),
	.dataf(!\D1|d1|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_final~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_final~1 .extended_lut = "off";
defparam \D1|d1|x_final~1 .lut_mask = 64'h00330033CCFFCCFF;
defparam \D1|d1|x_final~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N32
dffeas \D1|d1|x_final[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|x_final~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[1] .is_wysiwyg = "true";
defparam \D1|d1|x_final[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N36
cyclonev_lcell_comb \D1|d1|x_start[2]~feeder (
// Equation(s):
// \D1|d1|x_start[2]~feeder_combout  = ( \d2|x_final [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_start[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_start[2]~feeder .extended_lut = "off";
defparam \D1|d1|x_start[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \D1|d1|x_start[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N37
dffeas \D1|d1|x_start[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|x_start[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_start [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_start[2] .is_wysiwyg = "true";
defparam \D1|d1|x_start[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y10_N41
dffeas \D1|d1|x_final[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|x_start [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [2]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[2] .is_wysiwyg = "true";
defparam \D1|d1|x_final[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N44
dffeas \D1|d1|x_start[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d2|x_final [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_start [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_start[3] .is_wysiwyg = "true";
defparam \D1|d1|x_start[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y10_N30
cyclonev_lcell_comb \D1|d1|x_final[3]~feeder (
// Equation(s):
// \D1|d1|x_final[3]~feeder_combout  = \D1|d1|x_start [3]

	.dataa(gnd),
	.datab(!\D1|d1|x_start [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|x_final[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|x_final[3]~feeder .extended_lut = "off";
defparam \D1|d1|x_final[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \D1|d1|x_final[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y10_N32
dffeas \D1|d1|x_final[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|x_final[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [3]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[3] .is_wysiwyg = "true";
defparam \D1|d1|x_final[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N59
dffeas \D1|d1|x_start[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\d2|x_final [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|x_start[4]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_start [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_start[4] .is_wysiwyg = "true";
defparam \D1|d1|x_start[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y10_N11
dffeas \D1|d1|x_final[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|d1|x_start [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(vcc),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|x_final [4]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|x_final[4] .is_wysiwyg = "true";
defparam \D1|d1|x_final[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N7
dffeas \D1|VGA|controller|xCounter[2]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y12_N19
dffeas \D1|VGA|controller|xCounter[6]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\D1|VGA|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\D1|VGA|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|controller|xCounter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|controller|xCounter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|controller|xCounter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y11_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [2]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~37_sumout ,\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,
\D1|VGA|user_input_translator|Add0~17_sumout ,\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~37_sumout ,\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,
\D1|VGA|controller|controller_translator|Add1~21_sumout ,\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,
\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N57
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \D1|VGA|writeEn~0_combout  & ( (!\D1|VGA|user_input_translator|Add0~5_sumout  & \D1|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(!\D1|VGA|user_input_translator|Add0~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\D1|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\D1|VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0000000000AA00AA;
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N21
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\D1|VGA|controller|controller_translator|Add1~1_sumout  & ( \D1|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(!\D1|VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h5555555500000000;
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X68_Y6_N39
cyclonev_lcell_comb \d2|color[1]~feeder (
// Equation(s):
// \d2|color[1]~feeder_combout  = ( \SW[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|color[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|color[1]~feeder .extended_lut = "off";
defparam \d2|color[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \d2|color[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y6_N40
dffeas \d2|color[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\d2|color[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\c2|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|color[1] .is_wysiwyg = "true";
defparam \d2|color[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N51
cyclonev_lcell_comb \D1|d1|color~1 (
// Equation(s):
// \D1|d1|color~1_combout  = (\KEY[0]~input_o  & (!\D1|c1|current_state.S_ERASE~q  & \d2|color [1]))

	.dataa(!\KEY[0]~input_o ),
	.datab(!\D1|c1|current_state.S_ERASE~q ),
	.datac(!\d2|color [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|color~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|color~1 .extended_lut = "off";
defparam \D1|d1|color~1 .lut_mask = 64'h0404040404040404;
defparam \D1|d1|color~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N53
dffeas \D1|d1|color[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|color~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|color [1]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|color[1] .is_wysiwyg = "true";
defparam \D1|d1|color[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y10_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [2],\D1|d1|color [1]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,\D1|VGA|user_input_translator|Add0~17_sumout ,
\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,\D1|VGA|controller|controller_translator|Add1~21_sumout ,
\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],
\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X75_Y12_N29
dffeas \D1|VGA|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|VGA|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \D1|VGA|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y12_N7
dffeas \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y10_N54
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \D1|VGA|writeEn~0_combout  & ( (\D1|VGA|user_input_translator|Add0~5_sumout  & !\D1|VGA|user_input_translator|Add0~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\D1|VGA|user_input_translator|Add0~5_sumout ),
	.datad(!\D1|VGA|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\D1|VGA|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h000000000F000F00;
defparam \D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N18
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( \D1|VGA|controller|controller_translator|Add1~1_sumout  & ( !\D1|VGA|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(!\D1|VGA|controller|controller_translator|Add1~5_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\D1|VGA|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000AAAAAAAA;
defparam \D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y11_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [2]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~37_sumout ,\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,
\D1|VGA|user_input_translator|Add0~17_sumout ,\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~37_sumout ,\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,
\D1|VGA|controller|controller_translator|Add1~21_sumout ,\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,
\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N42
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1]) # (\D1|VGA|VideoMemory|auto_generated|ram_block1a8 ) ) ) ) # ( !\D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\D1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// ((\D1|VGA|VideoMemory|auto_generated|ram_block1a8 ))) ) ) ) # ( \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout  & ( 
// (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & \D1|VGA|VideoMemory|auto_generated|ram_block1a8 ) ) ) ) # ( !\D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout 
//  & ( (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (\D1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & ((\D1|VGA|VideoMemory|auto_generated|ram_block1a8 ))) ) ) )

	.dataa(!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(gnd),
	.datac(!\D1|VGA|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\D1|VGA|VideoMemory|auto_generated|ram_block1a8 ),
	.datae(!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\D1|VGA|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h0A5F00550A5FAAFF;
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y12_N8
dffeas \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\D1|VGA|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \D1|VGA|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y13_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [1]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~37_sumout ,\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,
\D1|VGA|user_input_translator|Add0~17_sumout ,\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~37_sumout ,\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,
\D1|VGA|controller|controller_translator|Add1~21_sumout ,\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,
\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y13_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [1]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~37_sumout ,\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,
\D1|VGA|user_input_translator|Add0~17_sumout ,\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~37_sumout ,\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,
\D1|VGA|controller|controller_translator|Add1~21_sumout ,\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,
\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N48
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \D1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\D1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout )) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\D1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout 
// )))) ) ) # ( !\D1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout  & ( (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// (\D1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ))) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\D1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\D1|VGA|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datad(!\D1|VGA|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datae(gnd),
	.dataf(!\D1|VGA|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X68_Y6_N16
dffeas \d2|color[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\c2|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\d2|color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \d2|color[0] .is_wysiwyg = "true";
defparam \d2|color[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y10_N36
cyclonev_lcell_comb \D1|d1|color~2 (
// Equation(s):
// \D1|d1|color~2_combout  = (\d2|color [0] & (\KEY[0]~input_o  & !\D1|c1|current_state.S_ERASE~q ))

	.dataa(gnd),
	.datab(!\d2|color [0]),
	.datac(!\KEY[0]~input_o ),
	.datad(!\D1|c1|current_state.S_ERASE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|d1|color~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|d1|color~2 .extended_lut = "off";
defparam \D1|d1|color~2 .lut_mask = 64'h0300030003000300;
defparam \D1|d1|color~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y10_N38
dffeas \D1|d1|color[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\D1|d1|color~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\D1|d1|y_final[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\D1|d1|color [0]),
	.prn(vcc));
// synopsys translate_off
defparam \D1|d1|color[0] .is_wysiwyg = "true";
defparam \D1|d1|color[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y10_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\D1|d1|color [0]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,\D1|VGA|user_input_translator|Add0~17_sumout ,
\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,\D1|VGA|controller|controller_translator|Add1~21_sumout ,
\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],
\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [0]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~37_sumout ,\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,
\D1|VGA|user_input_translator|Add0~17_sumout ,\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~37_sumout ,\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,
\D1|VGA|controller|controller_translator|Add1~21_sumout ,\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,
\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X76_Y12_N0
cyclonev_ram_block \D1|VGA|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\D1|VGA|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\D1|VGA|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\D1|VGA|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\D1|d1|color [0]}),
	.portaaddr({\D1|VGA|user_input_translator|Add0~37_sumout ,\D1|VGA|user_input_translator|Add0~33_sumout ,\D1|VGA|user_input_translator|Add0~29_sumout ,\D1|VGA|user_input_translator|Add0~25_sumout ,\D1|VGA|user_input_translator|Add0~21_sumout ,
\D1|VGA|user_input_translator|Add0~17_sumout ,\D1|VGA|user_input_translator|Add0~13_sumout ,\D1|VGA|user_input_translator|Add0~9_sumout ,\D1|d1|x_final [4],\D1|d1|x_final [3],\D1|d1|x_final [2],\D1|d1|x_final [1],\D1|d1|x_final [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\D1|VGA|controller|controller_translator|Add1~37_sumout ,\D1|VGA|controller|controller_translator|Add1~33_sumout ,\D1|VGA|controller|controller_translator|Add1~29_sumout ,\D1|VGA|controller|controller_translator|Add1~25_sumout ,
\D1|VGA|controller|controller_translator|Add1~21_sumout ,\D1|VGA|controller|controller_translator|Add1~17_sumout ,\D1|VGA|controller|controller_translator|Add1~13_sumout ,\D1|VGA|controller|controller_translator|Add1~9_sumout ,
\D1|VGA|controller|xCounter[6]~DUPLICATE_q ,\D1|VGA|controller|xCounter [5],\D1|VGA|controller|xCounter [4],\D1|VGA|controller|xCounter [3],\D1|VGA|controller|xCounter[2]~DUPLICATE_q }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\D1|VGA|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .init_file = "black.mif";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "fill:D1|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \D1|VGA|VideoMemory|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N51
cyclonev_lcell_comb \D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \D1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & 
// (((\D1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0]))) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\D1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout 
// )))) ) ) # ( !\D1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\D1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout )))) # (\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1] & (((\D1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout )))) ) )

	.dataa(!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\D1|VGA|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\D1|VGA|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\D1|VGA|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\D1|VGA|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h058D058D27AF27AF;
defparam \D1|VGA|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N3
cyclonev_lcell_comb \H0|light~0 (
// Equation(s):
// \H0|light~0_combout  = ( \d2|x_final [2] & ( !\d2|x_final [3] ) )

	.dataa(!\d2|x_final [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|light~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|light~0 .extended_lut = "off";
defparam \H0|light~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \H0|light~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \H0|light~1 (
// Equation(s):
// \H0|light~1_combout  = ( \d2|x_final [2] & ( \d2|x_final [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d2|x_final [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|light~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|light~1 .extended_lut = "off";
defparam \H0|light~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \H0|light~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N42
cyclonev_lcell_comb \H0|light[6]~2 (
// Equation(s):
// \H0|light[6]~2_combout  = ( \d2|x_final [2] & ( !\d2|x_final [3] ) ) # ( !\d2|x_final [2] & ( \d2|x_final [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d2|x_final [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|light[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|light[6]~2 .extended_lut = "off";
defparam \H0|light[6]~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \H0|light[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N3
cyclonev_lcell_comb \H1|light[0]~0 (
// Equation(s):
// \H1|light[0]~0_combout  = ( \d2|x_final [5] & ( (!\d2|x_final [6] & (\d2|x_final [7] & \d2|x_final [4])) ) ) # ( !\d2|x_final [5] & ( (!\d2|x_final [6] & (!\d2|x_final [7] & \d2|x_final [4])) # (\d2|x_final [6] & (!\d2|x_final [7] $ (\d2|x_final [4]))) ) 
// )

	.dataa(gnd),
	.datab(!\d2|x_final [6]),
	.datac(!\d2|x_final [7]),
	.datad(!\d2|x_final [4]),
	.datae(gnd),
	.dataf(!\d2|x_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[0]~0 .extended_lut = "off";
defparam \H1|light[0]~0 .lut_mask = 64'h30C330C3000C000C;
defparam \H1|light[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N27
cyclonev_lcell_comb \H1|light[1]~1 (
// Equation(s):
// \H1|light[1]~1_combout  = ( \d2|x_final [6] & ( (!\d2|x_final [7] & (!\d2|x_final [5] $ (!\d2|x_final [4]))) # (\d2|x_final [7] & ((!\d2|x_final [4]) # (\d2|x_final [5]))) ) ) # ( !\d2|x_final [6] & ( (\d2|x_final [7] & (\d2|x_final [5] & \d2|x_final 
// [4])) ) )

	.dataa(!\d2|x_final [7]),
	.datab(!\d2|x_final [5]),
	.datac(!\d2|x_final [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[1]~1 .extended_lut = "off";
defparam \H1|light[1]~1 .lut_mask = 64'h0101010179797979;
defparam \H1|light[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N33
cyclonev_lcell_comb \H1|light[2]~2 (
// Equation(s):
// \H1|light[2]~2_combout  = ( \d2|x_final [4] & ( \d2|x_final [7] & ( (\d2|x_final [6] & \d2|x_final [5]) ) ) ) # ( !\d2|x_final [4] & ( \d2|x_final [7] & ( \d2|x_final [6] ) ) ) # ( !\d2|x_final [4] & ( !\d2|x_final [7] & ( (!\d2|x_final [6] & \d2|x_final 
// [5]) ) ) )

	.dataa(!\d2|x_final [6]),
	.datab(gnd),
	.datac(!\d2|x_final [5]),
	.datad(gnd),
	.datae(!\d2|x_final [4]),
	.dataf(!\d2|x_final [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[2]~2 .extended_lut = "off";
defparam \H1|light[2]~2 .lut_mask = 64'h0A0A000055550505;
defparam \H1|light[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N36
cyclonev_lcell_comb \H1|light[3]~3 (
// Equation(s):
// \H1|light[3]~3_combout  = ( \d2|x_final [7] & ( (\d2|x_final [5] & (!\d2|x_final [6] $ (\d2|x_final [4]))) ) ) # ( !\d2|x_final [7] & ( (!\d2|x_final [6] & (!\d2|x_final [5] & \d2|x_final [4])) # (\d2|x_final [6] & (!\d2|x_final [5] $ (\d2|x_final [4]))) 
// ) )

	.dataa(!\d2|x_final [6]),
	.datab(!\d2|x_final [5]),
	.datac(gnd),
	.datad(!\d2|x_final [4]),
	.datae(gnd),
	.dataf(!\d2|x_final [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[3]~3 .extended_lut = "off";
defparam \H1|light[3]~3 .lut_mask = 64'h4499449922112211;
defparam \H1|light[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N39
cyclonev_lcell_comb \H1|light[4]~4 (
// Equation(s):
// \H1|light[4]~4_combout  = ( \d2|x_final [7] & ( (!\d2|x_final [6] & (!\d2|x_final [5] & \d2|x_final [4])) ) ) # ( !\d2|x_final [7] & ( ((\d2|x_final [6] & !\d2|x_final [5])) # (\d2|x_final [4]) ) )

	.dataa(!\d2|x_final [6]),
	.datab(!\d2|x_final [5]),
	.datac(!\d2|x_final [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[4]~4 .extended_lut = "off";
defparam \H1|light[4]~4 .lut_mask = 64'h4F4F4F4F08080808;
defparam \H1|light[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N24
cyclonev_lcell_comb \H1|light[5]~5 (
// Equation(s):
// \H1|light[5]~5_combout  = ( \d2|x_final [6] & ( (\d2|x_final [4] & (!\d2|x_final [7] $ (!\d2|x_final [5]))) ) ) # ( !\d2|x_final [6] & ( (!\d2|x_final [7] & ((\d2|x_final [4]) # (\d2|x_final [5]))) ) )

	.dataa(!\d2|x_final [7]),
	.datab(!\d2|x_final [5]),
	.datac(!\d2|x_final [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|x_final [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[5]~5 .extended_lut = "off";
defparam \H1|light[5]~5 .lut_mask = 64'h2A2A2A2A06060606;
defparam \H1|light[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y12_N12
cyclonev_lcell_comb \H1|light[6]~6 (
// Equation(s):
// \H1|light[6]~6_combout  = ( !\d2|x_final [4] & ( \d2|x_final [7] & ( (!\d2|x_final [5] & \d2|x_final [6]) ) ) ) # ( \d2|x_final [4] & ( !\d2|x_final [7] & ( !\d2|x_final [5] $ (\d2|x_final [6]) ) ) ) # ( !\d2|x_final [4] & ( !\d2|x_final [7] & ( 
// (!\d2|x_final [5] & !\d2|x_final [6]) ) ) )

	.dataa(gnd),
	.datab(!\d2|x_final [5]),
	.datac(!\d2|x_final [6]),
	.datad(gnd),
	.datae(!\d2|x_final [4]),
	.dataf(!\d2|x_final [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|light[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|light[6]~6 .extended_lut = "off";
defparam \H1|light[6]~6 .lut_mask = 64'hC0C0C3C30C0C0000;
defparam \H1|light[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N33
cyclonev_lcell_comb \H2|light~0 (
// Equation(s):
// \H2|light~0_combout  = ( !\d2|y_final [3] & ( \d2|y_final [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d2|y_final [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|y_final [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|light~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|light~0 .extended_lut = "off";
defparam \H2|light~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \H2|light~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N57
cyclonev_lcell_comb \H2|light~1 (
// Equation(s):
// \H2|light~1_combout  = ( \d2|y_final [3] & ( \d2|y_final [2] ) )

	.dataa(!\d2|y_final [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|y_final [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|light~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|light~1 .extended_lut = "off";
defparam \H2|light~1 .lut_mask = 64'h0000000055555555;
defparam \H2|light~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N39
cyclonev_lcell_comb \d2|Add3~0 (
// Equation(s):
// \d2|Add3~0_combout  = ( \d2|y_final [3] & ( !\d2|y_final [2] ) ) # ( !\d2|y_final [3] & ( \d2|y_final [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d2|y_final [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\d2|y_final [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\d2|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \d2|Add3~0 .extended_lut = "off";
defparam \d2|Add3~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \d2|Add3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N21
cyclonev_lcell_comb \H3|light~0 (
// Equation(s):
// \H3|light~0_combout  = (!\d2|y_final [6] $ (\d2|y_final [4])) # (\d2|y_final [5])

	.dataa(!\d2|y_final [6]),
	.datab(gnd),
	.datac(!\d2|y_final [4]),
	.datad(!\d2|y_final [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~0 .extended_lut = "off";
defparam \H3|light~0 .lut_mask = 64'hA5FFA5FFA5FFA5FF;
defparam \H3|light~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N42
cyclonev_lcell_comb \H3|light~1 (
// Equation(s):
// \H3|light~1_combout  = (!\d2|y_final [6]) # (!\d2|y_final [5] $ (\d2|y_final [4]))

	.dataa(!\d2|y_final [5]),
	.datab(!\d2|y_final [4]),
	.datac(!\d2|y_final [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~1 .extended_lut = "off";
defparam \H3|light~1 .lut_mask = 64'hF9F9F9F9F9F9F9F9;
defparam \H3|light~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N6
cyclonev_lcell_comb \H3|light~2 (
// Equation(s):
// \H3|light~2_combout  = ( !\d2|y_final [4] & ( \d2|y_final [5] & ( !\d2|y_final [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\d2|y_final [6]),
	.datad(gnd),
	.datae(!\d2|y_final [4]),
	.dataf(!\d2|y_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~2 .extended_lut = "off";
defparam \H3|light~2 .lut_mask = 64'h00000000F0F00000;
defparam \H3|light~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N51
cyclonev_lcell_comb \H3|light~3 (
// Equation(s):
// \H3|light~3_combout  = (!\d2|y_final [5] & (!\d2|y_final [4] $ (!\d2|y_final [6]))) # (\d2|y_final [5] & (\d2|y_final [4] & \d2|y_final [6]))

	.dataa(!\d2|y_final [5]),
	.datab(!\d2|y_final [4]),
	.datac(gnd),
	.datad(!\d2|y_final [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~3 .extended_lut = "off";
defparam \H3|light~3 .lut_mask = 64'h2299229922992299;
defparam \H3|light~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y10_N33
cyclonev_lcell_comb \H3|light~4 (
// Equation(s):
// \H3|light~4_combout  = ( \d2|y_final [5] & ( \d2|y_final [4] ) ) # ( !\d2|y_final [5] & ( (\d2|y_final [6]) # (\d2|y_final [4]) ) )

	.dataa(!\d2|y_final [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\d2|y_final [6]),
	.datae(gnd),
	.dataf(!\d2|y_final [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~4 .extended_lut = "off";
defparam \H3|light~4 .lut_mask = 64'h55FF55FF55555555;
defparam \H3|light~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N48
cyclonev_lcell_comb \H3|light~5 (
// Equation(s):
// \H3|light~5_combout  = (!\d2|y_final [4] & (\d2|y_final [5] & !\d2|y_final [6])) # (\d2|y_final [4] & ((!\d2|y_final [6]) # (\d2|y_final [5])))

	.dataa(gnd),
	.datab(!\d2|y_final [4]),
	.datac(!\d2|y_final [5]),
	.datad(!\d2|y_final [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~5 .extended_lut = "off";
defparam \H3|light~5 .lut_mask = 64'h3F033F033F033F03;
defparam \H3|light~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N45
cyclonev_lcell_comb \H3|light~6 (
// Equation(s):
// \H3|light~6_combout  = (!\d2|y_final [5] & ((!\d2|y_final [6]))) # (\d2|y_final [5] & (\d2|y_final [4] & \d2|y_final [6]))

	.dataa(!\d2|y_final [5]),
	.datab(!\d2|y_final [4]),
	.datac(gnd),
	.datad(!\d2|y_final [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|light~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|light~6 .extended_lut = "off";
defparam \H3|light~6 .lut_mask = 64'hAA11AA11AA11AA11;
defparam \H3|light~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \H4|light[0]~0 (
// Equation(s):
// \H4|light[0]~0_combout  = ( \c2|current_state [1] & ( (\c2|current_state [3] & (\c2|current_state [0] & !\c2|current_state [2])) ) ) # ( !\c2|current_state [1] & ( (!\c2|current_state [3] & (!\c2|current_state [0] $ (!\c2|current_state [2]))) # 
// (\c2|current_state [3] & (\c2|current_state [0] & \c2|current_state [2])) ) )

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [0]),
	.datac(!\c2|current_state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[0]~0 .extended_lut = "off";
defparam \H4|light[0]~0 .lut_mask = 64'h2929292910101010;
defparam \H4|light[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N21
cyclonev_lcell_comb \H4|light[1]~1 (
// Equation(s):
// \H4|light[1]~1_combout  = ( \c2|current_state [1] & ( (!\c2|current_state [0] & ((\c2|current_state [2]))) # (\c2|current_state [0] & (\c2|current_state [3])) ) ) # ( !\c2|current_state [1] & ( (\c2|current_state [2] & (!\c2|current_state [3] $ 
// (!\c2|current_state [0]))) ) )

	.dataa(!\c2|current_state [3]),
	.datab(gnd),
	.datac(!\c2|current_state [0]),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[1]~1 .extended_lut = "off";
defparam \H4|light[1]~1 .lut_mask = 64'h005A005A05F505F5;
defparam \H4|light[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \H4|light[2]~2 (
// Equation(s):
// \H4|light[2]~2_combout  = ( \c2|current_state [1] & ( (!\c2|current_state [3] & (!\c2|current_state [0] & !\c2|current_state [2])) # (\c2|current_state [3] & ((\c2|current_state [2]))) ) ) # ( !\c2|current_state [1] & ( (\c2|current_state [3] & 
// (!\c2|current_state [0] & \c2|current_state [2])) ) )

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [0]),
	.datac(!\c2|current_state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[2]~2 .extended_lut = "off";
defparam \H4|light[2]~2 .lut_mask = 64'h0404040485858585;
defparam \H4|light[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N27
cyclonev_lcell_comb \H4|light[3]~3 (
// Equation(s):
// \H4|light[3]~3_combout  = ( \c2|current_state [1] & ( (!\c2|current_state [0] & (\c2|current_state [3] & !\c2|current_state [2])) # (\c2|current_state [0] & ((\c2|current_state [2]))) ) ) # ( !\c2|current_state [1] & ( (!\c2|current_state [3] & 
// (!\c2|current_state [0] $ (!\c2|current_state [2]))) ) )

	.dataa(!\c2|current_state [3]),
	.datab(gnd),
	.datac(!\c2|current_state [0]),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[3]~3 .extended_lut = "off";
defparam \H4|light[3]~3 .lut_mask = 64'h0AA00AA0500F500F;
defparam \H4|light[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N33
cyclonev_lcell_comb \H4|light[4]~4 (
// Equation(s):
// \H4|light[4]~4_combout  = ( \c2|current_state [1] & ( (!\c2|current_state [3] & \c2|current_state [0]) ) ) # ( !\c2|current_state [1] & ( (!\c2|current_state [2] & ((\c2|current_state [0]))) # (\c2|current_state [2] & (!\c2|current_state [3])) ) )

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [0]),
	.datac(gnd),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[4]~4 .extended_lut = "off";
defparam \H4|light[4]~4 .lut_mask = 64'h33AA33AA22222222;
defparam \H4|light[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N39
cyclonev_lcell_comb \H4|light[5]~5 (
// Equation(s):
// \H4|light[5]~5_combout  = ( \c2|current_state [3] & ( (!\c2|current_state [1] & (\c2|current_state [0] & \c2|current_state [2])) ) ) # ( !\c2|current_state [3] & ( (!\c2|current_state [1] & (\c2|current_state [0] & !\c2|current_state [2])) # 
// (\c2|current_state [1] & ((!\c2|current_state [2]) # (\c2|current_state [0]))) ) )

	.dataa(gnd),
	.datab(!\c2|current_state [1]),
	.datac(!\c2|current_state [0]),
	.datad(!\c2|current_state [2]),
	.datae(gnd),
	.dataf(!\c2|current_state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[5]~5 .extended_lut = "off";
defparam \H4|light[5]~5 .lut_mask = 64'h3F033F03000C000C;
defparam \H4|light[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \H4|light[6]~6 (
// Equation(s):
// \H4|light[6]~6_combout  = ( \c2|current_state [1] & ( (!\c2|current_state [3] & (\c2|current_state [0] & \c2|current_state [2])) ) ) # ( !\c2|current_state [1] & ( (!\c2|current_state [3] & ((!\c2|current_state [2]))) # (\c2|current_state [3] & 
// (!\c2|current_state [0] & \c2|current_state [2])) ) )

	.dataa(!\c2|current_state [3]),
	.datab(!\c2|current_state [0]),
	.datac(!\c2|current_state [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\c2|current_state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H4|light[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H4|light[6]~6 .extended_lut = "off";
defparam \H4|light[6]~6 .lut_mask = 64'hA4A4A4A402020202;
defparam \H4|light[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
