
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mse parameters
 - **References**: V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: 10.23919/DATE.2017.7926993


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul8u_pwr_0_391_ | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul8u_pwr_0_391__gen.v) [Verilog PDK45](mul8u_pwr_0_391__pdk45.v)  [C](mul8u_pwr_0_391_.c) |
| mul8u_pwr_0_386_ | 1.0 | 3 | 64.0625 | 0.051855476 |  [Verilog generic](mul8u_pwr_0_386__gen.v) [Verilog PDK45](mul8u_pwr_0_386__pdk45.v)  [C](mul8u_pwr_0_386_.c) |
| mul8u_pwr_0_370_ | 3.03906 | 11 | 75.0 | 0.1768299427 |  [Verilog generic](mul8u_pwr_0_370__gen.v) [Verilog PDK45](mul8u_pwr_0_370__pdk45.v)  [C](mul8u_pwr_0_370_.c) |
| mul8u_pwr_0_344_ | 11.25195 | 54 | 74.8046875 | 0.5105902862 |  [Verilog generic](mul8u_pwr_0_344__gen.v) [Verilog PDK45](mul8u_pwr_0_344__pdk45.v)  [C](mul8u_pwr_0_344_.c) |
| mul8u_pwr_0_276_ | 42.28632 | 161 | 96.3684082031 | 1.8981279722 |  [Verilog generic](mul8u_pwr_0_276__gen.v) [Verilog PDK45](mul8u_pwr_0_276__pdk45.v)  [C](mul8u_pwr_0_276_.c) |
| mul8u_pwr_0_195_ | 134.15173 | 585 | 98.1552124023 | 4.7346007732 |  [Verilog generic](mul8u_pwr_0_195__gen.v) [Verilog PDK45](mul8u_pwr_0_195__pdk45.v)  [C](mul8u_pwr_0_195_.c) |
| mul8u_pwr_0_095_ | 441.61084 | 1925 | 99.0478515625 | 12.1384028228 |  [Verilog generic](mul8u_pwr_0_095__gen.v) [Verilog PDK45](mul8u_pwr_0_095__pdk45.v)  [C](mul8u_pwr_0_095_.c) |
| mul8u_pwr_0_031_ | 1491.35822 | 5953 | 99.1638183594 | 28.4198079362 |  [Verilog generic](mul8u_pwr_0_031__gen.v) [Verilog PDK45](mul8u_pwr_0_031__pdk45.v)  [C](mul8u_pwr_0_031_.c) |
| mul8u_pwr_0_002_ | 4857.95566 | 16896 | 99.2126464844 | 57.8109447611 |  [Verilog generic](mul8u_pwr_0_002__gen.v) [Verilog PDK45](mul8u_pwr_0_002__pdk45.v)  [C](mul8u_pwr_0_002_.c) |
| mul8u_pwr_0_000_ | 16256.25 | 65025 | 99.2202758789 | 100.0 |  [Verilog generic](mul8u_pwr_0_000__gen.v) [Verilog PDK45](mul8u_pwr_0_000__pdk45.v)  [C](mul8u_pwr_0_000_.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             