
*** Running vivado
    with args -log ps2_keyboard_to_ascii.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ps2_keyboard_to_ascii.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ps2_keyboard_to_ascii.tcl -notrace
Command: synth_design -top ps2_keyboard_to_ascii -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27440
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1036.695 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ps2_keyboard_to_ascii' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:26]
INFO: [Synth 8-3491] module 'UART_controller' declared at 'C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_controller.vhd:8' bound to instance 'Uart' of component 'UART_controller' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:76]
INFO: [Synth 8-638] synthesizing module 'UART_controller' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_controller.vhd:24]
INFO: [Synth 8-3491] module 'button_debounce' declared at 'C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/button_debounce.vhd:8' bound to instance 'tx_button_controller' of component 'button_debounce' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_controller.vhd:53]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/button_debounce.vhd:20]
	Parameter COUNTER_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (1#1) [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/button_debounce.vhd:20]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART.vhd:9' bound to instance 'UART_transceiver' of component 'UART' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_controller.vhd:61]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART.vhd:25]
INFO: [Synth 8-3491] module 'UART_tx' declared at 'C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_tx.vhd:8' bound to instance 'transmitter' of component 'UART_tx' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART.vhd:39]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_tx.vhd:23]
	Parameter BAUD_CLK_TICKS bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_tx.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (2#1) [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_tx.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'UART' (3#1) [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'UART_controller' (4#1) [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/imports/sources_1/imports/UART_controller_files/UART_controller.vhd:24]
INFO: [Synth 8-3491] module 'ps2_rx' declared at 'C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_rx.vhd:5' bound to instance 'keyboard' of component 'ps2_rx' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ps2_rx' [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_rx.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ps2_rx' (5#1) [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_rx.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ps2_keyboard_to_ascii' (6#1) [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/sources_1/new/ps2_keyboard_to_ascii.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1074.379 ; gain = 37.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.379 ; gain = 37.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1074.379 ; gain = 37.684
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1074.379 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_enable'. [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_enable'. [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ps2_keyboard_to_ascii_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ps2_keyboard_to_ascii_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1185.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1185.066 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.066 ; gain = 148.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.066 ; gain = 148.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.066 ; gain = 148.371
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'UART_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ps2_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                   start |                             0010 |                               01
                    data |                             0100 |                               10
                    stop |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'tx_state_reg' using encoding 'one-hot' in module 'UART_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     dps |                              010 |                               01
                    load |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ps2_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                new_code |                               01 |                               01
               translate |                               10 |                               10
                  output |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ps2_keyboard_to_ascii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1185.066 ; gain = 148.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   7 Input    8 Bit        Muxes := 1     
	  27 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 13    
	  22 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 1     
	  35 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	  34 Input    7 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	  33 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 15    
	   4 Input    1 Bit        Muxes := 12    
	   3 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1185.066 ; gain = 148.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1185.066 ; gain = 148.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1191.938 ; gain = 155.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     3|
|4     |LUT2   |    16|
|5     |LUT3   |    18|
|6     |LUT4   |    20|
|7     |LUT5   |    15|
|8     |LUT6   |    90|
|9     |MUXF7  |    18|
|10    |MUXF8  |     2|
|11    |FDCE   |    25|
|12    |FDPE   |     1|
|13    |FDRE   |    81|
|14    |FDSE   |    11|
|15    |IBUF   |    14|
|16    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1207.785 ; gain = 60.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1207.785 ; gain = 171.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1215.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1215.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1215.289 ; gain = 178.594
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/dsd4-6ann/dsd4-6.runs/synth_1/ps2_keyboard_to_ascii.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ps2_keyboard_to_ascii_utilization_synth.rpt -pb ps2_keyboard_to_ascii_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun  8 21:17:36 2022...
