   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,2
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "spi_master_conf.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.SPI_MASTER_1_lInit,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	SPI_MASTER_1_lInit:
  25              	.LFB293:
  26              	 .file 1 "../Dave/Generated/SPI_MASTER/spi_master_conf.c"
   1:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
   2:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * DAVE APP Name : SPI_MASTER       APP Version: 4.3.20
   3:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** *
   4:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * NOTE:
   5:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * This file is generated by DAVE. Any manual modification done to this file will be lost when the c
   6:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** ***************************************************************************************************
   7:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
   8:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**
   9:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @cond
  10:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  **************************************************************************************************
  11:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  12:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  13:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * All rights reserved.
  14:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  15:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * following conditions are met:
  17:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  18:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   disclaimer.
  20:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  21:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  24:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  27:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  35:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  **************************************************************************************************
  38:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  39:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Change History
  40:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * --------------
  41:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  42:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-02-16:
  43:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Initial version<br>
  44:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  45:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-02-20:
  46:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Guard is generated for dx0_input. This helps to cross check the dynamic mode change suppor
  47:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  48:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-05-08:
  49:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Bug fix for code generation if advanced pin configuration is not enabled.<br>
  50:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Seperate code generation for full duplex mode<br>
  51:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Conditional code generation for parity error<br>
  52:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - XMC_SPI_CH_EnableFEM() and XMC_SPI_CH_SetBitOrderLsbFirst() are generated conditionally<br
  53:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Configuration for Leading/Training is added<br>
  54:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  55:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-06-20:
  56:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Code generation for parity error is generated after selecting the parity type and enabling
  57:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *        interrupt settings tab.<br>
  58:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - word_length is added to SPI_MASTER_DYNAMIC_CONFIG_t, to support runtime change.<br>
  59:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - Clock settings are updated with combo. So defined a map locally for clcok settings.
  60:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  61:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-07-07:
  62:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - DYNAMIC_CONFIG_t is renamed as RUNTIME_t
  63:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  64:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-09-01:
  65:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - 'gpio_mode_alternate_function' is renamed as 'gpio_output_alternate_function' and extended
  66:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  67:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-09-30:
  68:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - dummy read are added for setena bit field.
  69:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  70:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2015-10-14:
  71:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - new variable "spi_master_config_mode" to store the actual mode generated during initialisa
  72:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - bug fix: node pointer assignment for protocol event is generated always.  
  73:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - XMC_USIC_CH_TriggerServiceRequest() is generated during init,  
  74:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - receive start disable event is removed from the DMA callback to support the higher baudrat
  75:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  76:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * 2016-01-20:
  77:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *     - In DMA mode, TDV flag polling is added to ensure last byte is shifted out from the buffer.
  78:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  79:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @endcond
  80:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  81:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
  82:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
  83:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
  84:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * HEADER FILES
  85:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  **************************************************************************************************
  86:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #include "spi_master.h"
  87:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
  88:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
  89:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * LOCAL ROUTINES
  90:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** ***************************************************************************************************
  91:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #if (SPI_MASTER_INTERRUPT_TRANSMIT_MODE == 1U)
  92:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
  93:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function implements the data transmission. It is called from the transmit interrupt service hand
  94:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function pushes data to the output block and releases control. It is called again when the previ
  95:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * transmitted. When transmit FIFO is used, the function sets the trigger limit based on the size o
  96:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * transmitted. This makes sure that the CPU usage is optimum.
  97:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
  98:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Note: The API is only meant for internal use. The implementation should not be modified.
  99:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 100:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** extern void SPI_MASTER_lTransmitHandler(const SPI_MASTER_t * const handle);
 101:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #endif
 102:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #if (SPI_MASTER_INTERRUPT_RECEIVE_MODE == 1U)
 103:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
 104:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function implements the data reception. It is called from the receive interrupt service handler.
 105:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function reads data from the receive block and updates the receive buffer. It is called again wh
 106:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * received again. When receive FIFO is used, the function sets the trigger limit based on the size
 107:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * received. This makes sure that the CPU usage is optimum.
 108:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
 109:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Note: The API is only meant for internal use. The implementation should not be modified.
 110:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 111:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** extern void SPI_MASTER_lReceiveHandler(const SPI_MASTER_t * const handle);
 112:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #endif
 113:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #if (SPI_MASTER_PARITY_ERROR == 1U)
 114:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
 115:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function monitors the configured protocol interrupt flags. It is called from the protocol interr
 116:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Function reads the status of the SPI_MASTER channel and checks for configured flags in the APP G
 117:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * function is provided in the APP UI, it will be called when the selected flag is set.
 118:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
 119:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * Note: The API is only meant for internal use. The implementation should not be modified.
 120:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 121:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** extern void SPI_MASTER_lProtocolHandler(const SPI_MASTER_t * const handle);
 122:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** #endif
 123:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /**************************************************************************************************
 124:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** * DATA STRUCTURES
 125:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** ***************************************************************************************************
 126:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 127:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** static SPI_MASTER_STATUS_t SPI_MASTER_1_lInit(void);
 128:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /* Data Transmit pin from SPI_MASTER */
 129:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_MASTER_1_MOSI = 
 130:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 131:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT3_BASE,
 132:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .pin  = (uint8_t)13
 133:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };         
 134:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                       
 135:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_GPIO_CONFIG_t SPI_MASTER_1_MOSI_Config = 
 136:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** { 
 137:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port_config = 
 138:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   {
 139:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 140:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 141:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 142:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 143:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .hw_control = XMC_GPIO_HWCTRL_DISABLED
 144:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 145:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 146:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /* Data Receive pin for SPI_MASTER */
 147:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_MASTER_1_MISO = 
 148:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 149:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT6_BASE,
 150:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .pin  = (uint8_t)3
 151:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 152:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 153:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_GPIO_CONFIG_t SPI_MASTER_1_MISO_Config = 
 154:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 155:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port_config = 
 156:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   {
 157:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_INPUT_TRISTATE,
 158:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 159:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                         
 160:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 161:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 162:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_MASTER_1_SCLKOUT = 
 163:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 164:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port = (XMC_GPIO_PORT_t *)PORT6_BASE,
 165:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .pin  = (uint8_t)2
 166:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };     
 167:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 168:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_CONFIG_t SPI_MASTER_1_SCLKOUT_Config = 
 169:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** { 
 170:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .port_config = 
 171:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   {
 172:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 173:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 174:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 175:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** }
 176:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 177:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 178:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_t SPI_MASTER_1_SS_0 =
 179:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 180:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .port = (XMC_GPIO_PORT_t *)PORT3_BASE,
 181:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .pin  = (uint8_t)11
 182:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 183:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 184:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_GPIO_CONFIG_t SPI_MASTER_1_SS_0_Config =
 185:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 186:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** .port_config =
 187:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 188:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .mode = XMC_GPIO_MODE_OUTPUT_PUSH_PULL_ALT2,
 189:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_level = XMC_GPIO_OUTPUT_LEVEL_HIGH,
 190:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     .output_strength = XMC_GPIO_OUTPUT_STRENGTH_STRONG_MEDIUM_EDGE
 191:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   },
 192:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_ch = XMC_SPI_CH_SLAVE_SELECT_2
 193:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 194:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 195:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** XMC_SPI_CH_CONFIG_t SPI_MASTER_1_Channel_Config =
 196:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 197:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .baudrate = 1000000U,
 198:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .bus_mode = (XMC_SPI_CH_BUS_MODE_t)XMC_SPI_CH_BUS_MODE_MASTER,
 199:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .selo_inversion = XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS,
 200:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .parity_mode = XMC_USIC_CH_PARITY_MODE_NONE
 201:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 202:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****               
 203:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 204:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** const SPI_MASTER_CONFIG_t SPI_MASTER_1_Config  = 
 205:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 206:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .channel_config          = &SPI_MASTER_1_Channel_Config,
 207:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .fptr_spi_master_config  = SPI_MASTER_1_lInit,
 208:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* FIFO configuration */
 209:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_fifo_size            = (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_16WORDS,
 210:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_fifo_size            = (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_16WORDS,
 211:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Clock Settings */
 212:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .shift_clk_passive_level = XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED, 
 213:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_lines      = (uint8_t)1,
 214:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .leading_trailing_delay  = (uint8_t)2,
 215:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .spi_master_config_mode  = XMC_SPI_CH_MODE_STANDARD, /* spi master initial mode configured mode *
 216:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .transmit_mode           = SPI_MASTER_TRANSFER_MODE_INTERRUPT,
 217:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .receive_mode            = SPI_MASTER_TRANSFER_MODE_INTERRUPT,
 218:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****    
 219:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_cbhandler            = NULL,
 220:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_cbhandler            = NULL,
 221:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .parity_cbhandler        = NULL,
 222:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_0_pin              = &SPI_MASTER_1_MOSI, /*!< mosi0 pin pointer*/
 223:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_0_pin_config       = &SPI_MASTER_1_MOSI_Config,
 224:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_1_pin              = &SPI_MASTER_1_MISO,
 225:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_1_pin_config       = &SPI_MASTER_1_MISO_Config,
 226:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_2_pin              = NULL,
 227:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_2_pin_config       = NULL,
 228:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_3_pin              = NULL,
 229:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .mosi_3_pin_config       = NULL,
 230:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .sclk_out_pin_config     = &SPI_MASTER_1_SCLKOUT_Config,
 231:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .sclk_out_pin            = &SPI_MASTER_1_SCLKOUT,
 232:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_pin        = {&SPI_MASTER_1_SS_0, NULL,
 233:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 234:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 235:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL
 236:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              },
 237:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .slave_select_pin_config = {&SPI_MASTER_1_SS_0_Config, NULL,
 238:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 239:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL,
 240:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                               NULL, NULL
 241:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              },
 242:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 243:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_sr   = (SPI_MASTER_SR_ID_t)SPI_MASTER_SR_ID_3,
 244:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_sr   = (SPI_MASTER_SR_ID_t)SPI_MASTER_SR_ID_5,
 245:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 246:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                            
 247:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_RUNTIME_t SPI_MASTER_1_runtime =
 248:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 249:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .spi_master_mode = XMC_SPI_CH_MODE_STANDARD, /* spi master transmission mode */
 250:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .word_length     = 8U,
 251:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                        
 252:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #ifdef USIC0_C1_DX0_P6_3
 253:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input = SPI_MASTER_INPUT_C,
 254:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #else
 255:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input = SPI_MASTER_INPUT_INVALID,
 256:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #endif
 257:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 258:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #ifdef USIC0_C1_DX0_P3_13
 259:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input_half_duplex = SPI_MASTER_INPUT_C,
 260:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #else
 261:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .dx0_input_half_duplex = SPI_MASTER_INPUT_INVALID,
 262:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   #endif
 263:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                            
 264:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_data_dummy = false,
 265:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_data_dummy = true,
 266:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .tx_busy = false,
 267:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .rx_busy = false
 268:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 269:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                   
 270:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** SPI_MASTER_t SPI_MASTER_1 =
 271:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 272:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .channel = XMC_SPI0_CH1, /* USIC channel */
 273:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .config  = &SPI_MASTER_1_Config, /* spi master configuration structure pointer */
 274:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   .runtime = &SPI_MASTER_1_runtime,
 275:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** };
 276:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                           
 277:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*
 278:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @brief Configure the port registers and data input registers of SPI channel
 279:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  *
 280:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  * @param[in] handle Pointer to an object of SPI_MASTER configuration
 281:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****  */
 282:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** static SPI_MASTER_STATUS_t SPI_MASTER_1_lInit(void)
 283:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
  27              	 .loc 1 283 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	.LVL0:
  32 0000 10B5     	 push {r4,lr}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 8
  35              	 .cfi_offset 4,-8
  36              	 .cfi_offset 14,-4
 284:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   SPI_MASTER_STATUS_t status;
 285:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   status = SPI_MASTER_STATUS_SUCCESS; 
 286:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* LLD initialization */
 287:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_Init(XMC_SPI0_CH1, &SPI_MASTER_1_Channel_Config);
  37              	 .loc 1 287 0
  38 0002 504C     	 ldr r4,.L8
  39 0004 5049     	 ldr r1,.L8+4
  40 0006 2046     	 mov r0,r4
  41 0008 FFF7FEFF 	 bl XMC_SPI_CH_Init
  42              	.LVL1:
  43              	.LBB52:
  44              	.LBB53:
  45              	 .file 2 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc/xmc_spi.h"
   1:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
   2:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @file xmc_spi.h
   3:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @date 2016-05-20
   4:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
   5:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @cond
   6:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
   7:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
   9:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * All rights reserved.                        
  11:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                                             
  12:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * following conditions are met:   
  14:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  15:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer.                        
  17:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  18:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  21:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  24:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                                                                              
  32:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  35:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  36:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Change History
  37:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * --------------
  38:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  39:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-02-20:
  40:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Initial
  41:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *   
  42:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-05-20:
  43:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Documentation improved <br>
  44:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetSlaveSelectDelay(), XMC_SPI_CH_TriggerServiceRequest() and 
  45:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_SelectInterruptNodePointer() <br>
  46:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_SetInterwordDelaySCLK() <br>
  47:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  48:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-06-20:
  49:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Removed version macros and declaration of GetDriverVersion API <br>
  50:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  51:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-24:
  52:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_SPI_CH_DisableDelayCompensation()
  53:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *       XMC_SPI_CH_EnableDelayCompensation() <br>
  54:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  55:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-08-27:
  56:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added APIs for external input for BRG configuration:XMC_SPI_CH_ConfigExternalInputSignalTo
  57:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  58:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-01:
  59:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_SetInputSource() for avoiding complete DXCR register overwriting. <br>
  60:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Modified XMC_SPI_CH_EVENT_t enum for supporting XMC_SPI_CH_EnableEvent() and XMC_SPI_CH_Di
  61:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *       for supporting multiple events configuration <br>
  62:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  63:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2015-09-08:
  64:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Adding API for configuring the receiving clock phase in the slave:XMC_SPI_CH_DataLatchedIn
  65:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  66:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-04-10:
  67:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added an API for configuring the transmit mode:XMC_SPI_CH_SetTransmitMode() <br>
  68:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  69:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 2016-05-20:
  70:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *     - Added XMC_SPI_CH_EnableDataTransmission() and XMC_SPI_CH_DisableDataTransmission()
  71:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  72:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @endcond 
  73:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
  74:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
  75:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
  76:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #ifndef XMC_SPI_H
  77:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI_H
  78:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
  79:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
  80:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * HEADER FILES
  81:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
  82:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #include "xmc_usic.h"
  83:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
  84:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
  85:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup XMClib XMC Peripheral Library
  86:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
  87:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
  88:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
  89:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
  90:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @addtogroup SPI
  91:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @brief Synchronous serial channel driver for SPI-like communication.
  92:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
  93:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The SPI driver uses Universal Serial Interface Channel(USIC) module. 
  94:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The USIC module supports multiple data lines for SPI communication. \n
  95:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Full duplex communication with 2 separate lines for transmission and reception.
  96:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Half duplex communication with 1 common line shared for transmission and reception.
  97:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Dual mode communication with 2 common lines shared for transmission and reception.
  98:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Quad mode communication with 4 common lines shared for transmission and reception.<br><br>
  99:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver provides structures, enumerations and APIs for configuring the USIC channel for SPI c
 101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * and also for data transaction.<br>
 102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI driver features:
 103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Configuration structure XMC_SPI_CH_CONFIG_t and SPI initialization function XMC_SPI_CH_Init()
 104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of protocol word and frame length using XMC_SPI_CH_SetWordLength(), XMC_
 105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows manipulation of data frame at runtime using XMC_SPI_CH_EnableSOF(), XMC_SPI_CH_EnableE
 106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  XMC_SPI_CH_EnableSlaveSelect(), XMC_SPI_CH_DisableSlaveSelect()
 107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides APIs for transmitting data and receiving data using XMC_SPI_CH_Transmit(), XMC_SPI_C
 108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Allows configuration of shift clock using XMC_SPI_CH_ConfigureShiftClockOutput()
 109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * -# Provides enumeration of SPI protocol events using @ref XMC_SPI_CH_STATUS_FLAG_t
 110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @{
 111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * MACROS
 115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC0)
 118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH0 XMC_USIC0_CH0 /**< SPI0 channel 0 base address */
 119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI0_CH1 XMC_USIC0_CH1 /**< SPI0 channel 1 base address */
 120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC1)
 123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH0 XMC_USIC1_CH0 /**< SPI1 channel 0 base address */
 124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI1_CH1 XMC_USIC1_CH1 /**< SPI1 channel 1 base address */
 125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #if defined(USIC2)
 128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH0 XMC_USIC2_CH0 /**< SPI2 channel 0 base address */
 129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #define XMC_SPI2_CH1 XMC_USIC2_CH1 /**< SPI2 channel 1 base address */
 130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * ENUMS
 134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines return status of SPI driver APIs
 138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS
 140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_OK,    /**< Status of the Module: OK */
 142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_ERROR, /**< Status of the Module: ERROR */
 143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_BUSY   /**< The Module is busy */
 144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_t;
 145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the SPI bus mode
 147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BUS_MODE
 149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_MASTER, /**< SPI Master */
 151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_SLAVE   /**< SPI Slave */
 152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BUS_MODE_t;
 153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the slave select signals SELO[7:0] in relation to the master slave selec
 156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SEL_MSLS_INV
 158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_SAME_AS_MSLS = 0x0UL, /**< The SELO outputs have the same polarity as the MS
 160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                   (active high) */
 161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_INV_TO_MSLS = 0x1UL << USIC_CH_PCR_SSCMode_SELINV_Pos /**< The SELO outputs 
 162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   polarity to the M
 163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                   (active low)*/
 164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t;
 165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the Polarity of the data inputs.
 168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_DATA_POLARITY
 170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_DIRECT = 0x0UL, /**< The polarity of the data line is not inverted */
 172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_DATA_POLARITY_INVERT = 0x1UL << USIC_CH_DX2CR_DPOL_Pos /**< The polarity of the data l
 173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_DATA_POLARITY_t;
 174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines Slave Select lines
 177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_SLAVE_SELECT
 179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_0 = 1UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 0 */
 181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_1 = 2UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 1 */
 182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_2 = 4UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 2 */
 183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_3 = 8UL << USIC_CH_PCR_SSCMode_SELO_Pos,  /**< Slave Select line 3 */
 184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_4 = 16UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 4 */
 185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_5 = 32UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 5 */
 186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_6 = 64UL << USIC_CH_PCR_SSCMode_SELO_Pos, /**< Slave Select line 6 */
 187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SELECT_7 = 128UL << USIC_CH_PCR_SSCMode_SELO_Pos /**< Slave Select line 7 */
 188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_SLAVE_SELECT_t;
 189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI specific events
 192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_EVENT
 194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk, /**< Baudrate generator event */
 202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_PARITY_ERROR = USIC_CH_PCR_SSCMode_PARIEN_Msk >> 13U,       /**< Parity error ev
 204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_MSLS_CHANGE =  USIC_CH_PCR_SSCMode_MSLSIEN_Msk >> 13U,      /**< Master slave se
 205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_EVENT_DX2TIEN_ACTIVATED = USIC_CH_PCR_SSCMode_DX2TIEN_Msk >> 13U  /**< Slave select in
 206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_EVENT_t;
 207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines SPI event status
 210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_STATUS_FLAG
 212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS = USIC_CH_PSR_SSCMode_MSLS_Msk,                          /**< Status 
 214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             select(
 215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2S = USIC_CH_PSR_SSCMode_DX2S_Msk,                          /**< Status 
 216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input(D
 217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_MSLS_EVENT_DETECTED = USIC_CH_PSR_SSCMode_MSLSEV_Msk,         /**< Status 
 218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             output 
 219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DX2T_EVENT_DETECTED = USIC_CH_PSR_SSCMode_DX2TEV_Msk,         /**< Status 
 220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             input s
 221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_PARITY_ERROR_EVENT_DETECTED = USIC_CH_PSR_SSCMode_PARERR_Msk, /**< Indicat
 222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             parity 
 223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVER_START_INDICATION = USIC_CH_PSR_SSCMode_RSIF_Msk,     /**< Status 
 224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_DATA_LOST_INDICATION = USIC_CH_PSR_SSCMode_DLIF_Msk,          /**< Status 
 226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_SHIFT_INDICATION = USIC_CH_PSR_SSCMode_TSIF_Msk,      /**< Status
 227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_TRANSMIT_BUFFER_INDICATION = USIC_CH_PSR_SSCMode_TBIF_Msk,    /**< Status 
 229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             event *
 230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_RIF_Msk,             /**< Status 
 231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_ALTERNATIVE_RECEIVE_INDICATION = USIC_CH_PSR_SSCMode_AIF_Msk, /**< Status 
 232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             receive
 233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_STATUS_FLAG_BAUD_RATE_GENERATOR_INDICATION = USIC_CH_PSR_SSCMode_BRGIF_Msk/**< Status 
 234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                                             generat
 235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_STATUS_FLAG_t;
 236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines input frequency sources for slave select signal delay configuration.
 239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY
 241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPDIV = 0x0UL, /**< Output of PDIV divider: FPDIV */
 243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FPPP  = 0x1UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< P
 244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FSCLK = 0x2UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos, /**< S
 245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_FMCLK = 0x3UL << USIC_CH_PCR_SSCMode_CTQSEL1_Pos  /**< M
 246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_FREQ_SLAVE_SELECT_DELAY_t;
 247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Define data and clock input stages
 250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INPUT
 252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN0 = 0UL,         /**< Data input stage 0 */ 
 254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SCLKIN = 1UL, /**< Clock input stage */
 255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_SLAVE_SELIN = 2UL,  /**< Slave select input stage */
 256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN1 = 3UL,         /**< Data input stage 1 */
 257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN2 = 4UL,         /**< Data input stage 2 */
 258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INPUT_DIN3 = 5UL          /**< Data input stage 3 */
 259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INPUT_t;
 260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Define SPI data transfer mode
 263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_MODE
 265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD = 0UL,            /**< SPI standard full duplex mode */ 
 267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_STANDARD_HALFDUPLEX = 4UL, /**< SPI standard half duplex mode */ 
 268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_DUAL= 6UL,                 /**< SPI half duplex mode with dual data lines */ 
 269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_MODE_QUAD= 7UL                  /**< SPI half duplex mode with quad data lines */
 270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_MODE_t;
 271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock passive level
 275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay disabled */
 279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay disabled */
 281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 0, delay enabled */
 283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   /**< Passive clock level 1, delay enabled */
 285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_L
 286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI Baudrate Generator shift clock output
 290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** */
 291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT
 292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,  /**< Baudrate 
 294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1  = XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1   /**< Clock obta
 295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * SPI channel interrupt node pointers
 299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef enum XMC_SPI_CH_INTERRUPT_NODE_POINTER
 301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSM
 304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_RECEIVE             = XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIV
 305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERN
 306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOC
 307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_INTERRUPT_NODE_POINTER_t;
 308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * DATA STRUCTURES
 311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** ***************************************************************************************************
 312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Structure for initializing SPI channel.
 315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** typedef struct XMC_SPI_CH_CONFIG
 317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   uint32_t baudrate;							  /**< Module baud rate for communication */
 319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_BUS_MODE_t bus_mode;                 /**< Bus mode: Master/Slave */
 320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_SLAVE_SEL_MSLS_INV_t selo_inversion; /**< Enable inversion of Slave select signal rela
 321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                        MSLS signal  */
 322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_PARITY_MODE_t parity_mode;          /**< Enable parity check for transmit and receive
 323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** } XMC_SPI_CH_CONFIG_t;
 324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**************************************************************************************************
 326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * API PROTOTYPES
 327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  **************************************************************************************************
 328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef __cplusplus
 330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** extern "C" {
 331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param config pointer to constant SPI channel configuration data structure.\n
 336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer data structure @ref XMC_SPI_CH_CONFIG_t for detail.
 337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Initializes the selected SPI \a channel with the \a config structure.\n\n
 342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable SPI channel by calling XMC_USIC_CH_Enable() and then configures
 343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Baudrate,</li>
 345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Passive data level as active high,</li>
 346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Shift control signal as active high,</li>
 347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Frame length as 64U,</li>
 348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Word length as 8U,</li>
 349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Hardware port control mode,</li>
 350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable transmission of data TDV(Transmit data valid) bit is set to 1,</li>
 351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable invalidation of data in TBUF once loaded into shift register,</li>
 352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Parity mode settings</li>
 353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * And if master mode is selected,
 355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <ul>
 356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enables MSLS signal generation,</li>
 357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>configures slave selection as normal mode,</li>
 358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Set polarity for the Slave signal,</li>
 359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * <li>Enable Frame end mode(MSLS signal is kept active after transmission of a frame)</li>
 360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * </ul>
 361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Init(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_CONFIG_t *const config);
 363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected USIC channel to operate in SPI mode, by setting CCR.MODE bits.\n\n
 371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * It should be executed after XMC_SPI_CH_Init() during initialization. By invoking XMC_SPI_CH_Stop
 372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * to IDLE state. Call XMC_SPI_CH_Start() to set the SPI mode again, as needed later in the program
 373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Start(XMC_USIC_CH_t *const channel)
 378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   /* USIC channel in SPI mode */
 380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetMode(channel, XMC_USIC_CH_OPERATING_MODE_SPI);
 381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for stopping is processed
 387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the USIC channel is successfully put to IDLE mode. \n
 388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_BUSY- If the USIC channel is busy transmitting data.
 389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the selected SPI channel to IDLE mode, by clearing CCR.MODE bits.\n\n
 392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * After calling XMC_SPI_CH_Stop, channel is IDLE mode. So no communication is supported. XMC_SPI_C
 393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * invoked to start the communication again.
 394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Start()
 397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_Stop(XMC_USIC_CH_t *const channel);
 399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param rate Bus speed in bits per second
 403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return XMC_SPI_CH_STATUS_t Status of the SPI driver after the request for setting baudrate is p
 405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_OK- If the baudrate is successfully changed. \n
 406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *        XMC_SPI_CH_STATUS_ERROR- If the new baudrate value is out of range.
 407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the bus speed in bits per second
 410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(), XMC_SPI_CH_Stop()
 413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** XMC_SPI_CH_STATUS_t XMC_SPI_CH_SetBaudrate(XMC_USIC_CH_t *const channel, const uint32_t rate);
 415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param slave Slave select signal.\n
 419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ref XMC_SPI_CH_SLAVE_SELECT_t for valid values.
 420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Enable the selected slave signal by setting PCR.SELO bits.\n\n
 425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Each slave is connected with one slave select signal. This is not configured in XMC_SPI_CH_Init(
 426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() with required \a slave to to start the communication. After finis
 427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * communication XMC_SPI_CH_DisableSlaveSelect() can be invoked to disable the slaves.
 428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSlaveSelect()
 431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableSlaveSelect(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_SLAVE_SELECT_t sla
 433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant ponter to XMC_USIC_CH_t, pointing to the USIC channel base address.
 436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Disable all the slave signals by clearing PCR.SELO bits.\n\n
 441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect() has to be invoked to start the communication with the desired sla
 442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSlaveSelect()
 445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableSlaveSelect(XMC_USIC_CH_t *const channel);
 447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. \n\n
 457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * By enabling this the direction of the data pin is updated by hardware itself. Before transmittin
 458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * mode to ensure the proper communication.
 459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Transmit()
 462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetTransmitMode(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE
 464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->CCR = (channel->CCR & (uint32_t)(~USIC_CH_CCR_HPCEN_Msk)) |
 466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                   (((uint32_t) mode << USIC_CH_CCR_HPCEN_Pos) & (uint32_t)USIC_CH_CCR_HPCEN_Msk);
 467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param data Data to be transmitted
 472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.
 474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Puts the data into FIFO, if FIFO mode is enabled or else into standard buffer, by setting the pr
 479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * In Dual and Quad modes,  hardware port control(CCR.HPCEN) mode is enabled. By enabling this the 
 480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * pin is updated by hardware itself. TCI(Transmit Control Information) allows dynamic control of b
 481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * and pin direction during data transfers by writing to SCTR.DSM and SCTR.HPCDIR bit fields. To su
 482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * update, TCSR.HPCMD(Hardware Port control) will be enabled during the initialization using XMC_SP
 483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_Transmit(XMC_USIC_CH_t *const channel, const uint16_t data, const XMC_SPI_CH_MODE_t
 489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param mode Communication mode of the SPI, based on this mode TCI(Transmit control information)i
 493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *             Refer @ref XMC_SPI_CH_MODE_t for valid values.      
 494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Transmits a dummy data(FFFFH) to provide clock for slave and receives the data from the slave.\n
 499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive() receives the data and places it into buffer based on the FIFO selection. Af
 500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be invoked to read the data from the buffers.
 501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedDaa()
 504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_Receive(XMC_USIC_CH_t *const channel, const XMC_SPI_CH_MODE_t mode)
 506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   /* Transmit dummy data */
 508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_SPI_CH_Transmit(channel, (uint16_t)0xffffU, (XMC_SPI_CH_MODE_t)((uint16_t)mode & 0xfffbU));
 509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint16_t Data read from the receive buffer.
 515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Reads data from the receive buffer based on the FIFO selection.\n\n
 518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Invocation of XMC_SPI_CH_Receive() receives the data and place it into receive buffer. After rec
 519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetReceivedData() can be used to read the data from the buffer.
 520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Receive()
 523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** uint16_t XMC_SPI_CH_GetReceivedData(XMC_USIC_CH_t *const channel);
 525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from LSB to MSB, by clearing SCTR.SDIR bit.\n\n
 533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. Invoke XMC_SPI_CH_SetBitOrderLsbFirst() to set di
 534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * the program.
 535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderMsbFirst()
 538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderLsbFirst(XMC_USIC_CH_t *const channel)
 540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR &= (uint32_t)~USIC_CH_SCTR_SDIR_Msk;
 542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the order of data transfer from MSB to LSB, by setting SCTR.SDIR bit.\n\n
 551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically based on the slave settings. This is not set during XMC_SPI_CH_Init(). 
 552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Invoke XMC_SPI_CH_SetBitOrderMsbFirst() to set direction as needed in the program.
 553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetBitOrderLsbFirst()
 556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetBitOrderMsbFirst(XMC_USIC_CH_t *const channel)
 558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->SCTR |= (uint32_t)USIC_CH_SCTR_SDIR_Msk;
  46              	 .loc 2 559 0
  47 000c 636B     	 ldr r3,[r4,#52]
  48              	.LBE53:
  49              	.LBE52:
 288:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                              
 289:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetBitOrderMsbFirst(XMC_SPI0_CH1);
 290:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****           
 291:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetWordLength(XMC_SPI0_CH1, (uint8_t)8);
 292:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 293:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetFrameLength(XMC_SPI0_CH1, (uint8_t)64);
 294:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 295:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the clock polarity and clock delay */
 296:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_ConfigureShiftClockOutput(XMC_SPI0_CH1,
 297:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                        XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
 298:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                        XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK);
 299:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure Leading/Trailing delay */
 300:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetSlaveSelectDelay(XMC_SPI0_CH1, 2U);
 301:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 302:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                
 303:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the input pin properties */
 304:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT6_BASE, (uint8_t)3, &SPI_MASTER_1_MISO_Config.port_config);
  50              	 .loc 1 304 0
  51 000e 4F48     	 ldr r0,.L8+8
  52 0010 4F4A     	 ldr r2,.L8+12
  53              	.LBB55:
  54              	.LBB54:
  55              	 .loc 2 559 0
  56 0012 43F00103 	 orr r3,r3,#1
  57 0016 6363     	 str r3,[r4,#52]
  58              	.LVL2:
  59              	.LBE54:
  60              	.LBE55:
  61              	.LBB56:
  62              	.LBB57:
  63              	.LBB58:
  64              	 .file 3 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc/xmc_usic.h"
   1:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
   2:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @file xmc_usic.h
   3:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @date 2017-02-10
   4:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
   5:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @cond
   6:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
   7:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMClib v2.1.16 - XMC Peripheral Driver Library 
   8:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
   9:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * All rights reserved.                        
  11:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                                             
  12:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * following conditions are met:   
  14:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  15:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer.                        
  17:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  18:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  20:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  21:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * products derived from this software without specific prior written permission.                  
  23:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  24:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  31:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                                                                              
  32:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  34:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  **************************************************************************************************
  35:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  36:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Change History
  37:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * --------------
  38:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  39:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-02-20:
  40:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Initial draft<br>
  41:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Documentation improved <br>
  42:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  43:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-05-08:
  44:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetInputTriggerCombinationMode() and XMC_USIC_CH_SetTransmitBufferStatus
  45:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *      
  46:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-06-20:
  47:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Removed version macros and declaration of GetDriverVersion API
  48:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
  49:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-17:
  50:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Bug fixed in XMC_USIC_CH_SetTransmitBufferStatus API. OR operator removed.
  51:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  52:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-24:
  53:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for enabling/disabling delay compensation XMC_USIC_CH_DisableDelayCompensation(
  54:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *       XMC_USIC_CH_DisableDelayCompensation()
  55:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  56:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-25:
  57:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for defining if the data shift unit input is derived
  58:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *       from the input data path DXn or from the selected protocol pre-processors: XMC_USIC_CH_Con
  59:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *       and XMC_USIC_CH_ConnectInputDataShiftToDataInput()
  60:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  61:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-27:
  62:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Fixed bug in XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T value.
  63:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for direct TBUF access: XMC_USIC_CH_WriteToTBUF() and XMC_USIC_CH_WriteToTBUFTC
  64:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added APIs for external input for BRG configuration:XMC_USIC_CH_ConfigExternalInputSignalT
  65:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  66:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2015-08-28:
  67:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added API for enabling the transfer trigger unit to set bit TCSR.TE if the trigger signal 
  68:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *       Clear to Send (CTS) signal: XMC_USIC_CH_EnableTBUFDataValidTrigger() and XMC_USIC_CH_Disab
  69:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  70:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-03-09:
  71:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Optimization of write only registers
  72:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  73:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2016-04-10:
  74:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added an API to put the data into FIFO when hardware port control is enabled: XMC_USIC_CH_
  75:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  76:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2017-02-10:
  77:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_SetShiftDirection() to allow selection of shift direction of the data wo
  78:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *     - Added XMC_USIC_CH_GetCaptureTimerValue() and XMC_USIC_CH_SetFractionalDivider()
  79:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  80:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @endcond
  81:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
  82:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
  83:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
  84:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #ifndef XMC_USIC_H
  85:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC_H
  86:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
  87:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * HEADER FILES
  88:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
  89:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
  90:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #include "xmc_common.h"
  91:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
  92:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
  93:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup XMClib XMC Peripheral Library
  94:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
  95:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
  96:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
  97:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
  98:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @addtogroup USIC
  99:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief Universal Serial Interface Channel(USIC) driver for serial communication.
 100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The Universal Serial Interface Channel(USIC) module is a flexible interface module
 102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * covering several serial communication protocols. A USIC module contains two
 103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * independent communication channels named USICx_CH0 and USICx_CH1, with x
 104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * being the number of the USIC module. The user can program, during run-time, which protocol will 
 105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * by each communication channel and which pins are used.
 106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The driver provides APIs, configuration structures and enumerations to configure common features
 107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * communication protocols.
 108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC driver features:
 110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of FIFO for transmit and receive functions.
 111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides a structure type XMC_USIC_CH_t to represent the USIC channel registers in a programm
 112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  friendly format.
 113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of automatic update for frame length, word length, slave select or slave
 114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows transmission of data to FIFO using XMC_USIC_CH_TXFIFO_PutData() and XMC_USIC_CH_TXFIFO
 115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows reading of received data in FIFO using XMC_USIC_CH_RXFIFO_GetData()
 116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Allows configuration of baudrate using XMC_USIC_CH_SetBaudrate()
 117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * -# Provides API to trigger interrupts using XMC_USIC_CH_TriggerServiceRequest()
 118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @{
 119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * MACROS
 123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0 ((XMC_USIC_t *)USIC0_BASE)			/**< USIC0 module base address */
 126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH0 ((XMC_USIC_CH_t *)USIC0_CH0_BASE)	/**< USIC0 channel 0 base address */
 127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC0_CH1 ((XMC_USIC_CH_t *)USIC0_CH1_BASE)	/**< USIC0 channel 1 base address */
 128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC1)
 130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1 ((XMC_USIC_t *)USIC1_BASE)			/**< USIC1 module base address */
 131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH0 ((XMC_USIC_CH_t *)USIC1_CH0_BASE)	/**< USIC1 channel 0 base address */
 132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC1_CH1 ((XMC_USIC_CH_t *)USIC1_CH1_BASE)	/**< USIC1 channel 1 base address */
 133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(USIC2)
 136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2 ((XMC_USIC_t *)USIC2_BASE)			/**< USIC2 module base address */
 137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH0 ((XMC_USIC_CH_t *)USIC2_CH0_BASE)	/**< USIC2 channel 0 base address */
 138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define XMC_USIC2_CH1 ((XMC_USIC_CH_t *)USIC2_CH1_BASE)	/**< USIC2 channel 1 base address */
 139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Msk  USIC_CH_DX0CR_DSEL_Msk   /**< Common mask for DSEL bitfield mask in 
 142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEL_Pos  USIC_CH_DX0CR_DSEL_Pos   /**< Common mask for DSEL bitfield position
 143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Pos USIC_CH_DX0CR_SFSEL_Pos  /**< Common mask for SFSEL bitfield positio
 144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_SFSEL_Msk USIC_CH_DX0CR_SFSEL_Msk  /**< Common mask for SFSEL bitfield mask in
 145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DPOL_Msk  USIC_CH_DX0CR_DPOL_Msk   /**< Common mask for DPOL bitfield mask in 
 146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DFEN_Msk  USIC_CH_DX0CR_DFEN_Msk   /**< Common mask for DFEN bitfield mask in 
 147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_DSEN_Msk  USIC_CH_DX0CR_DSEN_Msk   /**< Common mask for DSEN bitfield mask in 
 148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Pos    USIC_CH_DX0CR_CM_Pos     /**< Common mask for CM bitfield position i
 149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_CM_Msk    USIC_CH_DX0CR_CM_Msk     /**< Common mask for CM bitfield mask in DX
 150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_Msk  USIC_CH_DX0CR_INSW_Msk   /**< Common mask for INSW bitfield mask in 
 151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #define USIC_CH_DXCR_INSW_pos  USIC_CH_DX0CR_INSW_Pos   /**< Common mask for INSW bitfield position
 152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC1
 154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc1_usic_map.h"
 155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if UC_FAMILY == XMC4
 158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  #include "xmc4_usic_map.h"
 159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * ENUMS
 163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel driver status
 167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_STATUS
 169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_OK,    /**< USIC driver status : OK */
 171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_ERROR, /**< USIC driver status : ERROR */
 172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_STATUS_BUSY   /**< USIC driver status : BUSY */
 173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_STATUS_t;
 174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel kernel mode
 177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_KERNEL_MODE
 179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_0  = 0x0UL,  /**< Run mode 0 (transmission and reception possible)*/
 181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_RUN_1  = 0x1UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Run mode 1 (transmissio
 182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_0 = 0x2UL << USIC_CH_KSCFG_NOMCFG_Pos,  /**< Stop mode 0 (no transmi
 183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_KERNEL_MODE_STOP_1 = 0x3UL << USIC_CH_KSCFG_NOMCFG_Pos   /**< Stop mode 1 (both trans
 184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_KERNEL_MODE_t;
 185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel operating mode
 188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_OPERATING_MODE
 190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_IDLE = 0x0UL, /**< USIC channel idle */
 192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_SPI  = 0x1UL << USIC_CH_CCR_MODE_Pos, /**< SPI mode */
 193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_UART = 0x2UL << USIC_CH_CCR_MODE_Pos, /**< UART mode */
 194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2S  = 0x3UL << USIC_CH_CCR_MODE_Pos, /**< I2S mode */
 195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_OPERATING_MODE_I2C  = 0x4UL << USIC_CH_CCR_MODE_Pos  /**< I2C mode */
 196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_OPERATING_MODE_t;
 197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel inputs
 200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT
 202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX0, /**< DX0 input */
 204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX1, /**< DX1 input */
 205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX2, /**< DX2 input */
 206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX3, /**< DX3 input */
 207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX4, /**< DX4 input */
 208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_DX5  /**< DX5 input */
 209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_t;
 210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input source sampling frequency
 213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_SAMPLING_FREQ
 215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FPERIPH            = 0x0UL, /**< Use fperiph frequency for input 
 217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_SAMPLING_FREQ_FRACTIONAL_DIVIDER = 0x1UL << USIC_CH_DXCR_SFSEL_Pos  /**< Use fF
 218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_SAMPLING_FREQ_t;
 219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel input combination mode
 222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INPUT_COMBINATION_MODE
 224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_TRIGGER_DISABLED = 0x0UL, /**< The trigger activation is disab
 226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_RISING_EDGE      = 0x1UL, /**< A rising edge activates DXnT*/
 227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_FALLING_EDGE     = 0x2UL, /**< A falling edge activates DXnT*/
 228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INPUT_COMBINATION_MODE_BOTH_EDGES       = 0x3UL, /**< Both edges activate DXnT*/
 229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INPUT_COMBINATION_MODE_t;
 230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel data transmission start modes.
 233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Data shifted out of the transmit pin depends on the value configured for the
 234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * TDEN bitfield of the TCSR register. Following enum values are used for configuring
 235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * the TCSR->TDEN bitfield.
 236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_START_TRANSMISION_MODE
 238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_DISABLED      = 0x0U, /**< Passive data level is sent out on transm
 240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV        = 0x1UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_0 = 0x2UL << USIC_CH_TCSR_TDEN_Pos, /**< Transmission o
 242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1 = 0x3UL << USIC_CH_TCSR_TDEN_Pos  /**< Transmission o
 243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_START_TRANSMISION_MODE_t;
 244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel interrupt node pointers
 247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_INTERRUPT_NODE_POINTER
 249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT      = USIC_CH_INPR_TSINP_Pos, /**< Node pointe
 251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER     = USIC_CH_INPR_TBINP_Pos, /**< Node pointe
 252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_RECEIVE             = USIC_CH_INPR_RINP_Pos,  /**< Node pointe
 253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_ALTERNATE_RECEIVE   = USIC_CH_INPR_AINP_Pos,  /**< Node pointe
 254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL            = USIC_CH_INPR_PINP_Pos   /**< Node pointe
 255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_INTERRUPT_NODE_POINTER_t;
 256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel events
 259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_EVENT
 261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_RECEIVE_START       = USIC_CH_CCR_RSIEN_Msk, /**< Receive start event */
 263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_DATA_LOST           = USIC_CH_CCR_DLIEN_Msk, /**< Data lost event */
 264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_SHIFT      = USIC_CH_CCR_TSIEN_Msk, /**< Transmit shift event */
 265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_TRANSMIT_BUFFER     = USIC_CH_CCR_TBIEN_Msk, /**< Transmit buffer event */
 266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_STANDARD_RECEIVE    = USIC_CH_CCR_RIEN_Msk,  /**< Receive event */
 267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_ALTERNATIVE_RECEIVE = USIC_CH_CCR_AIEN_Msk,  /**< Alternate receive event */
 268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_EVENT_BAUD_RATE_GENERATOR = USIC_CH_CCR_BRGIEN_Msk /**< Baudrate generator event */
 269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_EVENT_t;
 270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel parity mode
 273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_PARITY_MODE
 275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_NONE     = 0x0UL,  /**< Disable parity mode */
 277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_EVEN     = 0x2UL << USIC_CH_CCR_PM_Pos,  /**< Enable even parity mode */
 278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PARITY_MODE_ODD      = 0x3UL << USIC_CH_CCR_PM_Pos   /**< Enable odd parity mode */
 279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PARITY_MODE_t;
 280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data output mode
 283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_DATA_OUTPUT_MODE
 285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL   = 0x0UL,  /**< Data output normal mode */
 287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTED = 0x1UL << USIC_CH_SCTR_DOCFG_Pos   /**< Data output invert
 288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_DATA_OUTPUT_MODE_t;
 289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status
 292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS
 294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_IDLE = 0x0UL,                 /**< Transfer buffer is currently idle*/
 296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_BUSY = USIC_CH_TCSR_TDV_Msk   /**< Transfer buffer is currently busy*/
 297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_t;
 298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel data transmit buffer status modification
 303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TBUF_STATUS_SET
 305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_BUSY   = 0x1UL, /**< Set Transfer buffer status to busy*/
 307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TBUF_STATUS_SET_IDLE   = 0x2UL  /**< Set Transfer buffer status to idle*/
 308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TBUF_STATUS_SET_t;
 309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive buffer status
 312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RBUF_STATUS
 314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 = USIC_CH_RBUFSR_RDV0_Msk, /**< RBUF0 data has not yet been r
 316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RBUF_STATUS_DATA_VALID1 = USIC_CH_RBUFSR_RDV1_Msk  /**< RBUF1 data has not yet been r
 317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RBUF_STATUS_t;
 318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel output signal passive data level
 321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USCI_CH_PASSIVE_DATA_LEVEL
 323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL0 = 0x0UL, /**< Passive level(idle mode signal level) 0 */
 325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_PASSIVE_DATA_LEVEL1 = 0x1UL << USIC_CH_SCTR_PDL_Pos  /**< Passive level(idle mode sig
 326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_PASSIVE_DATA_LEVEL_t;
 327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO size
 330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_FIFO_SIZE
 332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_DISABLED     = 0x0U,  /**< FIFO Disabled */
 334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_2WORDS  = 0x1U,  /**< FIFO size: 2 words */
 335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_4WORDS  = 0x2U,  /**< FIFO size: 4 words */
 336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_8WORDS  = 0x3U,  /**< FIFO size: 8 words */
 337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_16WORDS = 0x4U,  /**< FIFO size: 16 words */
 338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_32WORDS = 0x5U,  /**< FIFO size: 32 words */
 339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_FIFO_SIZE_64WORDS = 0x6U   /**< FIFO size: 64 words */
 340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_FIFO_SIZE_t;
 341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO interrupt node pointers
 344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER
 346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_TBCTR_STBINP_Pos,  /**< Node pointe
 348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_TBCTR_ATBINP_Pos   /**< Node pointe
 349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t;
 350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO event configuration
 353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT_CONF
 355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_STANDARD  = USIC_CH_TBCTR_STBIEN_Msk,   /**< Enable FIFO standard t
 357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_TBCTR_TBERIEN_Msk  /**< Enable transmi
 358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_CONF_t;
 359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel transmit FIFO status
 362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_TXFIFO_EVENT
 364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_STANDARD = USIC_CH_TRBSR_STBI_Msk,    /**< Transmit FIFO status: Standar
 366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_TXFIFO_EVENT_ERROR    = USIC_CH_TRBSR_TBERI_Msk    /**< Transmit FIFO status: Error e
 367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_TXFIFO_EVENT_t;
 368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO interrupt node pointers
 371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER
 373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD  = USIC_CH_RBCTR_SRBINP_Pos, /**< Node pointer
 375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE = USIC_CH_RBCTR_ARBINP_Pos  /**< Node pointer
 376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t;
 377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO event configuration
 380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT_CONF
 382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD  = USIC_CH_RBCTR_SRBIEN_Msk,   /**< Enable FIFO standard r
 384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ERROR     = (int32_t)USIC_CH_RBCTR_RBERIEN_Msk,  /**< Enable receiv
 385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE = USIC_CH_RBCTR_ARBIEN_Msk   /**< Enable FIFO alternative
 386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_CONF_t;
 387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel receive FIFO status
 390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_RXFIFO_EVENT
 392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_STANDARD  = USIC_CH_TRBSR_SRBI_Msk,   /**< Receive FIFO status: Standard
 394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ERROR     = USIC_CH_TRBSR_RBERI_Msk,  /**< Receive FIFO status: Error ev
 395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE = USIC_CH_TRBSR_ARBI_Msk    /**< Receive FIFO status: Alternat
 396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_RXFIFO_EVENT_t;
 397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator clock source
 400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_SOURCE
 402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DIVIDER = 0x0UL, /**< Baudrate generator clock source : Source divid
 404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_SOURCE_DX1T    = 0x2UL << USIC_CH_BRG_CLKSEL_Pos  /**< Baudrate generator c
 405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_SOURCE_t;
 406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator divider mode
 409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE
 411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_DISABLED   = 0x0UL, /**< Baudrate generator clock divider: Dis
 413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL     = 0x1UL << USIC_CH_FDR_DM_Pos, /**< Baudrate genera
 414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL = 0x2UL << USIC_CH_FDR_DM_Pos  /**< Baudrate genera
 415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t;
 416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator master clock passive level
 419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL
 421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0 = 0x0UL, /**< Baudrate generator master clock passiv
 423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_1 = 0x1UL << USIC_CH_BRG_MCLKCFG_Pos  /**< Baudrate ge
 424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_t;
 425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock passive level
 428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL
 430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED = 0x0UL, /**< Shift clock passive leve
 432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED = 0x1UL << USIC_CH_BRG_SCLKCFG_Pos, /*
 433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED  = (int32_t)(0x2UL << USIC_CH_BRG_SCLKC
 434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED  = (int32_t)(0x3UL << USIC_CH_BRG_SCLKC
 435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t;
 436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel baudrate generator shift clock output
 439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
 441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK = 0x0UL, /**< Baudrate generator shift clock output: SCL.
 443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1 = 0x1UL << USIC_CH_BRG_SCLKOSEL_Pos   /**< Baudrate genera
 444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t;
 445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * USIC channel shift direction.
 448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** * Defines the shift direction of the data words for transmission and reception
 449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
 450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef enum XMC_USIC_CH_SHIFT_DIRECTION
 451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_LSB_FIRST = 0x0UL, /**< Shift LSB first. The first data bit of a data
 453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   XMC_USIC_CH_SHIFT_DIRECTION_MSB_FIRST = 0x1UL << USIC_CH_SCTR_SDIR_Msk /**< Shift MSB first. The 
 454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_SHIFT_DIRECTION_t;
 455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * DATA STRUCTURES
 459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *******************************************************************************/
 460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard start*/
 462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma push
 464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma anon_unions
 465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning 586
 467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC module structure
 471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef USIC_GLOBAL_TypeDef XMC_USIC_t;
 473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel structure.<br> The members of the structure are same as in the device header file, 
 476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * except for some registers.
 477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * DX0CR, DX1CR, DX2CR, DX3CR, DX4CR and DX5CR are replaced with the array DXCR[6].
 478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * TBUF0 to TBUF31 are replaced with TBUF[32].
 479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * IN0 to IN31 are replaced with IN[32].
 480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** typedef struct XMC_USIC_CH
 482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED0;
 484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  CCFG;			/**< Channel configuration register*/
 485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED1;
 486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  KSCFG;			/**< Kernel state configuration register*/
 487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  FDR;			/**< Fractional divider configuration register*/
 488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BRG;			/**< Baud rate generator register*/
 489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  INPR;			/**< Interrupt node pointer register*/
 490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  DXCR[6];		/**< Input control registers DX0 to DX5.*/
 491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  SCTR;			/**< Shift control register*/
 492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TCSR;
 493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IICMode;	/**< I2C protocol configuration register*/
 496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_IISMode; /**< I2S protocol configuration register*/
 497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_SSCMode;	/**< SPI protocol configuration register*/
 498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR;			/**< Protocol configuration register*/
 499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PCR_ASCMode;	/**< UART protocol configuration register*/
 500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   };
 501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CCR;			/**< Channel control register*/
 502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  CMTR;			/**< Capture mode timer register*/
 503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   union {
 505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IICMode;	/**< I2C protocol status register*/
 506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_IISMode;	/**< I2S protocol status register*/
 507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_SSCMode;	/**< SPI protocol status register*/
 508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR;			/**< Protocol status register*/
 509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****     __IO uint32_t  PSR_ASCMode;	/**< UART protocol status register*/
 510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   };
 511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  PSCR;			/**< Protocol status clear register*/
 512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFSR;		/**< Receive buffer status register*/
 513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF;			/**< Receive buffer register*/
 514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUFD;			/**< Debug mode receive buffer register*/
 515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF0;			/**< Receive buffer 0*/
 516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF1;			/**< Receive buffer 1*/
 517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RBUF01SR;		/**< Receive buffer status register*/
 518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  FMR;			/**< Flag modification register*/
 519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED2[5];
 520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBUF[32];		/**< Tranmsit buffer registers*/
 521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYP;			/**< FIFO bypass register*/
 522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  BYPCR;			/**< FIFO bypass control register*/
 523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TBCTR;			/**< Transmit FIFO control register*/
 524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  RBCTR;			/**< Receive FIFO control register*/
 525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  TRBPTR;		/**< Transmit/recive buffer pointer register*/
 526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __IO uint32_t  TRBSR;			/**< Transmit/receive buffer status register*/
 527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  TRBSCR;		/**< Transmit/receive buffer status clear register*/
 528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTR;			/**< Receive FIFO output register*/
 529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  OUTDR;			/**< Receive FIFO debug output register*/
 530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __I  uint32_t  RESERVED3[23];
 531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   __O  uint32_t  IN[32];		/**< Transmit FIFO input register*/
 532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** } XMC_USIC_CH_t;
 533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*Anonymous structure/union guard end*/
 536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(__CC_ARM)
 537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma pop
 538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #elif defined(__TASKING__)
 539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   #pragma warning restore
 540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /*******************************************************************************
 543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * API PROTOTYPES
 544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  ******************************************************************************/
 545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #ifdef __cplusplus
 547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** extern "C" {
 548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsModuleValid(const XMC_USIC_t *const module)
 551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = (module == XMC_USIC0);
 555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC1);
 557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || (module == XMC_USIC2);
 560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_IsChannelValid(const XMC_USIC_CH_t *const channel)
 566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   bool tmp;
 568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = ((channel == XMC_USIC0_CH0) || (channel == XMC_USIC0_CH1));
 570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC1)  
 571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC1_CH0) || (channel == XMC_USIC1_CH1));
 572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #if defined(XMC_USIC2)  
 574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   tmp = tmp || ((channel == XMC_USIC2_CH0) || (channel == XMC_USIC2_CH1));
 575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** #endif
 576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return tmp;
 578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /* Common APIs */
 581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
 587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC module.\n\n
 589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the clock for the USIC module by following the
 590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * clock enabling sequence for the selected device.
 591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Enable(XMC_USIC_t *const usic);
 596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  usic Pointer to USIC module handler of type @ref XMC_USIC_t.\n
 598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC0 to @ref XMC_USIC2 based on device support.
 599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC module.\n\n
 603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the clock for the USIC module by following the clock
 604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * disabling sequence for the selected device.
 605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_Disable(XMC_USIC_t *const usic);
 610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the USIC channel. \n\n
 617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is enabled by setting the module enable bit in KSCFG register bitfield MODEN.
 618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * On enabling, the channel is set to idle mode.
 619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Disable(), XMC_USIC_Enable() \n\n\n
 622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Enable(XMC_USIC_CH_t *const channel);
 624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the USIC channel.\n\n
 631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel is disabled by setting the module enable bit(MDEN) to 0 in the register KSCFG.
 632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_Enable(), XMC_USIC_Disable() \n\n\n
 635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_Disable(XMC_USIC_CH_t *const channel);
 637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  rate Desired baudrate. \b Range: minimum value = 100, maximum value depends on the perip
 642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				and \a oversampling. Maximum baudrate can be derived using the formula: (fperiph * 1023)/(10
 643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status indicating the baudrate configuration.\n
 647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_STATUS_OK if baudrate is successfully configured,
 648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_STATUS_ERROR if desired baudrate or oversampling is invalid.
 649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the baudrate of the USIC channel. \n\n
 652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Baudrate is configured by considering the peripheral frequency and the desired baudrate.
 653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Optimum values of FDR->STEP and BRG->PDIV are calulated and used for generating the desired
 654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * baudrate.
 655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode(), XMC_USIC_CH_SetInputSource() \n\n\n
 658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** XMC_USIC_CH_STATUS_t XMC_USIC_CH_SetBaudrate(XMC_USIC_CH_t *const channel, uint32_t rate, uint32_t 
 660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  pdiv Desired divider for the external frequency input. \b Range: minimum value = 1, maxi
 665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  oversampling Required oversampling. The value indicates the number of time quanta for on
 666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						This can be related to the number of samples for each logic state of the data signal. \n
 667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: 1 to 32. Value should be chosen based on the protocol used.
 668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Selects which edge of the synchronized(and optionally filtered) signal 
 669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                          output DXnT of the input stage.
 670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the external frequency input for the Baudrate Generator and configures the divider, over
 675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * the combination mode of the USIC channel. \n\n
 676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetBRGInputClockSource(), XMC_USIC_CH_SetInputTriggerCombinationMode() \n\n\n
 679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_ConfigExternalInputSignalToBRG(XMC_USIC_CH_t *const channel,
 681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 		                                         const uint16_t pdiv,
 682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 												 const uint32_t oversampling,
 683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 												 const XMC_USIC_CH_INPUT_COMBINATION_MODE_t combination_mode);
 684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  source Input source select for the input stage. The table below maps the enum value with
 691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * <table><tr><td>0</td><td>DXnA</td></tr><tr><td>1</td><td>DXnB</td></tr><tr><td>2</td><td>DXnC</t
 692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * <tr><td>4</td><td>DXnE</td></tr><tr><td>5</td><td>DXnF</td></tr><tr><td>6</td><td>DXnG</td></tr>
 693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * </tr></table>
 694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the data source for USIC input stage.\n\n
 698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
 699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * like DX0CR, DX1CR etc. 
 700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *  
 701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion(), XMC_USIC_CH_EnableInputDigitalFilter(), XMC_USIC_CH_EnableIn
 703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSamplingFreq()\n\n\n
 704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSource(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_INP
 706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)((channel->DXCR[input] & (uint32_t)(~USIC_CH_DXCR_DSEL_Msk)) |
 708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is controlled by the
 719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * protocol pre-processor. \n\n
 720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToDataInput()\n\n\n
 723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToPPP(XMC_USIC_CH_t *const channel, const XMC
 725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_INSW_Msk;
 727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The input of the data shift unit is connected to
 738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * the selected data input line. \n\n
 739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * This setting is used
 741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * if the signals are directly derived from an input
 742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * pin without treatment by the protocol preprocessor.
 743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_ConnectInputDataShiftToPPP()\n\n\n
 745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConnectInputDataShiftToDataInput(XMC_USIC_CH_t *const channel, con
 747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_INSW_Msk;
 749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input inversion for USIC channel input data signal. \n\n
 760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Polarity of the input source can be changed to provide inverted data input.
 762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputInversion()\n\n\n
 764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC_
 766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= USIC_CH_DXCR_DPOL_Msk;
 768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input inversion for USIC channel. \n\n
 779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Resets the input data polarity for the USIC channel input data signal.
 781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputInversion()\n\n\n
 783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputInversion(XMC_USIC_CH_t *const channel, const XMC_USIC
 785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DPOL_Msk;
 787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables delay compensation. \n\n
 796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Delay compensation can be applied to the receive path.
 798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableDelayCompensation()\n\n\n
 800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableDelayCompensation(XMC_USIC_CH_t *const channel)
 802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] |= USIC_CH_DX1CR_DCEN_Msk;
 804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables delay compensation.. \n\n
 813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableDelayCompensation()\n\n\n
 816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableDelayCompensation(XMC_USIC_CH_t *const channel)
 818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[1U] &=(uint32_t)~USIC_CH_DX1CR_DCEN_Msk;
 820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the input digital filter for USIC channel input data signal. \n\n
 831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be digitally filtered.
 832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputDigitalFilter()\n\n\n
 835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_U
 837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |= (uint32_t)USIC_CH_DXCR_DFEN_Msk;
 839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the input digital filter for USIC channel input data signal. \n\n
 849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be digitally filtered.
 850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputDigitalFilter(XMC_USIC_CH_t *const channel, const XMC_
 855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 856:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DFEN_Msk;
 857:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 858:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 859:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 860:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 861:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 862:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 863:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 864:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 865:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 866:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables input synchronization for the USIC channel input data signal. \n\n
 867:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will be synchronized with fPERIPH.
 868:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * A noisy signal can be synchronized and filtered by enabling the digital filter.
 869:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 870:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 871:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableInputSync(), XMC_USIC_CH_EnableInputDigitalFilter()\n\n\n
 872:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 873:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_IN
 874:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 875:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] |=(uint32_t)USIC_CH_DXCR_DSEN_Msk;
 876:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 877:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 878:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 879:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 880:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 881:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 882:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 883:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 884:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 885:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables input synchronization for the USIC channel input data signal. \n\n
 886:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Input data signal from the selected multiplexer will not be synchronized.
 887:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 888:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 889:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_DisableInputDigitalFilter() \n\n\n
 890:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 891:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableInputSync(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_I
 892:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 893:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] &=(uint32_t)~USIC_CH_DXCR_DSEN_Msk;
 894:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 895:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 896:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 897:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 898:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 899:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 900:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  sampling_freq Sampling frequency value of type \a XMC_USIC_CH_INPUT_SAMPLING_FREQ_t.
 901:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 902:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 903:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 904:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets sampling frequency for USIC channel input data signal. \n\n
 905:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 906:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 907:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 908:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 909:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputSamplingFreq(XMC_USIC_CH_t *const channel,
 910:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_t input,
 911:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 		                                              const XMC_USIC_CH_INPUT_SAMPLING_FREQ_t sampling_fr
 912:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 913:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_SFSEL_Msk)) |
 914:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)sampling_freq);
 915:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 916:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 917:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 918:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 919:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 920:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  input USIC channel input stage of type @ref XMC_USIC_CH_INPUT_t. \n
 921:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				 \b Range: @ref XMC_USIC_CH_INPUT_DX0 to @ref XMC_USIC_CH_INPUT_DX5
 922:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  combination_mode Combination mode value of type \a XMC_USIC_CH_INPUT_COMBINATION_MODE_t.
 923:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 924:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 925:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 926:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Selects which edge of the synchronized signal DXnS activates the trigger output DXnT of the inpu
 927:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 928:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 929:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputSource(), XMC_USIC_CH_EnableInputSync(), XMC_USIC_CH_EnableInputDigitalFilte
 930:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 931:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetInputTriggerCombinationMode(XMC_USIC_CH_t *const channel,
 932:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_t input,
 933:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                        const XMC_USIC_CH_INPUT_COMBINATION_MODE_
 934:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 935:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DXCR_CM_Msk)) |
 936:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)combination_mode << USIC_CH_DXCR_CM_Pos);
 937:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 938:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 939:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 940:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 941:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 942:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  clock_source clock source for the BRG.
 943:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 944:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 945:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 946:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the clock source for the BRG. \n\n
 947:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 948:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 949:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInputTriggerCombinationMode(), XMC_USIC_CH_SetExternalClockBRGDivider()\n\n\n
 950:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 951:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetBRGInputClockSource(XMC_USIC_CH_t *const channel, const XMC_USI
 952:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 953:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_CLKSEL_Msk)) | (uint32_t)(clock_source);
 954:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 955:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 956:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 957:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 958:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 959:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
 960:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
 961:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 962:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 963:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 964:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit buffer. \n\n
 965:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in TBUF[0U].
 966:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 967:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 968:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 969:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUFTCI() \n\n\n
 970:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 971:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUF(XMC_USIC_CH_t *const channel, const uint16_t data)
 972:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 973:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[0U] = data;
 974:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 975:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 976:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
 977:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
 978:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
 979:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
 980:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param transmit_control_information transmit control information to be configured while transmit
 981:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31.
 982:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
 983:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 984:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
 985:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit buffer in a control mode. \n\n
 986:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the respective control mode is enabled , this API can be used.
 987:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 988:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
 989:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
 990:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_WriteToTBUF() \n\n\n
 991:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
 992:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_WriteToTBUFTCI(XMC_USIC_CH_t *const channel,
 993:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint16_t data,
 994:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                              const uint32_t transmit_control_information)
 995:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
 996:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBUF[transmit_control_information] = data;
 997:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
 998:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
 999:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1000:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1001:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1002:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1003:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   \b Range: minimum= 1, maximum= 16. \n
1004:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					   e.g: For word length of 8, \a word_length should be provided as 8.
1005:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1006:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1007:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1008:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1009:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1010:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1011:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1012:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1013:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1014:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_len
1015:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1016:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_WLE_Msk)) |
  65              	 .loc 3 1016 0
  66 0018 636B     	 ldr r3,[r4,#52]
  67 001a 23F07063 	 bic r3,r3,#251658240
  68 001e 43F0E063 	 orr r3,r3,#117440512
  69 0022 6363     	 str r3,[r4,#52]
  70              	.LVL3:
  71              	.LBE58:
  72              	.LBE57:
  73              	.LBE56:
  74              	.LBB59:
  75              	.LBB60:
  76              	.LBB61:
1017:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                   (uint32_t)(((uint32_t)word_length - 1UL)  << USIC_CH_SCTR_WLE_Pos);
1018:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1019:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1020:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1021:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1022:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1023:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  word_length Number of bits to be configured for a data word. \n
1024:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b Range: minimum= 1, maximum= 16. \n
1025:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *             e.g: For word length of 8, \a word_length should be provided as 8.
1026:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1027:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1028:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1029:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the data word length in number of bits. \n\n
1030:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
1031:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1032:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1033:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetFrameLength()\n\n\n
1034:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1035:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetShiftDirection(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_
1036:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1037:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_SDIR_Msk)) | (uint32_t)shift_direction;
1038:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1039:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1040:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1041:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1042:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1043:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1044:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Captured counter value 
1045:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1046:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1047:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1048:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The value of the counter is captured if one of the trigger signals DX0T or DX1T are activated by
1049:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1050:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetCaptureTimerValue(const XMC_USIC_CH_t *const channel)
1051:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1052:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return channel->CMTR;
1053:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1054:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1055:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1056:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1057:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1058:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  mode divider mode ::XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_t \n
1059:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  step divider \n
1060:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_NORMAL resulting divider = 1023 - step \n
1061:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *             \b XMC_USIC_CH_BRG_CLOCK_DIVIDER_MODE_FRACTIONAL resulting divider = 1023 / step \n
1062:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1063:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1064:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1065:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1066:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The fractional divider generates its output frequency fFD by either dividing the input frequency
1067:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1068:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1069:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFractionalDivider(XMC_USIC_CH_t *const channel, const XMC_USIC_
1070:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1071:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FDR = mode | step;
1072:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1073:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1074:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1075:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1076:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1077:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  frame_length Number of bits in a frame. \n
1078:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						\b Range: minimum= 1, maximum= 0x3f. The maximum value for fixed frame size is 0x3f. \n
1079:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						e.g: For a frame length of 16, \a frame_length should be provided as 16.
1080:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1081:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1082:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1083:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Define the data frame length.\n\n
1084:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the number of bits to be serially transmitted in a frame.
1085:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The frame length should be multiples of word length. If the value is set to 0x40, the frame leng
1086:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * has to be controlled explicitly. 
1087:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1088:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1089:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1090:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1091:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_l
1092:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1093:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_FLE_Msk)) |
  77              	 .loc 3 1093 0
  78 0024 636B     	 ldr r3,[r4,#52]
  79 0026 43F47C13 	 orr r3,r3,#4128768
  80 002a 6363     	 str r3,[r4,#52]
  81              	.LVL4:
  82              	.LBE61:
  83              	.LBE60:
  84              	.LBE59:
  85              	.LBB62:
  86              	.LBB63:
  87              	.LBB64:
1094:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                   (((uint32_t)frame_length - 0x1U)  << USIC_CH_SCTR_FLE_Pos);
1095:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1096:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1097:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1098:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1099:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be enabled. Use @ref XMC_USIC_CH_EVENT_t for the 
1101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enable the channel interrupt events.\n\n
1107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Common channel events related to serial communication can be configured using this API.
1108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR |= event;
1117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Bit mask of the channel events to be disabled. Use @ref XMC_USIC_CH_EVENT_t for the
1123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_EVENT_RECEIVE_START, @ref XMC_USIC_CH_EVENT_DATA_LOST etc. Multip
1124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				can be combined using \a OR operation.
1125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disable the channel interrupt events. \n\n
1129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be combined using the bitwise OR operation and configured in one function ca
1130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EVENT_t enumerates multiple protocol event bitmasks. These enumerations can be used 
1131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent(), XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
1135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event)
1136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR &= (uint32_t)~event;
1138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				  \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device sup
1143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  interrupt_node Interrupt node pointer to be configured. \n
1144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_SHIFT,
1145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_INTERRUPT_NODE_POINTER_TRANSMIT_BUFFER etc.
1146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request Service request number.\n
1147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the interrupt node for USIC channel events. \n\n
1152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * For an event to generate interrupt, node pointer should be configured with service request(SR0, 
1153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The NVIC node gets linked to the interrupt event by doing so.<br>
1154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be separately enabled to generate the interrupt.
1155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableEvent() \n\n\n
1158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                          const XMC_USIC_CH_INTERRUPT_NODE_POINTER_t interrupt_node,
1161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                          const uint32_t service_request);
1162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Stataus @ref XMC_USIC_CH_TBUF_STATUS_IDLE if transmit buffer is free,
1167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                 @ref XMC_USIC_CH_TBUF_STATUS_BUSY if transmit buffer is busy.
1168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets transmit buffer status. \n\n
1171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Status indicates whether the transmit buffer is free, or busy transmitting data.
1172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The status depends on the value of TDV flag in TCSR register.
1173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * This status can be used while transmitting data. Transmit data when the transmit buffer
1174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * status is @ref XMC_USIC_CH_TBUF_STATUS_IDLE.
1175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetDataOutputMode() \n\n\n
1178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE XMC_USIC_CH_TBUF_STATUS_t XMC_USIC_CH_GetTransmitBufferStatus(XMC_USIC_CH_t *const 
1180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (XMC_USIC_CH_TBUF_STATUS_t)(channel->TCSR & USIC_CH_TCSR_TDV_Msk);
1182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @brief API to get receive buffer status
1186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of data validity check for RBUF0 and RBUF1. \n
1189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   Returned value should be masked with RDV0 and RDV1 bits to know the status. \n
1190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		   \b Range: @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID0, @ref XMC_USIC_CH_RBUF_STATUS_DATA_VALID
1191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if RBUF0 and RBUF1 have valid unread data. \n\n
1194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * It checks the bits RDV0 and RDV1 of the RBUFSR register.
1195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Returns the value of RBUFSR masked with bitmasks of RDV0 and RDV1.
1196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * It can be used to decide whether 2bytes has to be read from RBUF or 1 byte. 
1197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * If both bitmasks XMC_USIC_CH_RBUF_STATUS_DATA_VALID0 and XMC_USIC_CH_RBUF_STATUS_DATA_VALID1
1198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * are set, then 2 bytes can be read from RBUF. If only either of them is set, then only one byte
1199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * can be read from RBUF.
1200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_GetReceiveBufferStatus(XMC_USIC_CH_t *const channel)
1204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t) (channel->RBUFSR & (USIC_CH_RBUFSR_RDV0_Msk | USIC_CH_RBUFSR_RDV1_Msk)));
1206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  start_transmision_mode Transmission mode to be enabled. \n
1213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 								\b Range: @ref XMC_USIC_CH_START_TRANSMISION_DISABLED,
1214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV, @ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2
1215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 								@ref XMC_USIC_CH_START_TRANSMISION_ON_TDV_DX2S_1
1216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *                              
1217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures data transmission. \n\n
1221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The configuration affects the data shifted on the DOUT0 pin.
1222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetDataOutputMode() \n\n\n
1225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetStartTransmisionMode(XMC_USIC_CH_t *const channel,
1227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                          const XMC_USIC_CH_START_TRANSMISION_MODE_t
1228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~USIC_CH_TCSR_TDEN_Msk)) | (uint32_t)start_transmisio
1230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  data_output_mode  Data output mode. \n
1237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_DATA_OUTPUT_MODE_NORMAL, @ref XMC_USIC_CH_DATA_OUTPUT_MODE_INVERTE
1238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the mode for data output. \n\n
1242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel can be configured to shift inverted data or direct data based on the input to the A
1243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetDataOutputMode(XMC_USIC_CH_t *const channel,
1248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const XMC_USIC_CH_DATA_OUTPUT_MODE_t data_output
1249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR = (uint32_t)(channel->SCTR & (~USIC_CH_SCTR_DOCFG_Msk)) | (uint32_t)data_output_mod
1251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables automatic update of frame length. \n\n
1260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the automatic update of frame length is enabled, frame length is configured based on the 
1261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * index of the TBUF[]/IN[] register array. When the data is written to TBUF[x], frame length is co
1262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * with the mask value of \a x at the last 5 bit positions. Same logic is applicable if data is wri
1263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * IN[x] register.
1264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_TXFIFO_PutDataFLEMode() \n\n\n
1267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableFrameLengthControl(XMC_USIC_CH_t *const channel)
1269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR = (uint32_t)(channel->TCSR & (~(USIC_CH_TCSR_WLEMD_Msk |
1271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_SELMD_Msk |
1272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_WAMD_Msk |
1273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                          USIC_CH_TCSR_HPCMD_Msk))) |
1274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                          (uint32_t)USIC_CH_TCSR_FLEMD_Msk;
1275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables automatic update of frame length. \n\n
1284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When automatic update of frame length is disabled, frame length has to configured explicitly.
1285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Frame length remains fixed until it is changed again.
1286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableFrameLengthControl(), XMC_USIC_CH_SetFrameLength() \n\n\n
1289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableFrameLengthControl(XMC_USIC_CH_t *const channel)
1291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_FLEMD_Msk;
1293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is set if DX2T becomes active while TDV = 1. \n\n
1302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the transfer trigger unit to set bit TCSR.TE if the trigger signal DX2T becomes active
1303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * for event driven transfer starts.
1304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTBUFDataValidTrigger()\n\n\n
1307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_TDVTR_Msk;
1311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the trigger of TDV depending on DX2T signal. \n\n
1320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Bit TCSR.TE is permanently set.
1321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTBUFDataValidTrigger() \n\n\n
1324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTBUFDataValidTrigger(XMC_USIC_CH_t *const channel)
1326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_TDVTR_Msk;
1328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  service_request_line service request number of the event to be triggered. \n
1334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 0 to 5.
1335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Trigger a USIC interrupt service request.\n\n
1339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC service request is triggered, the NVIC interrupt associated with it will be 
1340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * generated if enabled. 
1341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_SetInterruptNodePointer() \n\n\n
1344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TriggerServiceRequest(XMC_USIC_CH_t *const channel, const uint32_t
1346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)(USIC_CH_FMR_SIO0_Msk << service_request_line);
1348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  transmit_buffer_status clearing or setting the TDV flag. \n
1354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Modify TCSR.TDV and TCSR.TE to control the start of a data word transmission by software.
1359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus() \n\n\n
1362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetTransmitBufferStatus(XMC_USIC_CH_t *const channel,
1364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 		                                                 const XMC_USIC_CH_TBUF_STATUS_SET_t transmit_buf
1365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->FMR = (uint32_t)transmit_buffer_status;
1367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  passive_level Value of passive level for the channel. \n
1373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL0, @ref XMC_USIC_CH_PASSIVE_DATA_LEVEL1
1374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Set the passive data level of the output signal. \n\n
1378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the USIC channel transmit stage is idle, the output signal level stays at the 
1379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * configured passive level.
1380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_GetTransmitBufferStatus(), XMC_USIC_CH_SetStartTransmisionMode() \n\n\n
1383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetPassiveDataLevel(XMC_USIC_CH_t *const channel,
1385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                      const XMC_USIC_CH_PASSIVE_DATA_LEVEL_t passive
1386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR &= (~USIC_CH_SCTR_PDL_Msk);
1388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->SCTR |= (uint32_t)passive_level;
1389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /* TX FIFO APIs */
1392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of transmit FIFO filling level to be considered for generating events. \n
1400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Initializes the transmit FIFO. \n\n
1405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO is a subset of a common FIFO sized 64 words. This FIFO is shared between 2 channel
1406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * from where transmit data can be put, for the selected USIC channel. \a size represents the size 
1408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 2. Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A F
1409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * event is generated when the FIFO filling level falls below the \a limit value.
1410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent(), XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_Configure(XMC_USIC_CH_t *const channel,
1415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the transmit FIFO. \n
1423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for transmit FIFO filling level to be considered for generating events. \
1425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the transmit FIFO. \n\n
1430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the transmit FIFO. The API shall be used for the 
1431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of transmit FIFO trigger limit. FIFO start position will not be affected on execu
1432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit() \n\n\n
1435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t.
1450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation. Events are configured in the TBC
1452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetInterruptNodePointer() \n\n\n
1458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR |= event;
1462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t \n
1469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the interrupt events related to transmit FIFO. \n\n
1473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_TXFIFO_GetEvent(). 
1475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_TXFIFO_EVENT_CONF_t. Fo
1476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent(), XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TBCTR &= (uint32_t)~event;
1484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				      \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device
1489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the transmit FIFO events. \n
1490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: @ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  			@ref XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation. \n
1493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  \b Range: 0 to 5.
1494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the transmit FIFO events.\n\n
1498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * A transmit FIFO event can generate an interrupt only if the interrupt node is configured for the
1502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_t i
1512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted. \n
1518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: 16bit unsigned data. minimum= 0, maximum= 65535
1519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data into the transmit FIFO. \n\n
1523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The data provided is placed in the transmit FIFO.
1524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The transmit FIFO should be configured before calling this API.
1525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EnableEvent() \n\n\n
1528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutData(XMC_USIC_CH_t *const channel, const uint16_t data)
1530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[0] = data;
1532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in frame length control mode. \n\n
1544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When frame length control is enabled for dynamic update of frame length, this API can be used.
1545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataFLEMode(XMC_USIC_CH_t *const channel,
1552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data Data to be transmitted.
1562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param frame_length Frame length to be configured while transmitting the data. \n
1563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: minimum= 0, maximum= 31. e.g: For a frame length of 16, set \a frame_length as 15.
1564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Writes data to the transmit FIFO in hardware port control mode. \n\n
1568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When hardware port control is enabled for dynamic update of frame length, this API can be used.
1569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length represents the frame length to be updated by the peripheral. 
1570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \a frame_length is used as index for the IN[] register array.
1571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableFrameLengthControl() \n\n\n
1574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_PutDataHPCMode(XMC_USIC_CH_t *const channel,
1576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint16_t data,
1577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                        const uint32_t frame_length)
1578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->IN[frame_length] = data;
1580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of transmit FIFO. \n\n
1589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Transmit FIFO contents will be cleared and the filling level will be reset to 0.
1590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetLevel() \n\n\n
1593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_Flush(XMC_USIC_CH_t *const channel)
1595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHTB_Msk;
1597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is full
1603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO is not full.
1604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is full. \n\n
1607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO filling level reaches the configured size, FIFO full flag is set.
1608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * User should not write to the FIFO when the transmit FIFO is full.
1609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_IsEmpty(), XMC_USIC_CH_TXFIFO_Flush() \n\n\n
1612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TFULL_Msk);
1616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if transmit FIFO is empty
1622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if transmit FIFO has some data.
1623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if transmit FIFO is empty. \n\n
1626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the transmit FIFO is empty, data can be written to FIFO.
1627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last written word to the transmit FIFO is transmitted out of the FIFO, 
1628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * FIFO empty flag is set.
1629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_TXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_TEMPTY_Msk);
1636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Transmit FIFO filling level. \n 
1642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= transmit FIFO size.
1643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO filling level. \n\n
1646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word written to the FIFO, filling level is updated. The API gives the value
1647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level.
1648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_Flush(), XMC_USIC_CH_TXFIFO_PutData() \n\n\n
1651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_TBFLVL_Msk) >> USIC_CH_TRBSR_TBFLVL_Pos);
1655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard transmit and transmit buffer error events. @ref XMC_USIC_CH_TXFIFO_EV
1661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the transmit FIFO event status. \n\n
1664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of transmit FIFO standard transmit buffer event and transmit buffer error event
1665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bit positions in the TRBSR register in the returned value.
1666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the @ref XMC_USIC_CH_TXFIFO_EVENT_t enumeration for checking the status of 
1667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_ClearEvent() \n\n\n
1673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_TXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_STBI_Msk |
1677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_TBERI_Msk));
1678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Transmit FIFO events to be cleared. \n
1684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			     \b Range: @ref XMC_USIC_CH_TXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_TXFIFO_EVENT_ERROR.
1685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the transmit FIFO event flags in the status register. \n\n
1689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_EVENT enumeration can be used as input. Multiple events
1692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_GetEvent() \n\n\n
1697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_TXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param data_pointer Start position inside the FIFO buffer. \n
1708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to 63.
1709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold of receive FIFO filling level to be considered for generating events. \n
1712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Configures the receive FIFO. \n\n
1717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO is the subset of a common FIFO sized 64 words. This FIFO is shared between 2 channe
1718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Each channel can share the FIFO for transmission and reception. \a data_pointer represents the s
1719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * from where received data can be put. \a size represents the size of receive FIFO as a multiple o
1720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Since the FIFO is shared between 2 USIC channels, FIFO size should be carefully selected. A FIFO
1721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * event or alternative receive buffer event is generated when the FIFO filling level exceeds the \
1722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent(), XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** */
1726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_Configure(XMC_USIC_CH_t *const channel,
1727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t data_pointer,
1728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                   const XMC_USIC_CH_FIFO_SIZE_t size,
1729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                   const uint32_t limit);
1730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param size Required size of the receive FIFO. \n
1735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: @ref XMC_USIC_CH_FIFO_DISABLED, @ref XMC_USIC_CH_FIFO_SIZE_2WORDS.. @ref XMC_USIC_CH
1736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param limit Threshold for receive FIFO filling level to be considered for generating events. \n
1737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 		\b Range: 0 to \a size -1.
1738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the size and trigger limit for the receive FIFO. \n\n
1742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The API is not to be called for initializing the receive FIFO. The API shall be used for the 
1743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * runtime change of receive FIFO trigger limit. FIFO start position will not be affected on execut
1744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_TXFIFO_SetSizeTriggerLimit()\ n\n\n
1747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetSizeTriggerLimit(XMC_USIC_CH_t *const channel,
1749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                             const XMC_USIC_CH_FIFO_SIZE_t size,
1750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                             const uint32_t limit);
1751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be enabled. Multiple events can be bitwise OR combined. @ref XMC_USIC_CH_
1756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables the interrupt events related to transmit FIFO. \n\n
1760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_t.
1761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Multiple events can be enabled by providing multiple events in a single call. For providing 
1762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.<br>
1763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: API only enables the events. For interrupt generation, interrupt node must be configured a
1765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * must be enabled.
1766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_SetInterruptNodePointer() \n\n\n
1769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t ev
1771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR |= event;
1773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param event Events to be disabled. \n
1780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ERR
1781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			@ref XMC_USIC_CH_RXFIFO_EVENT_CONF_ALTERNATE.
1782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables the selected interrupt events related to receive FIFO. \n\n
1786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * By disabling the interrupt events, generation of interrupt is stopped. User can poll the event 
1787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * flags from the status register using the API XMC_USIC_CH_RXFIFO_GetEvent(). 
1788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Event bitmasks can be constructed using the enumeration \a XMC_USIC_CH_RXFIFO_EVENT_CONF. For pr
1789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple events, combine the events using bitwise OR operation.
1790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent(), XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t e
1795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->RBCTR &= (uint32_t)~event;
1797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param interrupt_node Node pointer representing the receive FIFO events. \n
1803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
1804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					@ref XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE
1805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param service_request The service request to be used for interrupt generation.\n
1806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: 0 to 5.
1807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets an interrupt node for the receive FIFO events. \n\n
1811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * A node pointer represents one or more interrupt events. Service request represents the interrupt
1812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * among the 6 interrupt nodes available for USIC module.
1813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * API configures the service request to be used for interrupt generation for the events selected.
1814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * A receive FIFO event can generate an interrupt only if the interrupt node is configured for the 
1815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * the interrupt generation is enabled for the event. For example, transmit FIFO standard transmit 
1816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * interrupt is generated if the interrupt node for the same is set and interrupt is enabled.<br>
1817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: NVIC node should be explicitly enabled for the interrupt generation.
1819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EnableEvent() \n\n\n
1822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** void XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_USIC_CH_t *const channel,
1824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_t i
1825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                 const uint32_t service_request);
1826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Value read from the receive FIFO. \n
1831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: 16bit data. Length of data depends on the word length configuration.
1832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets data from the receive FIFO. \n\n
1835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO should be read only if data is availble in the FIFO. This can be checked using
1836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * the API XMC_USIC_CH_RXFIFO_IsEmpty(). Receive FIFO error flag will be set if an attempt is made
1837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO. To read all the received data, user should keep reading data
1838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * until receive FIFO is empty.
1839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent() \n\n\n
1842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint16_t XMC_USIC_CH_RXFIFO_GetData(XMC_USIC_CH_t *const channel)
1844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint16_t)(channel->OUTR);
1846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the contents of receive FIFO. \n\n
1855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Receive FIFO contents will be cleared and the filling level will be reset to 0.
1856:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1857:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1858:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetLevel() \n\n\n
1859:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1860:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_Flush(XMC_USIC_CH_t *const channel)
1861:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1862:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = (uint32_t)USIC_CH_TRBSCR_FLUSHRB_Msk;
1863:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1864:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1865:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1866:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1867:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1868:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is full
1869:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO is not full.
1870:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1871:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1872:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is full. \n\n
1873:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO filling level reaches the configured size, FIFO full flag is set.
1874:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Any data received when the receive FIFO is full, is lost.
1875:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1876:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1877:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_IsEmpty(), XMC_USIC_CH_RXFIFO_Flush() \n\n\n
1878:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1879:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsFull(XMC_USIC_CH_t *const channel)
1880:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1881:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_RFULL_Msk);
1882:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1883:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1884:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1885:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1886:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1887:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status \a true if receive FIFO is empty,
1888:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *              \a false if receive FIFO has some data.
1889:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1890:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1891:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Checks if receive FIFO is empty. \n\n
1892:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the receive FIFO is empty, received data will be put in receive FIFO.
1893:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * When the last received word in the FIFO is read, FIFO empty flag is set. Any attempt
1894:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * to read from an empty receive FIFO will set the receive FIFO error flag.
1895:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1896:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1897:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1898:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1899:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE bool XMC_USIC_CH_RXFIFO_IsEmpty(XMC_USIC_CH_t *const channel)
1900:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1901:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (bool)(channel->TRBSR & USIC_CH_TRBSR_REMPTY_Msk);
1902:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1903:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1904:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1905:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1906:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1907:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return uint32_t Receive FIFO filling level. \n
1908:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *           \b Range: minimum= 0(FIFO empty), maximum= receive FIFO size.
1909:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1910:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1911:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO filling level. \n\n
1912:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * For every word received, the filling level is incremented. The API gives the value
1913:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * of this filling level. The filling level is decremented when the data is read out of the 
1914:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * receive FIFO.
1915:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1916:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1917:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_Flush(), XMC_USIC_CH_RXFIFO_PutData() \n\n\n
1918:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1919:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetLevel(XMC_USIC_CH_t *const channel)
1920:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1921:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return ((uint32_t)(channel->TRBSR & USIC_CH_TRBSR_RBFLVL_Msk) >> USIC_CH_TRBSR_RBFLVL_Pos);
1922:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1923:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1924:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1925:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1926:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1927:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return Status of standard receive buffer, alternative receive buffer and receive buffer error e
1928:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1929:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1930:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1931:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1932:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gets the receive FIFO events' status. \n\n
1933:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Gives the status of receive FIFO standard receive buffer event, alternative receive buffer event
1934:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The status bits are located at their bitpositions in the TRBSR register in the returned value.
1935:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * User can make use of the XMC_USIC_CH_RXFIFO_EVENT enumeration for checking the status of return 
1936:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The status can be found by using the bitwise AND operation on the returned value with the enumer
1937:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
1938:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Note: Event status flags should be cleared by the user explicitly.
1939:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1940:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1941:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_ClearEvent()\n\n\n
1942:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1943:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE uint32_t XMC_USIC_CH_RXFIFO_GetEvent(XMC_USIC_CH_t *const channel)
1944:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1945:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   return (uint32_t)((channel->TRBSR) & (USIC_CH_TRBSR_SRBI_Msk |
1946:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_RBERI_Msk |
1947:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                               USIC_CH_TRBSR_ARBI_Msk));
1948:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1949:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1950:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1951:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1952:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1953:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param  event Receive FIFO events to be cleared. \n
1954:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 			\b Range: @ref XMC_USIC_CH_RXFIFO_EVENT_STANDARD, @ref XMC_USIC_CH_RXFIFO_EVENT_ERROR,
1955:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					  @ref XMC_USIC_CH_RXFIFO_EVENT_ALTERNATE.
1956:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1957:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1958:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1959:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Clears the receive FIFO event flags in the status register. \n\n
1960:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * USIC channel peripheral does not clear the event flags after they are read.
1961:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * This API clears the events provided in the \a mask value. 
1962:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_EVENT enumeration can be used as input. Multiple events
1963:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * can be cleared by providing a mask value obtained by bitwise OR operation of 
1964:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * multiple event enumerations.
1965:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1966:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1967:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_RXFIFO_GetEvent() \n\n\n
1968:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1969:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_RXFIFO_ClearEvent(XMC_USIC_CH_t *const channel,
1970:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                    const uint32_t event)
1971:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1972:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->TRBSCR = event;
1973:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1974:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1975:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1976:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1977:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1978:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1979:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1980:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1981:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Enables time measurement using the capture mode timer. \n\n
1982:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is enabled by setting the timer enable flag in BRG register.
1983:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1984:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
1985:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_DisableTimeMeasurement() \n\n\n
1986:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
1987:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_EnableTimeMeasurement(XMC_USIC_CH_t *const channel)
1988:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
1989:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG |= (uint32_t)USIC_CH_BRG_TMEN_Msk;
1990:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
1991:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
1992:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
1993:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
1994:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
1995:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
1996:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
1997:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
1998:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Disables time measurement using the capture mode timer. \n\n
1999:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Time measurement is disabled by clearing the timer enable flag in BRG register.
2000:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
2001:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2002:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_CH_EnableTimeMeasurement() \n\n\n
2003:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
2004:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_DisableTimeMeasurement(XMC_USIC_CH_t *const channel)
2005:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
2006:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG &= (uint32_t)~USIC_CH_BRG_TMEN_Msk;
2007:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
2008:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
2009:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
2010:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2011:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2012:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the master clock output. \n
2013:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_MASTER_CLOCK_PASSIVE_LEVEL_0, @ref XMC_USIC_CH_BRG_MASTER_CL
2014:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2015:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
2016:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2017:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode pin level for the master clock output. \n
2018:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
2019:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMclkOutputPassiveLevel(XMC_USIC_CH_t *const channel,
2020:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_MASTER_CLOCK_PASSI
2021:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
2022:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~USIC_CH_BRG_MCLKCFG_Msk)) | (uint32_t)passive_level;
2023:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
2024:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
2025:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2026:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2027:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param passive_level Passive level for the clock output. \n
2028:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_DISABLED,
2029:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_0_DELAY_ENABLED,
2030:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_DISABLED,
2031:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *							  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_1_DELAY_ENABLED,
2032:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param clock_output Shift clock source selection. \n
2033:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 					\b Range: Use @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_SCLK,
2034:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 								  @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_DX1
2035:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2036:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
2037:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2038:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the idle mode shift clock output level and selects the shift clock source. \n\n
2039:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock idle mode output level can be set to logic high or low. Shift clock output can be co
2040:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * delay of half shift clock period. Both the configurations are available as enumeration values de
2041:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @ref XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t.
2042:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * This value should be configured based on the slave device requirement.
2043:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Shift clock source can be selected between internal clock(master) and external input(slave).
2044:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 
2045:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
2046:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
2047:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIV
2048:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                                            const XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT
2049:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
2050:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->BRG = (uint32_t)(channel->BRG & (~(USIC_CH_BRG_SCLKCFG_Msk |
  88              	 .loc 3 2050 0
  89 002c 6369     	 ldr r3,[r4,#20]
  90 002e 23F05043 	 bic r3,r3,#-805306368
2051:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
  91              	 .loc 3 2051 0
  92 0032 43F00043 	 orr r3,r3,#-2147483648
2050:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                                              USIC_CH_BRG_SCLKOSEL_Msk))) |
  93              	 .loc 3 2050 0
  94 0036 6361     	 str r3,[r4,#20]
  95              	.LVL5:
  96              	.LBE64:
  97              	.LBE63:
  98              	.LBE62:
  99              	.LBB65:
 100              	.LBB66:
 560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be enabled.
 565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the SPI protocol specific events, by configuring PCR register.\n\n
 572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Events can be enabled as needed using XMC_SPI_CH_EnableEvent(). 
 573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent() can be used to disable the events.
 574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEvent()
 577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_EnableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param event Protocol events which have to be disabled.
 583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_EVENT_t for valid values. <b>OR</b> combinations of these enum i
 584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the SPI protocol specific events, by configuring PCR register.\n\n
 590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * After disabling the events, XMC_SPI_CH_EnableEvent() has to be invoked to re-enable the events.
 591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEvent()
 594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_DisableEvent(XMC_USIC_CH_t *const channel, const uint32_t event);
 596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return uint32_t Status of SPI protocol events.
 601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Returns the status of the events, by reading PSR register.\n\n
 604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This indicates the status of the all the events, for SPI communication. 
 605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_ClearStatusFlag()
 608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE uint32_t XMC_SPI_CH_GetStatusFlag(XMC_USIC_CH_t *const channel)
 610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   return channel->PSR_SSCMode;
 612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param flag Protocol event status to be cleared for detection of next occurence.
 617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              Refer @ XMC_SPI_CH_STATUS_FLAG_t for valid values. <b>OR</b> combinations of these 
 618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *              as input.
 619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Clears the events specified, by setting PSCR register.\n\n
 623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * During communication the events occurred have to be cleared to detect their next occurence.\n
 624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * e.g: During transmission Transmit buffer event occurs to indicating data word transfer has start
 625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *       event has to be cleared after transmission of each data word. Otherwise next event cannot 
 626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_GetStatusFlag()
 629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ClearStatusFlag(XMC_USIC_CH_t *const channel, const uint32_t flag)
 631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PSCR |= flag;
 633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the generation of Master clock by setting PCR.MCLK bit.\n\n
 642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be used as a clock reference for external devices. This is not enabled during ini
 643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_Init(). Invoke XMC_SPI_CH_EnableMasterClock() to enable as needed in the program, or 
 644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock().
 645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableMasterClock()
 648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableMasterClock(XMC_USIC_CH_t *const channel)
 650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_MCLK_Msk;
 652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the generation of Master clock by clearing PCR.MCLK bit.\n\n
 661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This clock can be enabled by invoking XMC_SPI_CH_EnableMasterClock() as needed in the program.
 662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableMasterClock()
 665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableMasterClock(XMC_USIC_CH_t *const channel)
 667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_MCLK_Msk;
 669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #ifdef USIC_CH_PCR_SSCMode_SLPHSEL_Msk
 671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Data bits are shifted out with the leading edge of the shift clock signal and latched in with th
 678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInLeadingEdge()
 681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInTrailingEdge(XMC_USIC_CH_t *const channel)
 683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The first data bit is shifted out when the data shift unit receives a low to high transition fro
 694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * stage. Subsequent bits are shifted out with the trailing edge of the shift clock signal. Data bi
 695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * always latched in with the leading edge.
 696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DataLatchedInTrailingEdge()
 699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DataLatchedInLeadingEdge(XMC_USIC_CH_t *const channel)
 701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= USIC_CH_PCR_SSCMode_SLPHSEL_Msk;
 703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** #endif
 705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Enables the delay after each word, by setting PCR.TIWEN bit.\n\n
 712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay starts at the end of last SCLK cycle of data word. During this time no cloc
 713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * generated and MSLS signal stays active. If inter word delay is not enabled, last data bit of a d
 714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * followed by the first data bit of the next data word. This is not enabled in XMC_SPI_CH_Init(). 
 715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay() has to be invoked as needed in the program. And can be disable
 716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay().
 717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableInterwordDelay()
 720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableInterwordDelay(XMC_USIC_CH_t *const channel)
 722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_TIWEN_Msk;
 724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Disables the delay after after each word, by clearing PCR.TIWEN bit.\n\n
 733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * So the last data bit of a data word is directly followed by the first data bit of the next data 
 734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * be enabled by invoking XMC_SPI_CH_EnableInterwordDelay().
 735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay()
 738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableInterwordDelay(XMC_USIC_CH_t *const channel)
 740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_TIWEN_Msk;
 742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param tinterword_delay_ns delay in terms of nano seconds.
 747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.PCTQ1, PCR.DCTQ1 bit fields.\n\n
 752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The inter word delay is dependent on the peripheral clock. The maximum possible value is calcula
 753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * below formula\n
 754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *            Maximum inter word delay = ((1 + PCTQ1_max)(1 + DCTQ1_max)) / peripheral clock\n
 755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                                       where PCTQ1_max = 3 and DCTQ1_max = 31\n
 756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_SetInterwordDelaySCLK()
 760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** void XMC_SPI_CH_SetInterwordDelay(XMC_USIC_CH_t *const channel,uint32_t tinterword_delay_ns);
 762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period  in terms of clk cycles.
 766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the inter word delay by setting PCR.DCTQ1 bit fields.\n\n
 771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * is 32 clock cycles.
 773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * After configuring the inter word delay, this has to be enabled by invoking XMC_SPI_CH_EnableInte
 774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableInterwordDelay(),XMC_SPI_CH_EnableInterwordDelay()
 777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInterwordDelaySCLK(XMC_USIC_CH_t *const channel,uint32_t sclk_pe
 779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode = (uint32_t)((channel->PCR_SSCMode) & (~(USIC_CH_PCR_SSCMode_DCTQ1_Msk |
 781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_PCTQ1_Msk |
 782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                                 USIC_CH_PCR_SSCMode_CTQSEL1_Msk))) 
 783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                          (((sclk_period - 1U) <<  USIC_CH_PCR_SSCMode_DCTQ1_Pos) |
 784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                          (0x02U <<  USIC_CH_PCR_SSCMode_CTQSEL1_Pos));
 785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param sclk_period delay in terms of sclk clock cycles.
 790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the leading/trailing delay by setting BRG.DCTQ bit field.\n\n
 795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This delay is dependent on the peripheral clock. The maximum possible value supported by this AP
 796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * is 30 clock cycles.
 797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetSlaveSelectDelay(XMC_USIC_CH_t *const channel,uint32_t sclk_peri
 800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->BRG = (channel->BRG & ~(USIC_CH_BRG_DCTQ_Msk |
 101              	 .loc 2 802 0
 102 0038 6369     	 ldr r3,[r4,#20]
 103 003a 23F4FE43 	 bic r3,r3,#32512
 803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 104              	 .loc 2 803 0
 105 003e 43F4A063 	 orr r3,r3,#1280
 802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 								   USIC_CH_BRG_PCTQ_Msk)) |
 106              	 .loc 2 802 0
 107 0042 6361     	 str r3,[r4,#20]
 108              	.LBE66:
 109              	.LBE65:
 110              	 .loc 1 304 0
 111 0044 0321     	 movs r1,#3
 112 0046 FFF7FEFF 	 bl XMC_GPIO_Init
 113              	.LVL6:
 114              	.LBB67:
 115              	.LBB68:
 804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                  (((sclk_period - 1U) << USIC_CH_BRG_DCTQ_Pos) | (0x01U << USIC_CH_BRG_PCTQ_Pos));
 805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to keep MSLS(Slave select signal) active even after finishing the current data frame,
 815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This is typically used during the transmission of multi-data word frames, where there is possibi
 817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * delivering the data. Frame end mode is enabled in XMC_SPI_CH_Init() during initialization. To di
 818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM() can be invoked as needed in the program.
 819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableFEM()
 822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableFEM(XMC_USIC_CH_t *const channel)
 824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode |= (uint32_t)USIC_CH_PCR_SSCMode_FEM_Msk;
 826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure to disable the MSLS(Slave select signal) if the current data frame is considered as fi
 835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * by setting PCR.FEM bit.\n\n
 836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * When the last bit of a data word has been sent out and the transmit buffer TBUF does not contain
 838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as frame is ended and MSLS(Slave select signal) is disabled.
 839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * 
 840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableFEM()
 842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableFEM(XMC_USIC_CH_t *const channel)
 844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->PCR_SSCMode &= (uint32_t)~USIC_CH_PCR_SSCMode_FEM_Msk;
 846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param passive_level polarity and delay of the selected shift clock.\n
 851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                      Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t for valid inputs.
 852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param clock_output shift clock source.\n
 853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                     Refer @ref XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t for valid inputs.
 854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 856:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 857:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description:</b><br>
 858:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configures the shift clock source with the selected polarity and delay by setting BRG.SCLKOSEL a
 859:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * In Master mode operation, shift clock is generated by the internal baud rate generator. This SCL
 860:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * for external slave devices by SCLKOUT signal.\n
 861:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * In Slave mode, the signal is received from the external master. So the DX1(input) stage has to b
 862:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The shift clock output(SCLKOUT) signal polarity can be set relative to SCLK, with the delay of h
 863:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * period. These settings are applicable only in master mode.
 864:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 865:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_ConfigureShiftClockOutput(XMC_USIC_CH_t *const channel,
 866:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_PASSIVE_
 867:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                           const XMC_SPI_CH_BRG_SHIFT_CLOCK_OUTPUT_t
 868:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 869:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_ConfigureShiftClockOutput(channel, (XMC_USIC_CH_BRG_SHIFT_CLOCK_PASSIVE_LEVEL_t)passi
 870:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                        (XMC_USIC_CH_BRG_SHIFT_CLOCK_OUTPUT_t)clock_output);
 871:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 872:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 873:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 874:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 875:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  word_length Number of bits to be configured for a data word. \n
 876:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *         \b Range: 1 to 16.
 877:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 878:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 879:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 880:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 881:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Defines the data word length.\n\n
 882:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Sets the number of bits to represent a data word. Frame length should be a multiple of word leng
 883:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 884:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 885:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_SetFrameLength()
 886:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 887:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetWordLength(XMC_USIC_CH_t *const channel, const uint8_t word_leng
 888:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 889:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetWordLength(channel, word_length);
 890:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 891:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 892:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 893:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 894:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  frame_length Number of bits in a frame. \n
 895:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                \b Range: 1 to 64. If the value 64 is configured, then the frame does not
 896:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                automatically end. User should explicitly end the frame.
 897:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 898:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 899:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 900:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 901:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Define the data frame length.\n\n
 902:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the number of bits to be serially transmitted in a frame.
 903:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * The frame length should be multiples of word length. If the value is set to 64, the frame does n
 904:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * automatically end. Use XMC_SPI_CH_DisableSlaveSelect() to end the frame after all the data
 905:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * is transmitted.
 906:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 907:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 908:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_USIC_CH_SetWordLength(), XMC_USIC_CH_EnableFrameLengthControl(), XMC_SPI_CH_DisableSlaveSele
 909:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 910:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetFrameLength(XMC_USIC_CH_t *const channel, const uint8_t frame_le
 911:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 912:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   XMC_USIC_CH_SetFrameLength(channel, frame_length);
 913:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 914:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 915:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 916:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 917:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 918:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 919:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 920:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 921:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of start of frame through software, by setting TCSR.SOF bit.\n\n
 922:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If SOF is set, a valid cont
 923:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as first word of a new frame by finishing the currently running frame. For software h
 924:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * it is recommended to configure TCSR.WLEMD as 0. This is not configured during initialization. XM
 925:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * can be called as needed in the program and can be disabled by XMC_SPI_CH_DisableSOF(). 
 926:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 927:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 928:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableSOF()
 929:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 930:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableSOF(XMC_USIC_CH_t *const channel)
 931:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 932:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_SOF_Msk;
 933:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 934:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 935:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 936:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 937:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 938:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 939:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 940:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 941:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Set the control of the handling start of frame through hardware, by clearing TCSR.SOF bit.\n\n
 942:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
 943:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 944:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 945:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableSOF()
 946:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 947:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableSOF(XMC_USIC_CH_t *const channel)
 948:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 949:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_SOF_Msk;
 950:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 951:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 952:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 953:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 954:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 955:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 956:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 957:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 958:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through software, by setting TCSR.EOF bit.\n\n
 959:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * This can be used if the software handles the TBUF data without FIFO. If EOF is set, a valid cont
 960:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * considered as last word of a frame. After transfer of the last word, MSLS signal becomes inactiv
 961:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * handling of EOF bit, it is recommended to configure TCSR.WLEMD as 0. \n
 962:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \b Note: The API should be called before putting the last data word of the frame to TBUF.
 963:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 964:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 965:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_DisableEOF()
 966:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 967:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_EnableEOF(XMC_USIC_CH_t *const channel)
 968:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 969:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR |= (uint32_t)USIC_CH_TCSR_EOF_Msk;
 970:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 971:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 972:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 973:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 974:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 975:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 976:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 977:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 978:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Configure the handling of end of frame through hardware, by clearing TCSR.EOF bit.\n\n
 979:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Typically this can be disabled, where the transmission control is done by the hardware.
 980:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 981:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Related APIs:</b><BR>
 982:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * XMC_SPI_CH_EnableEOF()
 983:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
 984:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_DisableEOF(XMC_USIC_CH_t *const channel)
 985:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
 986:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->TCSR &= (uint32_t)~USIC_CH_TCSR_EOF_Msk;
 987:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** }
 988:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** 
 989:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** /**
 990:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  channel A constant pointer to XMC_USIC_CH_t, pointing to the USIC channel base address.
 991:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  input SPI channel input stage.\n
 992:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *               Refer @ref XMC_SPI_CH_INPUT_t for valid values
 993:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @param  source Input source select for the input stage.
 994:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *                Range : [0 to 7]
 995:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 996:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * @return None
 997:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  *
 998:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * \par<b>Description</b><br>
 999:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the data source for SPI input stage, by configuring DXCR.DSEL bits.\n\n
1000:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * Selects the input data signal source among DXnA, DXnB.. DXnG for the input stage. The API can be
1001:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * input stages like DX0CR, DX1CR etc. This is not done during initialization. This has to be confi
1002:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  * the SPI communication.
1003:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****  */
1004:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** __STATIC_INLINE void XMC_SPI_CH_SetInputSource(XMC_USIC_CH_t *const channel,
1005:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                const XMC_SPI_CH_INPUT_t input,
1006:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****                                                const uint8_t source)
1007:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h **** {
1008:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_spi.h ****   channel->DXCR[input] = (uint32_t)(channel->DXCR[input] & (~USIC_CH_DX0CR_DSEN_Msk)) | USIC_CH_DX0
 116              	 .loc 2 1008 0
 117 004a E369     	 ldr r3,[r4,#28]
 118              	.LBE68:
 119              	.LBE67:
 305:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 306:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the data input line selected */
 307:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_SetInputSource(XMC_SPI0_CH1, XMC_SPI_CH_INPUT_DIN0, (uint8_t)SPI_MASTER_INPUT_C);
 308:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Start the SPI_Channel */
 309:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_Start(XMC_SPI0_CH1);
 310:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 311:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the output pin properties */
 312:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)13, &SPI_MASTER_1_MOSI_Config.port_config);
 120              	 .loc 1 312 0
 121 004c 4148     	 ldr r0,.L8+16
 122 004e 424A     	 ldr r2,.L8+20
 123              	.LBB72:
 124              	.LBB71:
 125              	 .loc 2 1008 0
 126 0050 23F05003 	 bic r3,r3,#80
 127 0054 43F01003 	 orr r3,r3,#16
 128 0058 E361     	 str r3,[r4,#28]
 129              	.LVL7:
 130              	.LBB69:
 131              	.LBB70:
 707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                          ((uint32_t)source << USIC_CH_DXCR_DSEL_Pos));
 132              	 .loc 3 707 0
 133 005a E369     	 ldr r3,[r4,#28]
 134 005c 23F00703 	 bic r3,r3,#7
 135 0060 43F00203 	 orr r3,r3,#2
 136 0064 E361     	 str r3,[r4,#28]
 137              	.LVL8:
 138              	.LBE70:
 139              	.LBE69:
 140              	.LBE71:
 141              	.LBE72:
 142              	.LBB73:
 143              	.LBB74:
 144              	.LBB75:
2052:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)passive_level |
2053:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****                  (uint32_t)clock_output;
2054:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** }
2055:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** 
2056:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** /**
2057:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param channel Pointer to USIC channel handler of type @ref XMC_USIC_CH_t \n
2058:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				   \b Range: @ref XMC_USIC0_CH0, @ref XMC_USIC0_CH1 to @ref XMC_USIC2_CH1 based on device su
2059:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @param mode USIC channel operation mode. \n
2060:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 				\b Range: @ref XMC_USIC_CH_OPERATING_MODE_IDLE, @ref XMC_USIC_CH_OPERATING_MODE_SPI,
2061:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_UART, @ref XMC_USIC_CH_OPERATING_MODE_I2S,
2062:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * 						  @ref XMC_USIC_CH_OPERATING_MODE_I2C.
2063:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * @return None
2064:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
2065:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Description</b><br>
2066:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * Sets the USIC channel operation mode.\n\n
2067:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * A USIC channel can support multiple serial communication protocols like UART, SPI, I2C and I2S.
2068:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * The API sets the input operation mode to the USIC channel.
2069:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  *
2070:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * \par<b>Related APIs:</b><BR>
2071:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  * XMC_USIC_Enable(), XMC_USIC_CH_Enable() \n\n\n
2072:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****  */
2073:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** __STATIC_INLINE void XMC_USIC_CH_SetMode(XMC_USIC_CH_t *const channel, const XMC_USIC_CH_OPERATING_
2074:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h **** {
2075:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc\xmc_usic.h ****   channel->CCR = (uint32_t)(channel->CCR & (~(USIC_CH_CCR_MODE_Msk))) | (uint32_t)mode;
 145              	 .loc 3 2075 0
 146 0066 236C     	 ldr r3,[r4,#64]
 147 0068 23F00F03 	 bic r3,r3,#15
 148 006c 43F00103 	 orr r3,r3,#1
 149 0070 2364     	 str r3,[r4,#64]
 150              	.LBE75:
 151              	.LBE74:
 152              	.LBE73:
 153              	 .loc 1 312 0
 154 0072 0D21     	 movs r1,#13
 155 0074 FFF7FEFF 	 bl XMC_GPIO_Init
 156              	.LVL9:
 313:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     
 314:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Initialize SPI SCLK out pin */
 315:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT6_BASE, (uint8_t)2, &SPI_MASTER_1_SCLKOUT_Config.port_config
 157              	 .loc 1 315 0
 158 0078 3448     	 ldr r0,.L8+8
 159 007a 384A     	 ldr r2,.L8+24
 160 007c 0221     	 movs r1,#2
 161 007e FFF7FEFF 	 bl XMC_GPIO_Init
 162              	.LVL10:
 316:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 317:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the pin properties */
 318:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_GPIO_Init((XMC_GPIO_PORT_t *)PORT3_BASE, (uint8_t)11, &SPI_MASTER_1_SS_0_Config.port_config);
 163              	 .loc 1 318 0
 164 0082 374A     	 ldr r2,.L8+28
 165 0084 3348     	 ldr r0,.L8+16
 166 0086 0B21     	 movs r1,#11
 167 0088 FFF7FEFF 	 bl XMC_GPIO_Init
 168              	.LVL11:
 319:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_SPI_CH_EnableSlaveSelect(XMC_SPI0_CH1, XMC_SPI_CH_SLAVE_SELECT_2);
 169              	 .loc 1 319 0
 170 008c 2046     	 mov r0,r4
 171 008e 4FF48021 	 mov r1,#262144
 172 0092 FFF7FEFF 	 bl XMC_SPI_CH_EnableSlaveSelect
 173              	.LVL12:
 320:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 321:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_SetInterruptNodePointer(XMC_SPI0_CH1,
 174              	 .loc 1 321 0
 175 0096 2046     	 mov r0,r4
 176 0098 1021     	 movs r1,#16
 177 009a 0022     	 movs r2,#0
 178 009c FFF7FEFF 	 bl XMC_USIC_CH_SetInterruptNodePointer
 179              	.LVL13:
 322:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                       XMC_USIC_CH_INTERRUPT_NODE_POINTER_PROTOCOL,
 323:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                       (uint32_t)SPI_MASTER_SR_ID_0);
 324:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****             
 325:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure transmit FIFO settings */
 326:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_TXFIFO_Configure(XMC_SPI0_CH1,
 180              	 .loc 1 326 0
 181 00a0 0123     	 movs r3,#1
 182 00a2 2046     	 mov r0,r4
 183 00a4 1021     	 movs r1,#16
 184 00a6 0422     	 movs r2,#4
 185 00a8 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_Configure
 186              	.LVL14:
 327:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                16U,
 328:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_16WORDS,
 329:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                1U);
 330:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 331:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure the service interrupt nodes for standard transmit FIFO events */
 332:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                
 333:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_TXFIFO_SetInterruptNodePointer(XMC_SPI0_CH1,
 187              	 .loc 1 333 0
 188 00ac 2046     	 mov r0,r4
 189 00ae 1021     	 movs r1,#16
 190 00b0 0322     	 movs r2,#3
 191 00b2 FFF7FEFF 	 bl XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
 192              	.LVL15:
 334:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                              XMC_USIC_CH_TXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
 335:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                              (uint32_t)SPI_MASTER_SR_ID_3);
 336:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Configure receive FIFO settings */
 337:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_RXFIFO_Configure(XMC_SPI0_CH1,
 193              	 .loc 1 337 0
 194 00b6 0021     	 movs r1,#0
 195 00b8 0B46     	 mov r3,r1
 196 00ba 2046     	 mov r0,r4
 197 00bc 0422     	 movs r2,#4
 198 00be FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_Configure
 199              	.LVL16:
 338:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                0U,
 339:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                (XMC_USIC_CH_FIFO_SIZE_t)XMC_USIC_CH_FIFO_SIZE_16WORDS,
 340:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                0U);
 341:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****              
 342:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_SPI0_CH1,
 200              	 .loc 1 342 0
 201 00c2 2046     	 mov r0,r4
 202 00c4 1021     	 movs r1,#16
 203 00c6 0522     	 movs r2,#5
 204 00c8 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 205              	.LVL17:
 343:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                              XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_STANDARD,
 344:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                              (uint32_t)SPI_MASTER_SR_ID_5);
 345:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   XMC_USIC_CH_RXFIFO_SetInterruptNodePointer(XMC_SPI0_CH1,
 206              	 .loc 1 345 0
 207 00cc 1321     	 movs r1,#19
 208 00ce 2046     	 mov r0,r4
 209 00d0 0522     	 movs r2,#5
 210 00d2 FFF7FEFF 	 bl XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
 211              	.LVL18:
 212              	.LBB76:
 213              	.LBB77:
 214              	 .file 4 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.0.1
   5:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * @date     30. January 2017
   6:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  25:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  31:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  36:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  40:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  47:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  55:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  63:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  64:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  69:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  71:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
  74:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  75:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  78:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
  79:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  81:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  82:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
  83:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  84:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  85:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  86:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  90:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
  91:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  93:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  94:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
  95:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  96:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  97:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
  98:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  99:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #else
 151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #else
 155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
 165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
 214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #else
 217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
 219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
 246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   struct
 372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
 813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 856:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 859:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 862:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 865:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 871:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 874:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 877:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 881:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 885:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 893:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 899:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 901:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 902:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 903:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 904:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
 907:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 908:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 909:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
 910:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
 912:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 913:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
 914:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 926:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 930:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 934:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 938:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 940:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 943:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 946:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 949:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 952:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 955:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 958:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 961:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 964:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 967:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 970:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 973:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 976:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 979:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 982:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 988:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 991:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 994:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 998:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1002:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1006:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1010:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1014:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1022:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1025:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1028:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1031:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1034:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1037:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1040:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1046:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1048:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1049:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1050:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1051:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1054:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1055:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1056:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1057:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1059:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1060:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1061:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1064:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1066:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1068:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1072:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1076:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1080:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1083:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1086:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1087:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1091:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1105:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1108:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1112:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1115:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1123:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1126:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1129:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1135:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1138:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1141:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1149:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1152:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1155:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1161:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1164:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1167:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1171:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1176:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1179:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1182:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1194:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1198:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1201:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1203:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1204:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1207:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1210:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1211:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1212:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1213:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1215:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1216:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1217:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1229:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1230:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1240:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1244:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1247:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1250:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1254:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1268:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1271:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1274:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1277:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1280:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1283:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1289:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1292:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1295:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1298:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1299:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1300:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1304:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1305:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1306:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1307:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1309:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1310:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1311:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1318:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1319:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1338:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1341:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1344:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1347:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1351:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1355:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1358:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1361:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1364:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1380:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1383:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1386:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1389:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1396:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1399:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1402:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1404:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1405:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1406:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1407:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1410:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1411:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1413:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1415:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1416:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1417:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1422:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1423:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1427:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1430:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1433:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1436:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1439:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1442:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1445:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1448:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1451:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1454:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1457:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1464:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1467:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1471:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1474:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1477:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1480:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1483:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1486:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1489:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1492:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1495:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1501:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1504:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1507:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1509:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1510:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1511:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1512:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1515:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1516:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1517:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1518:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1522:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
1523:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1530:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
1531:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1533:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1535:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1536:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1537:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1538:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1541:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1542:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1543:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1544:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1553:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1562:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif
1566:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1567:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1570:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1571:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1572:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1573:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1574:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1575:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1576:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1577:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1578:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1579:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1580:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1581:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1582:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1583:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** */
1585:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1586:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1588:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1590:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   @{
1594:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1595:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1596:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1600:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #else
1602:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1616:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1620:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #else
1622:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1626:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1628:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1629:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1630:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1631:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1632:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1635:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1636:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1639:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1641:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1642:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1644:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1651:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1652:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1653:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1654:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1655:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1658:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1659:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 215              	 .loc 4 1660 0
 216 00d6 234B     	 ldr r3,.L8+32
 217 00d8 DB68     	 ldr r3,[r3,#12]
 218 00da C3F30223 	 ubfx r3,r3,#8,#3
 219              	.LVL19:
 220              	.LBE77:
 221              	.LBE76:
 222              	.LBB78:
 223              	.LBB79:
1661:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1662:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1663:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1664:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1665:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable Interrupt
1666:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1669:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1670:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1672:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1676:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1677:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1678:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1679:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1680:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1681:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1685:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1686:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1687:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1689:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1691:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1693:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1694:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1695:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1696:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1697:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1698:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1699:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1700:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1701:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable Interrupt
1702:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1705:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1706:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1708:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1710:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __DSB();
1712:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     __ISB();
1713:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1714:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1715:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1716:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1717:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1718:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1719:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1723:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1724:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1725:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1727:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1729:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1731:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1732:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1733:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1734:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1735:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1736:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1737:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1738:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1739:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1740:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1743:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1744:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1746:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1748:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1750:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1751:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1752:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1753:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1754:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1755:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1758:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1759:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1761:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1763:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1765:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1766:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1767:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1768:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1769:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Active Interrupt
1770:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1773:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1774:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    IRQn must not be negative.
1775:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1776:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1778:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1780:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1782:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1783:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1784:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(0U);
1785:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1786:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1787:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1788:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1789:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1790:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1791:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1794:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1796:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1798:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1800:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1803:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1804:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1805:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1806:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1808:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1809:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1810:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1811:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1812:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1813:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            or negative to specify a processor exception.
1816:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return             Interrupt Priority.
1818:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1820:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1822:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1823:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1825:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1827:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   else
1828:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   {
1829:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
1831:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
1832:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1833:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1834:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** /**
1835:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Encode Priority
1836:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1838:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1839:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****  */
1845:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
1846:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** {
1847:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1848:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1849:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1850:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 224              	 .loc 4 1851 0
 225 00de C3F10701 	 rsb r1,r3,#7
 226 00e2 0629     	 cmp r1,#6
 227 00e4 28BF     	 it cs
 228 00e6 0621     	 movcs r1,#6
 229              	.LVL20:
1852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 230              	 .loc 4 1852 0
 231 00e8 3BB3     	 cbz r3,.L4
 232 00ea 5A1E     	 subs r2,r3,#1
 233              	.L2:
 234              	.LVL21:
1853:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
1854:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   return (
1855:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 235              	 .loc 4 1855 0
 236 00ec 0123     	 movs r3,#1
 237              	.LVL22:
 238 00ee 8B40     	 lsls r3,r3,r1
 239 00f0 013B     	 subs r3,r3,#1
 240 00f2 9340     	 lsls r3,r3,r2
 241              	.LVL23:
 242              	.LBE79:
 243              	.LBE78:
 244              	.LBB81:
 245              	.LBB82:
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 246              	 .loc 4 1802 0
 247 00f4 9B00     	 lsls r3,r3,#2
 248              	.LVL24:
 249 00f6 1C4A     	 ldr r2,.L8+36
 250              	.LVL25:
 251              	.LBE82:
 252              	.LBE81:
 253              	.LBB85:
 254              	.LBB86:
1660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
 255              	 .loc 4 1660 0
 256 00f8 1A49     	 ldr r1,.L8+32
 257              	.LVL26:
 258              	.LBE86:
 259              	.LBE85:
 260              	.LBB88:
 261              	.LBB83:
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 262              	 .loc 4 1802 0
 263 00fa DBB2     	 uxtb r3,r3
 264              	.LBE83:
 265              	.LBE88:
 266              	.LBB89:
 267              	.LBB90:
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 268              	 .loc 4 1674 0
 269 00fc 4FF40000 	 mov r0,#8388608
 270              	.LBE90:
 271              	.LBE89:
 272              	.LBB92:
 273              	.LBB84:
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 274              	 .loc 4 1802 0
 275 0100 82F85733 	 strb r3,[r2,#855]
 276              	.LVL27:
 277              	.LBE84:
 278              	.LBE92:
 279              	.LBB93:
 280              	.LBB91:
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 281              	 .loc 4 1674 0
 282 0104 9060     	 str r0,[r2,#8]
 283              	.LBE91:
 284              	.LBE93:
 285              	.LBB94:
 286              	.LBB87:
1660:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** }
 287              	 .loc 4 1660 0
 288 0106 CB68     	 ldr r3,[r1,#12]
 289 0108 C3F30223 	 ubfx r3,r3,#8,#3
 290              	.LVL28:
 291              	.LBE87:
 292              	.LBE94:
 293              	.LBB95:
 294              	.LBB96:
1851:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 295              	 .loc 4 1851 0
 296 010c C3F10701 	 rsb r1,r3,#7
 297 0110 0629     	 cmp r1,#6
 298 0112 28BF     	 it cs
 299 0114 0621     	 movcs r1,#6
 300              	.LVL29:
1852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 301              	 .loc 4 1852 0
 302 0116 93B1     	 cbz r3,.L5
 303 0118 5A1E     	 subs r2,r3,#1
 304              	.L3:
 305              	.LVL30:
 306              	 .loc 4 1855 0
 307 011a 0123     	 movs r3,#1
 308              	.LVL31:
 309 011c 8B40     	 lsls r3,r3,r1
 310 011e 013B     	 subs r3,r3,#1
 311 0120 03F03E03 	 and r3,r3,#62
 312 0124 9340     	 lsls r3,r3,r2
 313              	.LVL32:
 314              	.LBE96:
 315              	.LBE95:
 316              	.LBB98:
 317              	.LBB99:
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 318              	 .loc 4 1802 0
 319 0126 9B00     	 lsls r3,r3,#2
 320              	.LVL33:
 321 0128 0F4A     	 ldr r2,.L8+36
 322              	.LVL34:
 323 012a DBB2     	 uxtb r3,r3
 324              	.LBE99:
 325              	.LBE98:
 326              	.LBB101:
 327              	.LBB102:
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 328              	 .loc 4 1674 0
 329 012c 4FF00071 	 mov r1,#33554432
 330              	.LVL35:
 331              	.LBE102:
 332              	.LBE101:
 333              	.LBB104:
 334              	.LBB100:
1802:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 335              	 .loc 4 1802 0
 336 0130 82F85933 	 strb r3,[r2,#857]
 337              	.LVL36:
 338              	.LBE100:
 339              	.LBE104:
 346:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                              XMC_USIC_CH_RXFIFO_INTERRUPT_NODE_POINTER_ALTERNATE,
 347:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****                                              (uint32_t)SPI_MASTER_SR_ID_5);
 348:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Set priority of the Transmit interrupt */
 349:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   NVIC_SetPriority((IRQn_Type)87, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63U, 0U));
 350:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****      
 351:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Enable Transmit interrupt */
 352:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   NVIC_EnableIRQ((IRQn_Type)87);
 353:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****              
 354:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Set priority of the Receive interrupt */
 355:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   NVIC_SetPriority((IRQn_Type)89, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 62U, 0U));
 356:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     
 357:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   /* Enable Receive interrupt */
 358:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   NVIC_EnableIRQ((IRQn_Type)89);
 359:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****     
 360:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   return status;
 361:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** }
 340              	 .loc 1 361 0
 341 0134 0020     	 movs r0,#0
 342              	.LBB105:
 343              	.LBB103:
1674:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h ****   }
 344              	 .loc 4 1674 0
 345 0136 9160     	 str r1,[r2,#8]
 346              	.LBE103:
 347              	.LBE105:
 348              	 .loc 1 361 0
 349 0138 10BD     	 pop {r4,pc}
 350              	.LVL37:
 351              	.L4:
 352              	.LBB106:
 353              	.LBB80:
1852:C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Include\core_cm4.h **** 
 354              	 .loc 4 1852 0
 355 013a 1A46     	 mov r2,r3
 356 013c D6E7     	 b .L2
 357              	.LVL38:
 358              	.L5:
 359              	.LBE80:
 360              	.LBE106:
 361              	.LBB107:
 362              	.LBB97:
 363 013e 1A46     	 mov r2,r3
 364 0140 EBE7     	 b .L3
 365              	.L9:
 366 0142 00BF     	 .align 2
 367              	.L8:
 368 0144 00020340 	 .word 1073938944
 369 0148 00000000 	 .word .LANCHOR0
 370 014c 00860248 	 .word 1208124928
 371 0150 00000000 	 .word .LANCHOR1
 372 0154 00830248 	 .word 1208124160
 373 0158 00000000 	 .word .LANCHOR2
 374 015c 00000000 	 .word .LANCHOR3
 375 0160 00000000 	 .word .LANCHOR4
 376 0164 00ED00E0 	 .word -536810240
 377 0168 00E100E0 	 .word -536813312
 378              	.LBE97:
 379              	.LBE107:
 380              	 .cfi_endproc
 381              	.LFE293:
 383              	 .section .text.USIC0_3_IRQHandler,"ax",%progbits
 384              	 .align 2
 385              	 .global USIC0_3_IRQHandler
 386              	 .thumb
 387              	 .thumb_func
 389              	USIC0_3_IRQHandler:
 390              	.LFB294:
 362:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*Transmit ISR*/
 363:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** void SPI_MASTER_1_tx_handler()
 364:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 391              	 .loc 1 364 0
 392              	 .cfi_startproc
 393              	 
 394              	 
 395              	 
 365:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   SPI_MASTER_lTransmitHandler(&SPI_MASTER_1);
 396              	 .loc 1 365 0
 397 0000 0148     	 ldr r0,.L11
 398 0002 FFF7FEBF 	 b SPI_MASTER_lTransmitHandler
 399              	.LVL39:
 400              	.L12:
 401 0006 00BF     	 .align 2
 402              	.L11:
 403 0008 00000000 	 .word .LANCHOR5
 404              	 .cfi_endproc
 405              	.LFE294:
 407              	 .section .text.USIC0_5_IRQHandler,"ax",%progbits
 408              	 .align 2
 409              	 .global USIC0_5_IRQHandler
 410              	 .thumb
 411              	 .thumb_func
 413              	USIC0_5_IRQHandler:
 414              	.LFB295:
 366:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** }
 367:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** 
 368:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** /*Receive ISR*/
 369:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** void SPI_MASTER_1_rx_handler()
 370:../Dave/Generated/SPI_MASTER/spi_master_conf.c **** {
 415              	 .loc 1 370 0
 416              	 .cfi_startproc
 417              	 
 418              	 
 419              	 
 371:../Dave/Generated/SPI_MASTER/spi_master_conf.c ****   SPI_MASTER_lReceiveHandler(&SPI_MASTER_1);
 420              	 .loc 1 371 0
 421 0000 0148     	 ldr r0,.L14
 422 0002 FFF7FEBF 	 b SPI_MASTER_lReceiveHandler
 423              	.LVL40:
 424              	.L15:
 425 0006 00BF     	 .align 2
 426              	.L14:
 427 0008 00000000 	 .word .LANCHOR5
 428              	 .cfi_endproc
 429              	.LFE295:
 431              	 .global SPI_MASTER_1
 432              	 .global SPI_MASTER_1_runtime
 433              	 .global SPI_MASTER_1_Config
 434              	 .global SPI_MASTER_1_Channel_Config
 435              	 .global SPI_MASTER_1_SS_0_Config
 436              	 .global SPI_MASTER_1_SS_0
 437              	 .global SPI_MASTER_1_SCLKOUT_Config
 438              	 .global SPI_MASTER_1_SCLKOUT
 439              	 .global SPI_MASTER_1_MISO_Config
 440              	 .global SPI_MASTER_1_MISO
 441              	 .global SPI_MASTER_1_MOSI_Config
 442              	 .global SPI_MASTER_1_MOSI
 443              	 .section .rodata.SPI_MASTER_1_SS_0,"a",%progbits
 444              	 .align 2
 447              	SPI_MASTER_1_SS_0:
 448 0000 00830248 	 .word 1208124160
 449 0004 0B       	 .byte 11
 450 0005 000000   	 .space 3
 451              	 .section .data.SPI_MASTER_1,"aw",%progbits
 452              	 .align 2
 453              	 .set .LANCHOR5,.+0
 456              	SPI_MASTER_1:
 457 0000 00020340 	 .word 1073938944
 458 0004 00000000 	 .word SPI_MASTER_1_Config
 459 0008 00000000 	 .word SPI_MASTER_1_runtime
 460              	 .section .data.SPI_MASTER_1_runtime,"aw",%progbits
 461              	 .align 2
 464              	SPI_MASTER_1_runtime:
 465 0000 08000000 	 .word 8
 466 0004 00000000 	 .space 24
 466      00000000 
 466      00000000 
 466      00000000 
 466      00000000 
 467 001c 00       	 .byte 0
 468 001d 02       	 .byte 2
 469 001e 02       	 .byte 2
 470 001f 00       	 .byte 0
 471 0020 00       	 .byte 0
 472 0021 00       	 .byte 0
 473 0022 01       	 .byte 1
 474 0023 00       	 .space 1
 475              	 .section .rodata.SPI_MASTER_1_SS_0_Config,"a",%progbits
 476              	 .align 2
 477              	 .set .LANCHOR4,.+0
 480              	SPI_MASTER_1_SS_0_Config:
 481 0000 90       	 .byte -112
 482 0001 000000   	 .space 3
 483 0004 01000000 	 .word 1
 484 0008 01       	 .byte 1
 485 0009 000000   	 .space 3
 486 000c 00000000 	 .space 4
 487 0010 00000400 	 .word 262144
 488              	 .section .bss.SPI_MASTER_1_MISO_Config,"aw",%nobits
 489              	 .align 2
 490              	 .set .LANCHOR1,.+0
 493              	SPI_MASTER_1_MISO_Config:
 494 0000 00000000 	 .space 20
 494      00000000 
 494      00000000 
 494      00000000 
 494      00000000 
 495              	 .section .data.SPI_MASTER_1_MOSI_Config,"aw",%progbits
 496              	 .align 2
 497              	 .set .LANCHOR2,.+0
 500              	SPI_MASTER_1_MOSI_Config:
 501 0000 90       	 .byte -112
 502 0001 000000   	 .space 3
 503 0004 01000000 	 .word 1
 504 0008 01       	 .byte 1
 505 0009 000000   	 .space 3
 506 000c 00       	 .byte 0
 507 000d 00000000 	 .space 7
 507      000000
 508              	 .section .rodata.SPI_MASTER_1_MOSI,"a",%progbits
 509              	 .align 2
 512              	SPI_MASTER_1_MOSI:
 513 0000 00830248 	 .word 1208124160
 514 0004 0D       	 .byte 13
 515 0005 000000   	 .space 3
 516              	 .section .rodata.SPI_MASTER_1_SCLKOUT_Config,"a",%progbits
 517              	 .align 2
 518              	 .set .LANCHOR3,.+0
 521              	SPI_MASTER_1_SCLKOUT_Config:
 522 0000 90       	 .byte -112
 523 0001 000000   	 .space 3
 524 0004 01000000 	 .word 1
 525 0008 01       	 .byte 1
 526 0009 000000   	 .space 3
 527 000c 00000000 	 .space 8
 527      00000000 
 528              	 .section .rodata.SPI_MASTER_1_SCLKOUT,"a",%progbits
 529              	 .align 2
 532              	SPI_MASTER_1_SCLKOUT:
 533 0000 00860248 	 .word 1208124928
 534 0004 02       	 .byte 2
 535 0005 000000   	 .space 3
 536              	 .section .data.SPI_MASTER_1_Channel_Config,"aw",%progbits
 537              	 .align 2
 538              	 .set .LANCHOR0,.+0
 541              	SPI_MASTER_1_Channel_Config:
 542 0000 40420F00 	 .word 1000000
 543 0004 00       	 .byte 0
 544 0005 04       	 .byte 4
 545 0006 0000     	 .short 0
 546              	 .section .rodata.SPI_MASTER_1_MISO,"a",%progbits
 547              	 .align 2
 550              	SPI_MASTER_1_MISO:
 551 0000 00860248 	 .word 1208124928
 552 0004 03       	 .byte 3
 553 0005 000000   	 .space 3
 554              	 .section .rodata.SPI_MASTER_1_Config,"a",%progbits
 555              	 .align 2
 558              	SPI_MASTER_1_Config:
 559 0000 00000000 	 .word SPI_MASTER_1_Channel_Config
 560 0004 00000000 	 .word SPI_MASTER_1_lInit
 561 0008 00000000 	 .word SPI_MASTER_1_MOSI
 562 000c 00000000 	 .word SPI_MASTER_1_MOSI_Config
 563 0010 00000000 	 .word SPI_MASTER_1_MISO
 564 0014 00000000 	 .word SPI_MASTER_1_MISO_Config
 565 0018 00000000 	 .word 0
 566 001c 00000000 	 .word 0
 567 0020 00000000 	 .word 0
 568 0024 00000000 	 .word 0
 569 0028 00000000 	 .word SPI_MASTER_1_SCLKOUT
 570 002c 00000000 	 .word SPI_MASTER_1_SCLKOUT_Config
 571 0030 00000000 	 .word SPI_MASTER_1_SS_0
 572 0034 00000000 	 .word 0
 573 0038 00000000 	 .word 0
 574 003c 00000000 	 .word 0
 575 0040 00000000 	 .word 0
 576 0044 00000000 	 .word 0
 577 0048 00000000 	 .word 0
 578 004c 00000000 	 .word 0
 579 0050 00000000 	 .word SPI_MASTER_1_SS_0_Config
 580 0054 00000000 	 .word 0
 581 0058 00000000 	 .word 0
 582 005c 00000000 	 .word 0
 583 0060 00000000 	 .word 0
 584 0064 00000000 	 .word 0
 585 0068 00000000 	 .word 0
 586 006c 00000000 	 .word 0
 587 0070 00000000 	 .word 0
 588 0074 00000000 	 .word 0
 589 0078 00000000 	 .word 0
 590 007c 04       	 .byte 4
 591 007d 04       	 .byte 4
 592 007e 0000     	 .space 2
 593 0080 00000080 	 .word -2147483648
 594 0084 00       	 .byte 0
 595 0085 00       	 .byte 0
 596 0086 00       	 .byte 0
 597 0087 01       	 .byte 1
 598 0088 02       	 .byte 2
 599 0089 03       	 .byte 3
 600 008a 05       	 .byte 5
 601 008b 00       	 .space 1
 602              	 .text
 603              	.Letext0:
 604              	 .file 5 "c:\\dave 4\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 605              	 .file 6 "c:\\dave 4\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 606              	 .file 7 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
 607              	 .file 8 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc/xmc_gpio.h"
 608              	 .file 9 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/XMCLib/inc/xmc4_gpio.h"
 609              	 .file 10 "../Dave/Generated/SPI_MASTER/spi_master.h"
 610              	 .file 11 "C:/Workspaces/Dave 4/CTPOT_test1/Libraries/CMSIS/Infineon/XMC4700_series/Include/system_XMC4700.h"
DEFINED SYMBOLS
                            *ABS*:00000000 spi_master_conf.c
    {standard input}:20     .text.SPI_MASTER_1_lInit:00000000 $t
    {standard input}:24     .text.SPI_MASTER_1_lInit:00000000 SPI_MASTER_1_lInit
    {standard input}:368    .text.SPI_MASTER_1_lInit:00000144 $d
    {standard input}:384    .text.USIC0_3_IRQHandler:00000000 $t
    {standard input}:389    .text.USIC0_3_IRQHandler:00000000 USIC0_3_IRQHandler
    {standard input}:403    .text.USIC0_3_IRQHandler:00000008 $d
    {standard input}:408    .text.USIC0_5_IRQHandler:00000000 $t
    {standard input}:413    .text.USIC0_5_IRQHandler:00000000 USIC0_5_IRQHandler
    {standard input}:427    .text.USIC0_5_IRQHandler:00000008 $d
    {standard input}:456    .data.SPI_MASTER_1:00000000 SPI_MASTER_1
    {standard input}:464    .data.SPI_MASTER_1_runtime:00000000 SPI_MASTER_1_runtime
    {standard input}:558    .rodata.SPI_MASTER_1_Config:00000000 SPI_MASTER_1_Config
    {standard input}:541    .data.SPI_MASTER_1_Channel_Config:00000000 SPI_MASTER_1_Channel_Config
    {standard input}:480    .rodata.SPI_MASTER_1_SS_0_Config:00000000 SPI_MASTER_1_SS_0_Config
    {standard input}:447    .rodata.SPI_MASTER_1_SS_0:00000000 SPI_MASTER_1_SS_0
    {standard input}:521    .rodata.SPI_MASTER_1_SCLKOUT_Config:00000000 SPI_MASTER_1_SCLKOUT_Config
    {standard input}:532    .rodata.SPI_MASTER_1_SCLKOUT:00000000 SPI_MASTER_1_SCLKOUT
    {standard input}:493    .bss.SPI_MASTER_1_MISO_Config:00000000 SPI_MASTER_1_MISO_Config
    {standard input}:550    .rodata.SPI_MASTER_1_MISO:00000000 SPI_MASTER_1_MISO
    {standard input}:500    .data.SPI_MASTER_1_MOSI_Config:00000000 SPI_MASTER_1_MOSI_Config
    {standard input}:512    .rodata.SPI_MASTER_1_MOSI:00000000 SPI_MASTER_1_MOSI
    {standard input}:444    .rodata.SPI_MASTER_1_SS_0:00000000 $d
    {standard input}:452    .data.SPI_MASTER_1:00000000 $d
    {standard input}:461    .data.SPI_MASTER_1_runtime:00000000 $d
    {standard input}:476    .rodata.SPI_MASTER_1_SS_0_Config:00000000 $d
    {standard input}:489    .bss.SPI_MASTER_1_MISO_Config:00000000 $d
    {standard input}:496    .data.SPI_MASTER_1_MOSI_Config:00000000 $d
    {standard input}:509    .rodata.SPI_MASTER_1_MOSI:00000000 $d
    {standard input}:517    .rodata.SPI_MASTER_1_SCLKOUT_Config:00000000 $d
    {standard input}:529    .rodata.SPI_MASTER_1_SCLKOUT:00000000 $d
    {standard input}:537    .data.SPI_MASTER_1_Channel_Config:00000000 $d
    {standard input}:547    .rodata.SPI_MASTER_1_MISO:00000000 $d
    {standard input}:555    .rodata.SPI_MASTER_1_Config:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
XMC_SPI_CH_Init
XMC_GPIO_Init
XMC_SPI_CH_EnableSlaveSelect
XMC_USIC_CH_SetInterruptNodePointer
XMC_USIC_CH_TXFIFO_Configure
XMC_USIC_CH_TXFIFO_SetInterruptNodePointer
XMC_USIC_CH_RXFIFO_Configure
XMC_USIC_CH_RXFIFO_SetInterruptNodePointer
SPI_MASTER_lTransmitHandler
SPI_MASTER_lReceiveHandler
