Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Thu May 23 13:40:11 2024
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file seven_segment_display_timing_summary_routed.rpt -pb seven_segment_display_timing_summary_routed.pb -rpx seven_segment_display_timing_summary_routed.rpx -warn_on_violation
| Design       : seven_segment_display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.141        0.000                      0                  432        0.183        0.000                      0                  432        4.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.141        0.000                      0                  432        0.183        0.000                      0                  432        4.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.141ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 3.449ns (59.038%)  route 2.393ns (40.961%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.655    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.989 r  seconds_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.989    seconds_counter_reg[28]_i_1_n_6
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[29]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    seconds_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                  4.141    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 3.428ns (58.891%)  route 2.393ns (41.109%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.655    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.968 r  seconds_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.968    seconds_counter_reg[28]_i_1_n_4
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[31]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    seconds_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.968    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.236ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 3.354ns (58.361%)  route 2.393ns (41.639%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.655    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.894 r  seconds_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.894    seconds_counter_reg[28]_i_1_n_5
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[30]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    seconds_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.894    
  -------------------------------------------------------------------
                         slack                                  4.236    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.731ns  (logic 3.338ns (58.245%)  route 2.393ns (41.755%))
  Logic Levels:           14  (CARRY4=12 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.646 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.655    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.878 r  seconds_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.878    seconds_counter_reg[28]_i_1_n_7
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[28]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X62Y25         FDCE (Setup_fdce_C_D)        0.062    15.130    seconds_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -10.878    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.278ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 3.335ns (58.315%)  route 2.384ns (41.685%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.866 r  seconds_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.866    seconds_counter_reg[24]_i_1_n_6
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[25]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    seconds_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  4.278    

Slack (MET) :             4.299ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.698ns  (logic 3.314ns (58.161%)  route 2.384ns (41.839%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.845 r  seconds_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.845    seconds_counter_reg[24]_i_1_n_4
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[27]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    seconds_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.845    
  -------------------------------------------------------------------
                         slack                                  4.299    

Slack (MET) :             4.373ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 3.240ns (57.611%)  route 2.384ns (42.389%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.771 r  seconds_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.771    seconds_counter_reg[24]_i_1_n_5
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[26]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    seconds_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.771    
  -------------------------------------------------------------------
                         slack                                  4.373    

Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 seconds_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seconds_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.608ns  (logic 3.224ns (57.490%)  route 2.384ns (42.510%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X62Y19         FDCE                                         r  seconds_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.456     5.603 r  seconds_counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.413    seconds_counter_reg[5]
    SLICE_X63Y20         LUT2 (Prop_lut2_I0_O)        0.124     6.537 r  minute_ones_counter[0]_i_73/O
                         net (fo=1, routed)           0.000     6.537    minute_ones_counter[0]_i_73_n_0
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.087 r  minute_ones_counter_reg[0]_i_50/CO[3]
                         net (fo=1, routed)           0.000     7.087    minute_ones_counter_reg[0]_i_50_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.201 r  minute_ones_counter_reg[0]_i_32/CO[3]
                         net (fo=1, routed)           0.000     7.201    minute_ones_counter_reg[0]_i_32_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  minute_ones_counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.315    minute_ones_counter_reg[0]_i_16_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.543 f  minute_ones_counter_reg[0]_i_5/CO[2]
                         net (fo=41, routed)          1.574     9.117    minute_ones_counter_reg[0]_i_5_n_1
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.313     9.430 r  seconds_counter[0]_i_8/O
                         net (fo=1, routed)           0.000     9.430    seconds_counter[0]_i_8_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.962 r  seconds_counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.962    seconds_counter_reg[0]_i_1_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.076    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.190    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.304    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.418    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.532 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.532    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.755 r  seconds_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.755    seconds_counter_reg[24]_i_1_n_7
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502    14.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[24]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDCE (Setup_fdce_C_D)        0.062    15.144    seconds_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 minute_ones_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minute_ones_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.658ns (32.826%)  route 3.393ns (67.174%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  minute_ones_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  minute_ones_counter_reg[3]/Q
                         net (fo=6, routed)           0.961     6.627    minute_ones_counter_reg[3]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.751 r  minute_ones_counter[0]_i_65/O
                         net (fo=1, routed)           0.000     6.751    minute_ones_counter[0]_i_65_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  minute_ones_counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.301    minute_ones_counter_reg[0]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  minute_ones_counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.415    minute_ones_counter_reg[0]_i_23_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  minute_ones_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    minute_ones_counter_reg[0]_i_7_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  minute_ones_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.966     8.609    minute_ones_counter_reg[0]_i_4_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.733 r  minute_ones_counter[0]_i_1/O
                         net (fo=64, routed)          1.465    10.198    minute_ones_counter0
    SLICE_X60Y18         FDRE                                         r  minute_ones_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508    14.849    C_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  minute_ones_counter_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.588    minute_ones_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.390    

Slack (MET) :             4.390ns  (required time - arrival time)
  Source:                 minute_ones_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minute_ones_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.658ns (32.826%)  route 3.393ns (67.174%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.626     5.147    C_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  minute_ones_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.518     5.665 r  minute_ones_counter_reg[3]/Q
                         net (fo=6, routed)           0.961     6.627    minute_ones_counter_reg[3]
    SLICE_X61Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.751 r  minute_ones_counter[0]_i_65/O
                         net (fo=1, routed)           0.000     6.751    minute_ones_counter[0]_i_65_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.301 r  minute_ones_counter_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.301    minute_ones_counter_reg[0]_i_41_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.415 r  minute_ones_counter_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.415    minute_ones_counter_reg[0]_i_23_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.529 r  minute_ones_counter_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.529    minute_ones_counter_reg[0]_i_7_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.643 r  minute_ones_counter_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.966     8.609    minute_ones_counter_reg[0]_i_4_n_0
    SLICE_X63Y27         LUT6 (Prop_lut6_I4_O)        0.124     8.733 r  minute_ones_counter[0]_i_1/O
                         net (fo=64, routed)          1.465    10.198    minute_ones_counter0
    SLICE_X60Y18         FDRE                                         r  minute_ones_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  C (IN)
                         net (fo=0)                   0.000    10.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.508    14.849    C_IBUF_BUFG
    SLICE_X60Y18         FDRE                                         r  minute_ones_counter_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X60Y18         FDRE (Setup_fdre_C_R)       -0.524    14.588    minute_ones_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  4.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 hour_tens_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_hour_tens_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.434%)  route 0.128ns (47.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  hour_tens_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  hour_tens_counter_reg[3]/Q
                         net (fo=4, routed)           0.128     1.736    hour_tens_counter_reg[3]
    SLICE_X58Y21         FDCE                                         r  displayed_hour_tens_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.852     1.979    C_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  displayed_hour_tens_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.072     1.553    displayed_hour_tens_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 hour_ones_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_hour_ones_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.971%)  route 0.141ns (50.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  hour_ones_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  hour_ones_counter_reg[0]/Q
                         net (fo=4, routed)           0.141     1.749    hour_ones_counter_reg__0[0]
    SLICE_X58Y23         FDCE                                         r  displayed_hour_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.849     1.976    C_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  displayed_hour_ones_reg[0]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.070     1.548    displayed_hour_ones_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 hour_tens_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_hour_tens_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.028%)  route 0.159ns (52.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X58Y22         FDRE                                         r  hour_tens_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  hour_tens_counter_reg[0]/Q
                         net (fo=2, routed)           0.159     1.767    hour_tens_counter_reg__0[0]
    SLICE_X58Y23         FDCE                                         r  displayed_hour_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.849     1.976    C_IBUF_BUFG
    SLICE_X58Y23         FDCE                                         r  displayed_hour_tens_reg[0]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X58Y23         FDCE (Hold_fdce_C_D)         0.066     1.544    displayed_hour_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 hour_ones_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displayed_hour_ones_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.561%)  route 0.168ns (54.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y22         FDRE                                         r  hour_ones_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  hour_ones_counter_reg[3]/Q
                         net (fo=6, routed)           0.168     1.777    hour_ones_counter_reg[3]
    SLICE_X58Y21         FDCE                                         r  displayed_hour_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.852     1.979    C_IBUF_BUFG
    SLICE_X58Y21         FDCE                                         r  displayed_hour_ones_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X58Y21         FDCE (Hold_fdce_C_D)         0.070     1.551    displayed_hour_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    C_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    refresh_counter_reg_n_0_[14]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    refresh_counter_reg[12]_i_1_n_5
    SLICE_X64Y21         FDCE                                         r  refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    C_IBUF_BUFG
    SLICE_X64Y21         FDCE                                         r  refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.134     1.602    refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.588     1.471    C_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.750    refresh_counter_reg_n_0_[2]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    refresh_counter_reg[0]_i_1_n_5
    SLICE_X64Y18         FDCE                                         r  refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     1.984    C_IBUF_BUFG
    SLICE_X64Y18         FDCE                                         r  refresh_counter_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y18         FDCE (Hold_fdce_C_D)         0.134     1.605    refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.470    C_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.749    refresh_counter_reg_n_0_[6]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    refresh_counter_reg[4]_i_1_n_5
    SLICE_X64Y19         FDCE                                         r  refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.856     1.983    C_IBUF_BUFG
    SLICE_X64Y19         FDCE                                         r  refresh_counter_reg[6]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y19         FDCE (Hold_fdce_C_D)         0.134     1.604    refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.586     1.469    C_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    refresh_counter_reg_n_0_[10]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    refresh_counter_reg[8]_i_1_n_5
    SLICE_X64Y20         FDCE                                         r  refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X64Y20         FDCE                                         r  refresh_counter_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X64Y20         FDCE (Hold_fdce_C_D)         0.134     1.603    refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hour_ones_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hour_ones_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.581     1.464    C_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  hour_ones_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  hour_ones_counter_reg[15]/Q
                         net (fo=3, routed)           0.119     1.724    hour_ones_counter_reg__0[15]
    SLICE_X59Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  hour_ones_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    hour_ones_counter_reg[12]_i_1_n_4
    SLICE_X59Y25         FDRE                                         r  hour_ones_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.848     1.975    C_IBUF_BUFG
    SLICE_X59Y25         FDRE                                         r  hour_ones_counter_reg[15]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X59Y25         FDRE (Hold_fdre_C_D)         0.105     1.569    hour_ones_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hour_ones_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hour_ones_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.582     1.465    C_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  hour_ones_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  hour_ones_counter_reg[19]/Q
                         net (fo=3, routed)           0.119     1.725    hour_ones_counter_reg__0[19]
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  hour_ones_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    hour_ones_counter_reg[16]_i_1_n_4
    SLICE_X59Y26         FDRE                                         r  hour_ones_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.849     1.976    C_IBUF_BUFG
    SLICE_X59Y26         FDRE                                         r  hour_ones_counter_reg[19]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y26         FDRE (Hold_fdre_C_D)         0.105     1.570    hour_ones_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { C }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  C_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   displayed_hour_ones_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   displayed_hour_ones_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   displayed_hour_ones_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   displayed_hour_ones_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   displayed_hour_tens_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   displayed_hour_tens_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   displayed_hour_tens_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   displayed_hour_tens_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   displayed_minute_ones_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_ones_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_ones_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_tens_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_tens_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_ones_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_ones_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   displayed_hour_ones_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_tens_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   displayed_hour_tens_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.070ns  (logic 4.533ns (49.984%)  route 4.536ns (50.016%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.354     7.015    LED_activating_counter[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.139 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.144     8.283    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.152     8.435 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.038    10.473    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    14.212 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.212    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.837ns  (logic 4.516ns (51.099%)  route 4.322ns (48.901%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.354     7.015    LED_activating_counter[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.139 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.145     8.284    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.152     8.436 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.822    10.258    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.980 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.980    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.596ns  (logic 4.270ns (49.677%)  route 4.326ns (50.323%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.354     7.015    LED_activating_counter[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.139 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.145     8.284    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.408 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.826    10.234    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.739 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.739    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 4.528ns (53.317%)  route 3.965ns (46.683%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.301     6.961    LED_activating_counter[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.085 r  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.820     7.904    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I2_O)        0.154     8.058 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.844     9.903    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732    13.635 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.635    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 4.302ns (50.692%)  route 4.184ns (49.308%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.354     7.015    LED_activating_counter[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.139 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.144     8.283    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I0_O)        0.124     8.407 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.686    10.092    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.628 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.628    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.433ns  (logic 4.277ns (50.714%)  route 4.156ns (49.286%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           1.466     7.126    LED_activating_counter[0]
    SLICE_X58Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.250 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.834     8.085    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I2_O)        0.124     8.209 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.856    10.065    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.575 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.575    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.256ns  (logic 4.301ns (52.098%)  route 3.955ns (47.902%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           1.301     6.961    LED_activating_counter[1]
    SLICE_X58Y23         LUT6 (Prop_lut6_I4_O)        0.124     7.085 f  seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.820     7.904    seg_OBUF[6]_inst_i_3_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.028 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.835     9.863    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.398 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.398    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.122ns  (logic 4.375ns (61.427%)  route 2.747ns (38.573%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.843     6.504    LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.152     6.656 r  anode_act_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.904     8.559    anode_act_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.264 r  anode_act_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.264    anode_act[0]
    U2                                                                r  anode_act[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.935ns  (logic 4.388ns (63.274%)  route 2.547ns (36.726%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 r  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.845     6.506    LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.152     6.658 r  anode_act_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.702     8.359    anode_act_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.078 r  anode_act_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.078    anode_act[3]
    W4                                                                r  anode_act[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.141ns (60.185%)  route 2.740ns (39.815%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.621     5.142    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.518     5.660 f  refresh_counter_reg[19]/Q
                         net (fo=9, routed)           0.843     6.504    LED_activating_counter[1]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.124     6.628 r  anode_act_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.896     8.524    anode_act_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.023 r  anode_act_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.023    anode_act[1]
    U4                                                                r  anode_act[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayed_minute_tens_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.063ns  (logic 1.507ns (73.048%)  route 0.556ns (26.951%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  displayed_minute_tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  displayed_minute_tens_reg[2]/Q
                         net (fo=1, routed)           0.086     1.681    displayed_minute_tens[2]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.098     1.779 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.094     1.873    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.918 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.377     2.294    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.530 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.530    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_minute_tens_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.443ns (69.783%)  route 0.625ns (30.217%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  displayed_minute_tens_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  displayed_minute_tens_reg[3]/Q
                         net (fo=1, routed)           0.099     1.707    displayed_minute_tens[3]
    SLICE_X58Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.117     1.869    seg_OBUF[6]_inst_i_2_n_0
    SLICE_X61Y20         LUT4 (Prop_lut4_I0_O)        0.045     1.914 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.323    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.535 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.535    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.433ns (67.562%)  route 0.688ns (32.438%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.296     1.928    LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.045     1.973 r  anode_act_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.365    anode_act_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.589 r  anode_act_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.589    anode_act[2]
    V4                                                                r  anode_act[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.485ns (69.055%)  route 0.666ns (30.945%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.296     1.928    LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.043     1.971 r  anode_act_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.370     2.341    anode_act_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     3.619 r  anode_act_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.619    anode_act[3]
    W4                                                                r  anode_act[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.409ns (65.477%)  route 0.743ns (34.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.294     1.926    LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I0_O)        0.045     1.971 r  anode_act_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.449     2.420    anode_act_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.620 r  anode_act_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.620    anode_act[1]
    U4                                                                r  anode_act[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_minute_tens_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.161ns  (logic 1.572ns (72.749%)  route 0.589ns (27.251%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  displayed_minute_tens_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.128     1.595 r  displayed_minute_tens_reg[2]/Q
                         net (fo=1, routed)           0.086     1.681    displayed_minute_tens[2]
    SLICE_X59Y21         LUT6 (Prop_lut6_I1_O)        0.098     1.779 r  seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.094     1.873    seg_OBUF[6]_inst_i_5_n_0
    SLICE_X59Y21         LUT4 (Prop_lut4_I3_O)        0.051     1.924 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.409     2.333    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         1.295     3.628 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.628    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anode_act[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.472ns (66.677%)  route 0.736ns (33.323%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.585     1.468    C_IBUF_BUFG
    SLICE_X64Y22         FDCE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  refresh_counter_reg[18]/Q
                         net (fo=9, routed)           0.294     1.926    LED_activating_counter[0]
    SLICE_X65Y24         LUT2 (Prop_lut2_I1_O)        0.042     1.968 r  anode_act_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.442     2.410    anode_act_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     3.676 r  anode_act_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.676    anode_act[0]
    U2                                                                r  anode_act[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_minute_tens_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.214ns  (logic 1.467ns (66.282%)  route 0.746ns (33.718%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  displayed_minute_tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  displayed_minute_tens_reg[1]/Q
                         net (fo=1, routed)           0.059     1.668    displayed_minute_tens[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.347     2.060    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I1_O)        0.045     2.105 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.340     2.445    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.681 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.681    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_minute_tens_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.437ns (64.283%)  route 0.798ns (35.717%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  displayed_minute_tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  displayed_minute_tens_reg[1]/Q
                         net (fo=1, routed)           0.059     1.668    displayed_minute_tens[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.348     2.061    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I3_O)        0.045     2.106 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.390     2.496    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.702 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.702    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayed_minute_tens_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.309ns  (logic 1.513ns (65.529%)  route 0.796ns (34.471%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.584     1.467    C_IBUF_BUFG
    SLICE_X59Y21         FDCE                                         r  displayed_minute_tens_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  displayed_minute_tens_reg[1]/Q
                         net (fo=1, routed)           0.059     1.668    displayed_minute_tens[1]
    SLICE_X58Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.713 r  seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.348     2.061    seg_OBUF[6]_inst_i_4_n_0
    SLICE_X61Y19         LUT4 (Prop_lut4_I2_O)        0.044     2.105 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.493    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.776 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.776    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           316 Endpoints
Min Delay           316 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.521ns  (logic 3.011ns (46.179%)  route 3.510ns (53.821%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.187    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.521 r  seconds_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.521    seconds_counter_reg[28]_i_1_n_6
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[29]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 2.990ns (46.005%)  route 3.510ns (53.995%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.187    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.500 r  seconds_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.500    seconds_counter_reg[28]_i_1_n_4
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[31]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.426ns  (logic 2.916ns (45.384%)  route 3.510ns (54.617%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.187    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.426 r  seconds_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.426    seconds_counter_reg[28]_i_1_n_5
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[30]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.410ns  (logic 2.900ns (45.247%)  route 3.510ns (54.753%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.178 r  seconds_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.187    seconds_counter_reg[24]_i_1_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.410 r  seconds_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.410    seconds_counter_reg[28]_i_1_n_7
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  seconds_counter_reg[28]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.398ns  (logic 2.897ns (45.285%)  route 3.501ns (54.715%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  seconds_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.398    seconds_counter_reg[24]_i_1_n_6
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[25]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 2.876ns (45.105%)  route 3.501ns (54.895%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.377 r  seconds_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.377    seconds_counter_reg[24]_i_1_n_4
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[27]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 2.802ns (44.461%)  route 3.501ns (55.539%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.303 r  seconds_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.303    seconds_counter_reg[24]_i_1_n_5
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[26]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.287ns  (logic 2.786ns (44.319%)  route 3.501ns (55.681%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT4=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.064 r  seconds_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.064    seconds_counter_reg[20]_i_1_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.287 r  seconds_counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.287    seconds_counter_reg[24]_i_1_n_7
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.502     4.843    C_IBUF_BUFG
    SLICE_X62Y24         FDCE                                         r  seconds_counter_reg[24]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.284ns  (logic 2.783ns (44.293%)  route 3.501ns (55.707%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.284 r  seconds_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.284    seconds_counter_reg[20]_i_1_n_6
    SLICE_X62Y23         FDCE                                         r  seconds_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.504     4.845    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  seconds_counter_reg[21]/C

Slack:                    inf
  Source:                 hour_change
                            (input port)
  Destination:            seconds_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 2.762ns (44.106%)  route 3.501ns (55.894%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT4=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  hour_change (IN)
                         net (fo=0)                   0.000     0.000    hour_change
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  hour_change_IBUF_inst/O
                         net (fo=10, routed)          3.501     4.952    hour_change_IBUF
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     5.076 r  seconds_counter[4]_i_7/O
                         net (fo=1, routed)           0.000     5.076    seconds_counter[4]_i_7_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.608 r  seconds_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    seconds_counter_reg[4]_i_1_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  seconds_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    seconds_counter_reg[8]_i_1_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  seconds_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    seconds_counter_reg[12]_i_1_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.950 r  seconds_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.950    seconds_counter_reg[16]_i_1_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.263 r  seconds_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.263    seconds_counter_reg[20]_i_1_n_4
    SLICE_X62Y23         FDCE                                         r  seconds_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  C_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.504     4.845    C_IBUF_BUFG
    SLICE_X62Y23         FDCE                                         r  seconds_counter_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.224ns (24.806%)  route 0.680ns (75.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.680     0.904    R_IBUF
    SLICE_X64Y28         FDCE                                         f  one_second_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    C_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  one_second_counter_reg[0]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.224ns (24.806%)  route 0.680ns (75.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.680     0.904    R_IBUF
    SLICE_X64Y28         FDCE                                         f  one_second_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    C_IBUF_BUFG
    SLICE_X64Y28         FDCE                                         r  one_second_counter_reg[1]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.224ns (22.635%)  route 0.766ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.766     0.991    R_IBUF
    SLICE_X63Y29         FDCE                                         f  one_second_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  one_second_counter_reg[10]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.224ns (22.635%)  route 0.766ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.766     0.991    R_IBUF
    SLICE_X63Y29         FDCE                                         f  one_second_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  one_second_counter_reg[11]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.224ns (22.635%)  route 0.766ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.766     0.991    R_IBUF
    SLICE_X63Y29         FDCE                                         f  one_second_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  one_second_counter_reg[12]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.224ns (22.635%)  route 0.766ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.766     0.991    R_IBUF
    SLICE_X63Y29         FDCE                                         f  one_second_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  one_second_counter_reg[13]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.224ns (22.635%)  route 0.766ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.766     0.991    R_IBUF
    SLICE_X63Y29         FDCE                                         f  one_second_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  one_second_counter_reg[6]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.224ns (22.635%)  route 0.766ns (77.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.766     0.991    R_IBUF
    SLICE_X63Y29         FDCE                                         f  one_second_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.855     1.982    C_IBUF_BUFG
    SLICE_X63Y29         FDCE                                         r  one_second_counter_reg[9]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.224ns (21.640%)  route 0.812ns (78.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.812     1.036    R_IBUF
    SLICE_X61Y30         FDCE                                         f  one_second_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    C_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  one_second_counter_reg[14]/C

Slack:                    inf
  Source:                 R
                            (input port)
  Destination:            one_second_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.036ns  (logic 0.224ns (21.640%)  route 0.812ns (78.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 f  R (IN)
                         net (fo=0)                   0.000     0.000    R
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 f  R_IBUF_inst/O
                         net (fo=92, routed)          0.812     1.036    R_IBUF
    SLICE_X61Y30         FDCE                                         f  one_second_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  C (IN)
                         net (fo=0)                   0.000     0.000    C
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  C_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    C_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  C_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.854     1.981    C_IBUF_BUFG
    SLICE_X61Y30         FDCE                                         r  one_second_counter_reg[15]/C





