
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
    31    0.211630    3.437355    1.975572    5.975572 ^ rst_n (in)
                                                         rst_n (net)
                      3.437368    0.000000    5.975572 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.975572   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.127871   20.127871 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.127871 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.877872   clock uncertainty
                                  0.000000   19.877872   clock reconvergence pessimism
                                 -0.876493   19.001379   library recovery time
                                             19.001379   data required time
---------------------------------------------------------------------------------------------
                                             19.001379   data required time
                                             -5.975572   data arrival time
---------------------------------------------------------------------------------------------
                                             13.025806   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  4.000000    4.000000 ^ input external delay
     2    0.011554    0.234265    0.111512    4.111512 ^ ena (in)
                                                         ena (net)
                      0.234265    0.000000    4.111512 ^ _154_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.030377    0.489938    0.350945    4.462457 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _075_ (net)
                      0.489938    0.000056    4.462512 v _163_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003194    0.374100    0.313254    4.775766 ^ _163_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.374100    0.000003    4.775769 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.775769   data arrival time

                                 20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock source latency
    13    0.052741    0.246606    0.128095   20.128096 ^ clk (in)
                                                         clk (net)
                      0.246606    0.000000   20.128096 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.250000   19.878096   clock uncertainty
                                  0.000000   19.878096   clock reconvergence pessimism
                                 -0.319247   19.558849   library setup time
                                             19.558849   data required time
---------------------------------------------------------------------------------------------
                                             19.558849   data required time
                                             -4.775769   data arrival time
---------------------------------------------------------------------------------------------
                                             14.783080   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
_192_/ZN                                3.000000    3.509277   -0.509277 (VIOLATED)
_193_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_194_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_195_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_196_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_197_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_198_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_199_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_200_/A2                                3.000000    3.509277   -0.509277 (VIOLATED)
_201_/S                                 3.000000    3.509277   -0.509277 (VIOLATED)
_222_/RN                                3.000000    3.437368   -0.437369 (VIOLATED)
_223_/RN                                3.000000    3.437369   -0.437369 (VIOLATED)
_227_/RN                                3.000000    3.437368   -0.437368 (VIOLATED)
_226_/RN                                3.000000    3.437368   -0.437368 (VIOLATED)
_225_/RN                                3.000000    3.437367   -0.437367 (VIOLATED)
_247_/RN                                3.000000    3.437367   -0.437367 (VIOLATED)
_224_/RN                                3.000000    3.437366   -0.437367 (VIOLATED)
_221_/RN                                3.000000    3.437366   -0.437366 (VIOLATED)
_217_/RN                                3.000000    3.437366   -0.437366 (VIOLATED)
_220_/RN                                3.000000    3.437366   -0.437366 (VIOLATED)
rst_n                                   3.000000    3.437355   -0.437355 (VIOLATED)
_122_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_204_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_205_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_206_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_207_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_208_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_209_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_210_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_211_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_212_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_213_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_214_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_215_/I                                 3.000000    3.437355   -0.437355 (VIOLATED)
_216_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_218_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_219_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_242_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_243_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_244_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)
_245_/SETN                              3.000000    3.437355   -0.437355 (VIOLATED)
_246_/RN                                3.000000    3.437355   -0.437355 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     31    -21 (VIOLATED)
_247_/Q                                  10     21    -11 (VIOLATED)
clk                                      10     13     -3 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.211630   -0.011630 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 7 unannotated drivers.
 ui_in[1]
 ui_in[2]
 uio_in[3]
 uio_in[4]
 uio_in[5]
 uio_in[6]
 uio_in[7]
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 42
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_5v00: 42
max fanout violation count 3
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_5v00: 3
max cap violation count 1
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_5v00: 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _228_/CLK
  _229_/CLK
  _230_/CLK
  _231_/CLK
  _232_/CLK
  _233_/CLK
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
Warning: There are 49 unconstrained endpoints.
  uio_oe[0]
  uio_oe[1]
  uio_oe[2]
  uio_oe[3]
  uio_oe[4]
  uio_oe[5]
  uio_oe[6]
  uio_oe[7]
  uio_out[0]
  uio_out[1]
  uio_out[2]
  uio_out[3]
  uio_out[4]
  uio_out[5]
  uio_out[6]
  uio_out[7]
  uo_out[0]
  uo_out[1]
  uo_out[2]
  uo_out[3]
  uo_out[4]
  uo_out[5]
  uo_out[6]
  uo_out[7]
  _222_/D
  _223_/D
  _224_/D
  _225_/D
  _226_/D
  _227_/D
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
