Loading plugins phase: Elapsed time ==> 0s.220ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -d CY8C5267AXI-LP051 -s C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.177ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.156ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Z80_3Chip.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -dcpsoc3 Z80_3Chip.v -verilog
======================================================================

======================================================================
Compiling:  Z80_3Chip.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -dcpsoc3 Z80_3Chip.v -verilog
======================================================================

======================================================================
Compiling:  Z80_3Chip.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -dcpsoc3 -verilog Z80_3Chip.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Sep 06 14:35:53 2022


======================================================================
Compiling:  Z80_3Chip.v
Program  :   vpp
Options  :    -yv2 -q10 Z80_3Chip.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Sep 06 14:35:53 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Z80_3Chip.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Z80_3Chip.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -dcpsoc3 -verilog Z80_3Chip.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Sep 06 14:35:54 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\codegentemp\Z80_3Chip.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\codegentemp\Z80_3Chip.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  Z80_3Chip.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -dcpsoc3 -verilog Z80_3Chip.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Sep 06 14:35:55 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\codegentemp\Z80_3Chip.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\codegentemp\Z80_3Chip.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nor_v1_0\nor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\xor_v1_0\xor_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_855
	Net_322
	Net_492
	Net_494
	Net_495
	Net_496
	Net_497
	\BankBaseAdr:control_bus_7\
	\BankBaseAdr:control_bus_6\
	\BankBaseAdr:control_bus_5\
	Net_839
	Net_838
	Net_366
	Net_811
	Net_812
	Net_1161
	Net_1162
	Net_1163
	Net_1164
	Net_1165
	Net_1166
	Net_1167
	\BankMask:control_bus_7\
	\BankMask:control_bus_6\
	Net_886
	Net_887
	Net_888
	\SPI_Master:BSPIM:mosi_after_ld\
	\SPI_Master:BSPIM:so_send\
	\SPI_Master:BSPIM:mosi_fin\
	\SPI_Master:BSPIM:mosi_cpha_0\
	\SPI_Master:BSPIM:mosi_cpha_1\
	\SPI_Master:BSPIM:pre_mosi\
	\SPI_Master:BSPIM:dpcounter_zero\
	\SPI_Master:BSPIM:control_7\
	\SPI_Master:BSPIM:control_6\
	\SPI_Master:BSPIM:control_5\
	\SPI_Master:BSPIM:control_4\
	\SPI_Master:BSPIM:control_3\
	\SPI_Master:BSPIM:control_2\
	\SPI_Master:BSPIM:control_1\
	\SPI_Master:BSPIM:control_0\
	\SPI_Master:Net_294\
	Net_1449
	Net_1450
	Net_1451
	Net_1452
	Net_1453
	Net_1454
	Net_1455
	\I2C:udb_clk\
	Net_1149
	\I2C:Net_973\
	Net_1150
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_1155
	\I2C:Net_975\
	Net_1153
	Net_1154
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_1308
	\Sound_Counter:Net_89\
	\Sound_Counter:Net_95\
	\Sound_Counter:Net_102\
	Net_1236
	Net_1237
	Net_1238
	Net_1239
	Net_1240
	Net_1241
	Net_1242
	\WaveDAC8:Net_280\
	\WaveDAC8:Net_80\
	\Timer:Net_260\
	Net_1329
	\Timer:Net_53\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_1328
	\Timer:TimerUDB:zeros_3\
	\Timer:Net_102\
	\Timer:Net_266\
	\MMU4_Addr_0:control_bus_7\
	\MMU4_Addr_0:control_bus_6\
	Net_1402_5
	\MMU4_Addr_0:control_out_5\
	\MMU4_Addr_1:control_bus_7\
	\MMU4_Addr_1:control_bus_6\
	Net_1403_5
	\MMU4_Addr_1:control_out_5\
	\MMU4_Addr_2:control_bus_7\
	\MMU4_Addr_2:control_bus_6\
	Net_1404_5
	\MMU4_Addr_2:control_out_5\
	\MMU4_Addr_3:control_bus_7\
	\MMU4_Addr_3:control_bus_6\
	Net_1405_5
	\MMU4_Addr_3:control_out_5\
	\mux_12:tmp__mux_12_reg_5\
	MMU4A_5


Deleted 116 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing tmpOE__CPUD1_net_0 to tmpOE__CPUD0_net_0
Aliasing tmpOE__CPUD2_net_0 to tmpOE__CPUD0_net_0
Aliasing tmpOE__CPUD3_net_0 to tmpOE__CPUD0_net_0
Aliasing tmpOE__CPUD4_net_0 to tmpOE__CPUD0_net_0
Aliasing tmpOE__CPUD5_net_0 to tmpOE__CPUD0_net_0
Aliasing tmpOE__CPUD6_net_0 to tmpOE__CPUD0_net_0
Aliasing tmpOE__CPUD7_net_0 to tmpOE__CPUD0_net_0
Aliasing \Z80_Data_In:clk\ to zero
Aliasing \Z80_Data_In:rst\ to zero
Aliasing tmpOE__IORQ_n_net_0 to one
Aliasing tmpOE__CPUA1_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA2_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA3_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA4_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA5_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA6_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA7_net_0 to tmpOE__CPUA0_net_0
Aliasing \AdrLowOut:clk\ to zero
Aliasing \AdrLowOut:rst\ to zero
Aliasing \IO_Ctrl_Reg:rst\ to zero
Aliasing \BankBaseAdr:clk\ to zero
Aliasing \BankBaseAdr:rst\ to zero
Aliasing tmpOE__SRAMA13_net_0 to one
Aliasing tmpOE__SRAMA14_net_0 to one
Aliasing tmpOE__SRAMA15_net_0 to one
Aliasing tmpOE__SRAMA18_net_0 to one
Aliasing tmpOE__SRAMA17_net_0 to one
Aliasing tmpOE__SRAMA16_net_0 to one
Aliasing tmpOE__SRAMA12_net_0 to one
Aliasing tmpOE__CPUA8_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA9_net_0 to tmpOE__CPUA0_net_0
Aliasing tmpOE__CPUA10_net_0 to tmpOE__CPUA0_net_0
Aliasing \AdrMidOut:clk\ to zero
Aliasing \AdrMidOut:rst\ to zero
Aliasing tmpOE__LED_net_0 to one
Aliasing \SPI_SS_Out:clk\ to zero
Aliasing \SPI_SS_Out:rst\ to zero
Aliasing tmpOE__HALT_n_net_0 to one
Aliasing Net_323 to one
Aliasing tmpOE__BUSRQ_n_net_0 to one
Aliasing tmpOE__NMI_n_net_0 to one
Aliasing tmpOE__INT_n_net_0 to one
Aliasing tmpOE__CPUWR_n_net_0 to one
Aliasing tmpOE__CPURD_n_net_0 to one
Aliasing tmpOE__SRAMCS_n_net_0 to one
Aliasing tmpOE__M1_n_net_0 to one
Aliasing tmpOE__MEMRD_n_net_0 to one
Aliasing tmpOE__MEMWR_n_net_0 to one
Aliasing tmpOE__MREQ_n_net_0 to one
Aliasing Net_398 to Net_936
Aliasing \IO_Stat_Reg:status_5\ to zero
Aliasing \IO_Stat_Reg:status_6\ to zero
Aliasing \IO_Stat_Reg:status_7\ to zero
Aliasing tmpOE__WAIT_n_1_net_0 to one
Aliasing Net_963 to Net_936
Aliasing \BankMask:clk\ to zero
Aliasing \BankMask:rst\ to zero
Aliasing tmpOE__SRAMA11_net_0 to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__CPU_CLK_net_0 to one
Aliasing \ExtSRAMCtl:clk\ to zero
Aliasing \ExtSRAMCtl:rst\ to zero
Aliasing tmpOE__CPURSTn_net_0 to one
Aliasing tmpOE__BUSACK_n_net_0 to one
Aliasing tmpOE__I2CINT_n_net_0 to one
Aliasing tmpOE__OSC_IN_net_0 to one
Aliasing Net_934 to Net_513
Aliasing Net_989 to Net_984
Aliasing tmpOE__SPI_SS_net_0 to one
Aliasing tmpOE__SCLK_net_0 to one
Aliasing tmpOE__MOSI_net_0 to one
Aliasing tmpOE__MISO_net_0 to one
Aliasing \SPI_Master:BSPIM:pol_supprt\ to zero
Aliasing \SPI_Master:BSPIM:tx_status_3\ to \SPI_Master:BSPIM:load_rx_data\
Aliasing \SPI_Master:BSPIM:tx_status_6\ to zero
Aliasing \SPI_Master:BSPIM:tx_status_5\ to zero
Aliasing \SPI_Master:BSPIM:rx_status_3\ to zero
Aliasing \SPI_Master:BSPIM:rx_status_2\ to zero
Aliasing \SPI_Master:BSPIM:rx_status_1\ to zero
Aliasing \SPI_Master:BSPIM:rx_status_0\ to zero
Aliasing \SPI_Master:Net_289\ to zero
Aliasing \MMU_Sel:clk\ to zero
Aliasing \MMU_Sel:rst\ to zero
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \USBUART:tmpOE__Dm_net_0\ to one
Aliasing \USBUART:tmpOE__Dp_net_0\ to one
Aliasing \Sound_Counter:Net_82\ to zero
Aliasing \Sound_Counter:Net_91\ to zero
Aliasing Net_1246 to zero
Aliasing tmpOE__VO_net_0 to one
Aliasing \DAC_Control:clk\ to zero
Aliasing \DAC_Control:rst\ to zero
Aliasing \WaveDAC8:VDAC8:Net_83\ to zero
Aliasing \WaveDAC8:VDAC8:Net_81\ to zero
Aliasing \WaveDAC8:VDAC8:Net_82\ to zero
Aliasing Net_12 to zero
Aliasing Net_1327 to zero
Aliasing Net_1326 to zero
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing \MMU4_Addr_0:clk\ to zero
Aliasing \MMU4_Addr_0:rst\ to zero
Aliasing \MMU4_Addr_1:clk\ to zero
Aliasing \MMU4_Addr_1:rst\ to zero
Aliasing \MMU4_Addr_2:clk\ to zero
Aliasing \MMU4_Addr_2:rst\ to zero
Aliasing \MMU4_Addr_3:clk\ to zero
Aliasing \MMU4_Addr_3:rst\ to zero
Aliasing tmpOE__CPUA13_net_0 to one
Aliasing tmpOE__CPUA14_net_0 to one
Aliasing tmpOE__CPUA12_net_0 to one
Aliasing tmpOE__CPUA11_net_0 to one
Aliasing \AdrHighOut:clk\ to zero
Aliasing \AdrHighOut:rst\ to zero
Aliasing tmpOE__CPUA15_net_0 to one
Aliasing Net_1436 to zero
Aliasing Net_1438 to zero
Aliasing Net_1439 to zero
Aliasing \SPI_Master:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI_Master:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI_Master:BSPIM:dpcounter_one_reg\\D\ to \SPI_Master:BSPIM:load_rx_data\
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Removing Rhs of wire tmpOE__CPUD0_net_0[1] = Net_24[9]
Removing Rhs of wire Net_4[2] = \Z80_Data_In:control_out_0\[61]
Removing Rhs of wire Net_4[2] = \Z80_Data_In:control_0\[77]
Removing Lhs of wire tmpOE__CPUD1_net_0[11] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_26[12] = \Z80_Data_In:control_out_1\[62]
Removing Rhs of wire Net_26[12] = \Z80_Data_In:control_1\[76]
Removing Lhs of wire tmpOE__CPUD2_net_0[18] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_27[19] = \Z80_Data_In:control_out_2\[63]
Removing Rhs of wire Net_27[19] = \Z80_Data_In:control_2\[75]
Removing Lhs of wire tmpOE__CPUD3_net_0[25] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_28[26] = \Z80_Data_In:control_out_3\[64]
Removing Rhs of wire Net_28[26] = \Z80_Data_In:control_3\[74]
Removing Lhs of wire tmpOE__CPUD4_net_0[32] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_30[33] = \Z80_Data_In:control_out_4\[65]
Removing Rhs of wire Net_30[33] = \Z80_Data_In:control_4\[73]
Removing Lhs of wire tmpOE__CPUD5_net_0[39] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_31[40] = \Z80_Data_In:control_out_5\[66]
Removing Rhs of wire Net_31[40] = \Z80_Data_In:control_5\[72]
Removing Lhs of wire tmpOE__CPUD6_net_0[46] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_32[47] = \Z80_Data_In:control_out_6\[67]
Removing Rhs of wire Net_32[47] = \Z80_Data_In:control_6\[71]
Removing Lhs of wire tmpOE__CPUD7_net_0[53] = tmpOE__CPUD0_net_0[1]
Removing Rhs of wire Net_33[54] = \Z80_Data_In:control_out_7\[68]
Removing Rhs of wire Net_33[54] = \Z80_Data_In:control_7\[70]
Removing Lhs of wire \Z80_Data_In:clk\[59] = zero[6]
Removing Lhs of wire \Z80_Data_In:rst\[60] = zero[6]
Removing Lhs of wire \Z80_Data_Out:status_7\[78] = ZDO_7[55]
Removing Lhs of wire \Z80_Data_Out:status_6\[79] = ZDO_6[48]
Removing Lhs of wire \Z80_Data_Out:status_5\[80] = ZDO_5[41]
Removing Lhs of wire \Z80_Data_Out:status_4\[81] = ZDO_4[34]
Removing Lhs of wire \Z80_Data_Out:status_3\[82] = ZDO_3[27]
Removing Lhs of wire \Z80_Data_Out:status_2\[83] = ZDO_2[20]
Removing Lhs of wire \Z80_Data_Out:status_1\[84] = ZDO_1[13]
Removing Lhs of wire \Z80_Data_Out:status_0\[85] = ZDO_0[3]
Removing Lhs of wire tmpOE__IORQ_n_net_0[90] = one[7]
Removing Lhs of wire \AdrLowIn:status_0\[99] = Net_419[100]
Removing Rhs of wire Net_419[100] = cydff_8[480]
Removing Lhs of wire \AdrLowIn:status_1\[101] = Net_444[102]
Removing Rhs of wire Net_444[102] = cydff_7[479]
Removing Lhs of wire \AdrLowIn:status_2\[103] = Net_441[104]
Removing Rhs of wire Net_441[104] = cydff_6[478]
Removing Lhs of wire \AdrLowIn:status_3\[105] = Net_438[106]
Removing Rhs of wire Net_438[106] = cydff_5[477]
Removing Lhs of wire \AdrLowIn:status_4\[107] = Net_435[108]
Removing Rhs of wire Net_435[108] = cydff_4[476]
Removing Lhs of wire \AdrLowIn:status_5\[109] = Net_432[110]
Removing Rhs of wire Net_432[110] = cydff_3[475]
Removing Lhs of wire \AdrLowIn:status_6\[111] = Net_429[112]
Removing Rhs of wire Net_429[112] = cydff_2[474]
Removing Lhs of wire \AdrLowIn:status_7\[113] = Net_397[114]
Removing Rhs of wire Net_397[114] = cydff_1[473]
Removing Rhs of wire tmpOE__CPUA0_net_0[117] = DRV_RAM[123]
Removing Rhs of wire tmpOE__CPUA0_net_0[117] = \ExtSRAMCtl:control_out_0\[574]
Removing Rhs of wire tmpOE__CPUA0_net_0[117] = \ExtSRAMCtl:control_0\[595]
Removing Rhs of wire ADR_OUT_0[118] = \AdrLowOut:control_out_0\[175]
Removing Rhs of wire ADR_OUT_0[118] = \AdrLowOut:control_0\[191]
Removing Lhs of wire tmpOE__CPUA1_net_0[125] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_105[126] = \AdrLowOut:control_out_1\[176]
Removing Rhs of wire Net_105[126] = \AdrLowOut:control_1\[190]
Removing Lhs of wire tmpOE__CPUA2_net_0[132] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_106[133] = \AdrLowOut:control_out_2\[177]
Removing Rhs of wire Net_106[133] = \AdrLowOut:control_2\[189]
Removing Lhs of wire tmpOE__CPUA3_net_0[139] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_92[140] = \AdrLowOut:control_out_3\[178]
Removing Rhs of wire Net_92[140] = \AdrLowOut:control_3\[188]
Removing Lhs of wire tmpOE__CPUA4_net_0[146] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_95[147] = \AdrLowOut:control_out_4\[179]
Removing Rhs of wire Net_95[147] = \AdrLowOut:control_4\[187]
Removing Lhs of wire tmpOE__CPUA5_net_0[153] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_98[154] = \AdrLowOut:control_out_5\[180]
Removing Rhs of wire Net_98[154] = \AdrLowOut:control_5\[186]
Removing Lhs of wire tmpOE__CPUA6_net_0[160] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_101[161] = \AdrLowOut:control_out_6\[181]
Removing Rhs of wire Net_101[161] = \AdrLowOut:control_6\[185]
Removing Lhs of wire tmpOE__CPUA7_net_0[167] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_104[168] = \AdrLowOut:control_out_7\[182]
Removing Rhs of wire Net_104[168] = \AdrLowOut:control_7\[184]
Removing Lhs of wire \AdrLowOut:clk\[173] = zero[6]
Removing Lhs of wire \AdrLowOut:rst\[174] = zero[6]
Removing Rhs of wire Net_479[193] = cydff_9[195]
Removing Lhs of wire Net_522[194] = cydff_10[192]
Removing Lhs of wire \IO_Ctrl_Reg:clk\[197] = PSoC_CLK[87]
Removing Lhs of wire \IO_Ctrl_Reg:rst\[198] = zero[6]
Removing Rhs of wire CLR_HALT[199] = \IO_Ctrl_Reg:control_out_0\[200]
Removing Rhs of wire CLR_HALT[199] = \IO_Ctrl_Reg:control_0\[223]
Removing Lhs of wire \BankBaseAdr:clk\[224] = zero[6]
Removing Lhs of wire \BankBaseAdr:rst\[225] = zero[6]
Removing Rhs of wire BNK_4[232] = \BankBaseAdr:control_out_4\[233]
Removing Rhs of wire BNK_4[232] = \BankBaseAdr:control_4\[246]
Removing Rhs of wire BNK_3[234] = \BankBaseAdr:control_out_3\[235]
Removing Rhs of wire BNK_3[234] = \BankBaseAdr:control_3\[247]
Removing Rhs of wire BNK_2[236] = \BankBaseAdr:control_out_2\[237]
Removing Rhs of wire BNK_2[236] = \BankBaseAdr:control_2\[248]
Removing Rhs of wire BNK_1[238] = \BankBaseAdr:control_out_1\[239]
Removing Rhs of wire BNK_1[238] = \BankBaseAdr:control_1\[249]
Removing Rhs of wire BNK_0[240] = \BankBaseAdr:control_out_0\[241]
Removing Rhs of wire BNK_0[240] = \BankBaseAdr:control_0\[250]
Removing Rhs of wire Net_627[252] = \MMU_Sel:control_out_0\[765]
Removing Rhs of wire Net_627[252] = \MMU_Sel:control_0\[788]
Removing Rhs of wire MMU1A_3[253] = \mux_14:tmp__mux_14_reg\[1281]
Removing Rhs of wire MMU4A_0[254] = \mux_12:tmp__mux_12_reg_0\[1276]
Removing Rhs of wire Net_1069[255] = \mux_1:tmp__mux_1_reg\[251]
Removing Rhs of wire MMU1A_2[257] = \mux_13:tmp__mux_13_reg\[1278]
Removing Rhs of wire Net_1068[259] = \mux_6:tmp__mux_6_reg\[256]
Removing Lhs of wire tmpOE__SRAMA13_net_0[261] = one[7]
Removing Lhs of wire tmpOE__SRAMA14_net_0[267] = one[7]
Removing Lhs of wire tmpOE__SRAMA15_net_0[273] = one[7]
Removing Rhs of wire Net_1086[274] = \mux_3:tmp__mux_3_reg\[751]
Removing Lhs of wire tmpOE__SRAMA18_net_0[280] = one[7]
Removing Rhs of wire Net_1112[281] = \mux_5:tmp__mux_5_reg\[760]
Removing Lhs of wire tmpOE__SRAMA17_net_0[287] = one[7]
Removing Rhs of wire Net_1106[288] = \mux_4:tmp__mux_4_reg\[757]
Removing Lhs of wire tmpOE__SRAMA16_net_0[294] = one[7]
Removing Rhs of wire Net_1102[295] = \mux_2:tmp__mux_2_reg\[754]
Removing Rhs of wire MMU1A_1[301] = \mux_15:tmp__mux_15_reg\[1304]
Removing Rhs of wire Net_1070[303] = \mux_10:tmp__mux_10_reg\[300]
Removing Lhs of wire tmpOE__SRAMA12_net_0[305] = one[7]
Removing Rhs of wire MMU1A_0[311] = \mux_16:tmp__mux_16_reg\[1307]
Removing Rhs of wire Net_612[313] = \mux_11:tmp__mux_11_reg\[310]
Removing Lhs of wire tmpOE__CPUA8_net_0[315] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_278[316] = \AdrMidOut:control_out_0\[337]
Removing Rhs of wire Net_278[316] = \AdrMidOut:control_0\[358]
Removing Lhs of wire tmpOE__CPUA9_net_0[322] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_281[323] = \AdrMidOut:control_out_1\[338]
Removing Rhs of wire Net_281[323] = \AdrMidOut:control_1\[357]
Removing Lhs of wire tmpOE__CPUA10_net_0[329] = tmpOE__CPUA0_net_0[117]
Removing Rhs of wire Net_284[330] = \AdrMidOut:control_out_2\[339]
Removing Rhs of wire Net_284[330] = \AdrMidOut:control_2\[356]
Removing Lhs of wire \AdrMidOut:clk\[335] = zero[6]
Removing Lhs of wire \AdrMidOut:rst\[336] = zero[6]
Removing Lhs of wire tmpOE__LED_net_0[360] = one[7]
Removing Rhs of wire SRAMREAD[369] = \ExtSRAMCtl:control_out_2\[577]
Removing Rhs of wire SRAMREAD[369] = \ExtSRAMCtl:control_2\[593]
Removing Lhs of wire \SPI_SS_Out:clk\[370] = zero[6]
Removing Lhs of wire \SPI_SS_Out:rst\[371] = zero[6]
Removing Rhs of wire Net_1117[372] = \SPI_SS_Out:control_out_0\[373]
Removing Rhs of wire Net_1117[372] = \SPI_SS_Out:control_0\[396]
Removing Lhs of wire tmpOE__HALT_n_net_0[398] = one[7]
Removing Rhs of wire Net_394[405] = \mux_9:tmp__mux_9_reg\[403]
Removing Rhs of wire Net_391[409] = \mux_8:tmp__mux_8_reg\[406]
Removing Rhs of wire Net_369[412] = \mux_7:tmp__mux_7_reg\[410]
Removing Lhs of wire Net_323[413] = one[7]
Removing Lhs of wire tmpOE__BUSRQ_n_net_0[415] = one[7]
Removing Lhs of wire tmpOE__NMI_n_net_0[421] = one[7]
Removing Lhs of wire tmpOE__INT_n_net_0[427] = one[7]
Removing Lhs of wire tmpOE__CPUWR_n_net_0[433] = one[7]
Removing Lhs of wire tmpOE__CPURD_n_net_0[439] = one[7]
Removing Lhs of wire tmpOE__SRAMCS_n_net_0[444] = one[7]
Removing Lhs of wire tmpOE__M1_n_net_0[450] = one[7]
Removing Lhs of wire tmpOE__MEMRD_n_net_0[456] = one[7]
Removing Lhs of wire tmpOE__MEMWR_n_net_0[462] = one[7]
Removing Lhs of wire tmpOE__MREQ_n_net_0[468] = one[7]
Removing Lhs of wire Net_398[472] = Net_936[95]
Removing Lhs of wire \IO_Stat_Reg:status_0\[481] = IORQn[91]
Removing Lhs of wire \IO_Stat_Reg:status_1\[482] = CPURDn[98]
Removing Lhs of wire \IO_Stat_Reg:status_2\[483] = CPUWRn[434]
Removing Lhs of wire \IO_Stat_Reg:status_3\[484] = M1n[451]
Removing Lhs of wire \IO_Stat_Reg:status_4\[485] = IOBUSY[486]
Removing Rhs of wire IOBUSY[486] = cy_srff_1[500]
Removing Lhs of wire \IO_Stat_Reg:status_5\[487] = zero[6]
Removing Lhs of wire \IO_Stat_Reg:status_6\[488] = zero[6]
Removing Lhs of wire \IO_Stat_Reg:status_7\[489] = zero[6]
Removing Lhs of wire tmpOE__WAIT_n_1_net_0[492] = one[7]
Removing Lhs of wire Net_963[504] = Net_936[95]
Removing Lhs of wire \BankMask:clk\[508] = zero[6]
Removing Lhs of wire \BankMask:rst\[509] = zero[6]
Removing Rhs of wire MSK_5[514] = \BankMask:control_out_5\[515]
Removing Rhs of wire MSK_5[514] = \BankMask:control_5\[529]
Removing Rhs of wire MSK_4[516] = \BankMask:control_out_4\[517]
Removing Rhs of wire MSK_4[516] = \BankMask:control_4\[530]
Removing Rhs of wire MSK_3[518] = \BankMask:control_out_3\[519]
Removing Rhs of wire MSK_3[518] = \BankMask:control_3\[531]
Removing Rhs of wire MSK_2[520] = \BankMask:control_out_2\[521]
Removing Rhs of wire MSK_2[520] = \BankMask:control_2\[532]
Removing Rhs of wire MSK_1[522] = \BankMask:control_out_1\[523]
Removing Rhs of wire MSK_1[522] = \BankMask:control_1\[533]
Removing Rhs of wire MSK_0[524] = \BankMask:control_out_0\[525]
Removing Rhs of wire MSK_0[524] = \BankMask:control_0\[534]
Removing Lhs of wire tmpOE__SRAMA11_net_0[536] = one[7]
Removing Rhs of wire SRAMWRITE[557] = \ExtSRAMCtl:control_out_3\[578]
Removing Rhs of wire SRAMWRITE[557] = \ExtSRAMCtl:control_3\[592]
Removing Lhs of wire tmpOE__SDA_net_0[559] = one[7]
Removing Lhs of wire tmpOE__CPU_CLK_net_0[565] = one[7]
Removing Lhs of wire \ExtSRAMCtl:clk\[572] = zero[6]
Removing Lhs of wire \ExtSRAMCtl:rst\[573] = zero[6]
Removing Rhs of wire SRAMCS[575] = \ExtSRAMCtl:control_out_1\[576]
Removing Rhs of wire SRAMCS[575] = \ExtSRAMCtl:control_1\[594]
Removing Rhs of wire CPURES[579] = \ExtSRAMCtl:control_out_4\[580]
Removing Rhs of wire CPURES[579] = \ExtSRAMCtl:control_4\[591]
Removing Lhs of wire tmpOE__CPURSTn_net_0[597] = one[7]
Removing Lhs of wire tmpOE__BUSACK_n_net_0[604] = one[7]
Removing Lhs of wire tmpOE__I2CINT_n_net_0[610] = one[7]
Removing Lhs of wire tmpOE__OSC_IN_net_0[616] = one[7]
Removing Lhs of wire Net_934[621] = Net_513[506]
Removing Lhs of wire Net_989[623] = Net_984[622]
Removing Lhs of wire tmpOE__SPI_SS_net_0[625] = one[7]
Removing Lhs of wire tmpOE__SCLK_net_0[631] = one[7]
Removing Lhs of wire tmpOE__MOSI_net_0[638] = one[7]
Removing Rhs of wire Net_1005[639] = \SPI_Master:BSPIM:mosi_reg\[663]
Removing Lhs of wire tmpOE__MISO_net_0[645] = one[7]
Removing Rhs of wire \SPI_Master:Net_276\[650] = \SPI_Master:Net_288\[651]
Removing Rhs of wire \SPI_Master:BSPIM:load_rx_data\[655] = \SPI_Master:BSPIM:dpcounter_one\[656]
Removing Lhs of wire \SPI_Master:BSPIM:pol_supprt\[657] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:miso_to_dp\[658] = \SPI_Master:Net_244\[659]
Removing Lhs of wire \SPI_Master:Net_244\[659] = Net_997[646]
Removing Rhs of wire \SPI_Master:BSPIM:tx_status_1\[685] = \SPI_Master:BSPIM:dpMOSI_fifo_empty\[686]
Removing Rhs of wire \SPI_Master:BSPIM:tx_status_2\[687] = \SPI_Master:BSPIM:dpMOSI_fifo_not_full\[688]
Removing Lhs of wire \SPI_Master:BSPIM:tx_status_3\[689] = \SPI_Master:BSPIM:load_rx_data\[655]
Removing Rhs of wire \SPI_Master:BSPIM:rx_status_4\[691] = \SPI_Master:BSPIM:dpMISO_fifo_full\[692]
Removing Rhs of wire \SPI_Master:BSPIM:rx_status_5\[693] = \SPI_Master:BSPIM:dpMISO_fifo_not_empty\[694]
Removing Lhs of wire \SPI_Master:BSPIM:tx_status_6\[696] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:tx_status_5\[697] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:rx_status_3\[698] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:rx_status_2\[699] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:rx_status_1\[700] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:rx_status_0\[701] = zero[6]
Removing Lhs of wire \SPI_Master:Net_273\[711] = zero[6]
Removing Lhs of wire \SPI_Master:Net_289\[750] = zero[6]
Removing Rhs of wire MMU1A_4[752] = \mux_17:tmp__mux_17_reg\[1344]
Removing Rhs of wire MMU4A_1[753] = \mux_12:tmp__mux_12_reg_1\[1275]
Removing Rhs of wire MMU1A_5[755] = \mux_18:tmp__mux_18_reg\[1345]
Removing Rhs of wire MMU4A_2[756] = \mux_12:tmp__mux_12_reg_2\[1274]
Removing Rhs of wire MMU1A_6[758] = \mux_19:tmp__mux_19_reg\[1348]
Removing Rhs of wire MMU4A_3[759] = \mux_12:tmp__mux_12_reg_3\[1273]
Removing Rhs of wire MMU1A_7[761] = \mux_20:tmp__mux_20_reg\[1350]
Removing Rhs of wire MMU4A_4[762] = \mux_12:tmp__mux_12_reg_4\[1272]
Removing Lhs of wire \MMU_Sel:clk\[763] = zero[6]
Removing Lhs of wire \MMU_Sel:rst\[764] = zero[6]
Removing Rhs of wire \I2C:sda_x_wire\[789] = \I2C:Net_643_1\[790]
Removing Rhs of wire \I2C:Net_697\[792] = \I2C:Net_643_2\[798]
Removing Rhs of wire \I2C:Net_1109_0\[795] = \I2C:scl_yfb\[809]
Removing Rhs of wire \I2C:Net_1109_1\[796] = \I2C:sda_yfb\[810]
Removing Lhs of wire \I2C:scl_x_wire\[799] = \I2C:Net_643_0\[797]
Removing Lhs of wire \I2C:Net_969\[800] = one[7]
Removing Lhs of wire \I2C:Net_968\[801] = one[7]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[812] = one[7]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[815] = one[7]
Removing Lhs of wire tmpOE__SCL_net_0[822] = one[7]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[829] = one[7]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[836] = one[7]
Removing Lhs of wire \Sound_Counter:Net_82\[889] = zero[6]
Removing Lhs of wire \Sound_Counter:Net_91\[890] = zero[6]
Removing Lhs of wire Net_1246[891] = zero[6]
Removing Rhs of wire Net_1313[896] = \Sound_Counter:Net_48\[892]
Removing Lhs of wire tmpOE__VO_net_0[901] = one[7]
Removing Lhs of wire \DAC_Control:clk\[908] = zero[6]
Removing Lhs of wire \DAC_Control:rst\[909] = zero[6]
Removing Rhs of wire Net_1199[910] = \DAC_Control:control_out_0\[911]
Removing Rhs of wire Net_1199[910] = \DAC_Control:control_0\[934]
Removing Rhs of wire \WaveDAC8:Net_183\[945] = \WaveDAC8:demux:tmp__demux_0_reg\[950]
Removing Rhs of wire \WaveDAC8:Net_107\[948] = \WaveDAC8:demux:tmp__demux_1_reg\[953]
Removing Rhs of wire \WaveDAC8:Net_134\[951] = \WaveDAC8:cydff_1\[964]
Removing Lhs of wire \WaveDAC8:Net_336\[952] = Net_1313[896]
Removing Lhs of wire \WaveDAC8:VDAC8:Net_83\[955] = zero[6]
Removing Lhs of wire \WaveDAC8:VDAC8:Net_81\[956] = zero[6]
Removing Lhs of wire \WaveDAC8:VDAC8:Net_82\[957] = zero[6]
Removing Lhs of wire Net_12[969] = zero[6]
Removing Rhs of wire Net_1333[971] = \Timer:Net_55\[972]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[988] = \Timer:TimerUDB:control_7\[980]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ten\[989] = \Timer:TimerUDB:control_4\[983]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[990] = \Timer:TimerUDB:control_6\[981]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_0\[991] = \Timer:TimerUDB:control_5\[982]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_1\[992] = \Timer:TimerUDB:control_3\[984]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_0\[993] = \Timer:TimerUDB:control_2\[985]
Removing Lhs of wire Net_1327[997] = zero[6]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[1000] = \Timer:TimerUDB:runmode_enable\[1012]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[1001] = \Timer:TimerUDB:hwEnable_reg\[1002]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[1006] = \Timer:TimerUDB:status_tc\[1003]
Removing Lhs of wire \Timer:TimerUDB:hwEnable\[1008] = \Timer:TimerUDB:control_7\[980]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[1011] = \Timer:TimerUDB:capt_fifo_load\[999]
Removing Lhs of wire Net_1326[1015] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_6\[1020] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_5\[1021] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_4\[1022] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:status_0\[1023] = \Timer:TimerUDB:status_tc\[1003]
Removing Lhs of wire \Timer:TimerUDB:status_1\[1024] = \Timer:TimerUDB:capt_fifo_load\[999]
Removing Rhs of wire \Timer:TimerUDB:status_2\[1025] = \Timer:TimerUDB:fifo_full\[1026]
Removing Rhs of wire \Timer:TimerUDB:status_3\[1027] = \Timer:TimerUDB:fifo_nempty\[1028]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[1030] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[1031] = \Timer:TimerUDB:trig_reg\[1019]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[1032] = \Timer:TimerUDB:per_zero\[1005]
Removing Lhs of wire \MMU4_Addr_0:clk\[1163] = zero[6]
Removing Lhs of wire \MMU4_Addr_0:rst\[1164] = zero[6]
Removing Rhs of wire Net_1402_4[1171] = \MMU4_Addr_0:control_out_4\[1172]
Removing Rhs of wire Net_1402_4[1171] = \MMU4_Addr_0:control_4\[1185]
Removing Rhs of wire Net_1402_3[1173] = \MMU4_Addr_0:control_out_3\[1174]
Removing Rhs of wire Net_1402_3[1173] = \MMU4_Addr_0:control_3\[1186]
Removing Rhs of wire Net_1402_2[1175] = \MMU4_Addr_0:control_out_2\[1176]
Removing Rhs of wire Net_1402_2[1175] = \MMU4_Addr_0:control_2\[1187]
Removing Rhs of wire Net_1402_1[1177] = \MMU4_Addr_0:control_out_1\[1178]
Removing Rhs of wire Net_1402_1[1177] = \MMU4_Addr_0:control_1\[1188]
Removing Rhs of wire Net_1402_0[1179] = \MMU4_Addr_0:control_out_0\[1180]
Removing Rhs of wire Net_1402_0[1179] = \MMU4_Addr_0:control_0\[1189]
Removing Lhs of wire \MMU4_Addr_1:clk\[1190] = zero[6]
Removing Lhs of wire \MMU4_Addr_1:rst\[1191] = zero[6]
Removing Rhs of wire Net_1403_4[1198] = \MMU4_Addr_1:control_out_4\[1199]
Removing Rhs of wire Net_1403_4[1198] = \MMU4_Addr_1:control_4\[1212]
Removing Rhs of wire Net_1403_3[1200] = \MMU4_Addr_1:control_out_3\[1201]
Removing Rhs of wire Net_1403_3[1200] = \MMU4_Addr_1:control_3\[1213]
Removing Rhs of wire Net_1403_2[1202] = \MMU4_Addr_1:control_out_2\[1203]
Removing Rhs of wire Net_1403_2[1202] = \MMU4_Addr_1:control_2\[1214]
Removing Rhs of wire Net_1403_1[1204] = \MMU4_Addr_1:control_out_1\[1205]
Removing Rhs of wire Net_1403_1[1204] = \MMU4_Addr_1:control_1\[1215]
Removing Rhs of wire Net_1403_0[1206] = \MMU4_Addr_1:control_out_0\[1207]
Removing Rhs of wire Net_1403_0[1206] = \MMU4_Addr_1:control_0\[1216]
Removing Lhs of wire \MMU4_Addr_2:clk\[1217] = zero[6]
Removing Lhs of wire \MMU4_Addr_2:rst\[1218] = zero[6]
Removing Rhs of wire Net_1404_4[1225] = \MMU4_Addr_2:control_out_4\[1226]
Removing Rhs of wire Net_1404_4[1225] = \MMU4_Addr_2:control_4\[1239]
Removing Rhs of wire Net_1404_3[1227] = \MMU4_Addr_2:control_out_3\[1228]
Removing Rhs of wire Net_1404_3[1227] = \MMU4_Addr_2:control_3\[1240]
Removing Rhs of wire Net_1404_2[1229] = \MMU4_Addr_2:control_out_2\[1230]
Removing Rhs of wire Net_1404_2[1229] = \MMU4_Addr_2:control_2\[1241]
Removing Rhs of wire Net_1404_1[1231] = \MMU4_Addr_2:control_out_1\[1232]
Removing Rhs of wire Net_1404_1[1231] = \MMU4_Addr_2:control_1\[1242]
Removing Rhs of wire Net_1404_0[1233] = \MMU4_Addr_2:control_out_0\[1234]
Removing Rhs of wire Net_1404_0[1233] = \MMU4_Addr_2:control_0\[1243]
Removing Lhs of wire \MMU4_Addr_3:clk\[1244] = zero[6]
Removing Lhs of wire \MMU4_Addr_3:rst\[1245] = zero[6]
Removing Rhs of wire Net_1405_4[1252] = \MMU4_Addr_3:control_out_4\[1253]
Removing Rhs of wire Net_1405_4[1252] = \MMU4_Addr_3:control_4\[1266]
Removing Rhs of wire Net_1405_3[1254] = \MMU4_Addr_3:control_out_3\[1255]
Removing Rhs of wire Net_1405_3[1254] = \MMU4_Addr_3:control_3\[1267]
Removing Rhs of wire Net_1405_2[1256] = \MMU4_Addr_3:control_out_2\[1257]
Removing Rhs of wire Net_1405_2[1256] = \MMU4_Addr_3:control_2\[1268]
Removing Rhs of wire Net_1405_1[1258] = \MMU4_Addr_3:control_out_1\[1259]
Removing Rhs of wire Net_1405_1[1258] = \MMU4_Addr_3:control_1\[1269]
Removing Rhs of wire Net_1405_0[1260] = \MMU4_Addr_3:control_out_0\[1261]
Removing Rhs of wire Net_1405_0[1260] = \MMU4_Addr_3:control_0\[1270]
Removing Rhs of wire SAR_2[1280] = \AdrHighOut:control_out_2\[1321]
Removing Rhs of wire SAR_2[1280] = \AdrHighOut:control_2\[1330]
Removing Rhs of wire SAR_3[1283] = \AdrHighOut:control_out_3\[1320]
Removing Rhs of wire SAR_3[1283] = \AdrHighOut:control_3\[1329]
Removing Lhs of wire tmpOE__CPUA13_net_0[1285] = one[7]
Removing Lhs of wire tmpOE__CPUA14_net_0[1290] = one[7]
Removing Lhs of wire tmpOE__CPUA12_net_0[1295] = one[7]
Removing Lhs of wire tmpOE__CPUA11_net_0[1300] = one[7]
Removing Rhs of wire SAR_1[1306] = \AdrHighOut:control_out_1\[1322]
Removing Rhs of wire SAR_1[1306] = \AdrHighOut:control_1\[1331]
Removing Rhs of wire SAR_0[1309] = \AdrHighOut:control_out_0\[1323]
Removing Rhs of wire SAR_0[1309] = \AdrHighOut:control_0\[1332]
Removing Lhs of wire \AdrHighOut:clk\[1310] = zero[6]
Removing Lhs of wire \AdrHighOut:rst\[1311] = zero[6]
Removing Rhs of wire SAR_7[1312] = \AdrHighOut:control_out_7\[1313]
Removing Rhs of wire SAR_7[1312] = \AdrHighOut:control_7\[1325]
Removing Rhs of wire SAR_6[1314] = \AdrHighOut:control_out_6\[1315]
Removing Rhs of wire SAR_6[1314] = \AdrHighOut:control_6\[1326]
Removing Rhs of wire SAR_5[1316] = \AdrHighOut:control_out_5\[1317]
Removing Rhs of wire SAR_5[1316] = \AdrHighOut:control_5\[1327]
Removing Rhs of wire SAR_4[1318] = \AdrHighOut:control_out_4\[1319]
Removing Rhs of wire SAR_4[1318] = \AdrHighOut:control_4\[1328]
Removing Lhs of wire tmpOE__CPUA15_net_0[1338] = one[7]
Removing Lhs of wire Net_1436[1347] = zero[6]
Removing Lhs of wire Net_1438[1349] = zero[6]
Removing Lhs of wire Net_1439[1351] = zero[6]
Removing Lhs of wire cydff_10D[1352] = Net_479[193]
Removing Lhs of wire cydff_9D[1353] = Net_509[196]
Removing Lhs of wire cydff_1D[1354] = Net_102[169]
Removing Lhs of wire cydff_2D[1355] = Net_99[162]
Removing Lhs of wire cydff_3D[1356] = Net_96[155]
Removing Lhs of wire cydff_4D[1357] = Net_93[148]
Removing Lhs of wire cydff_5D[1358] = Net_90[141]
Removing Lhs of wire cydff_6D[1359] = Net_70[134]
Removing Lhs of wire cydff_7D[1360] = Net_69[127]
Removing Lhs of wire cydff_8D[1361] = Net_81[119]
Removing Lhs of wire \SPI_Master:BSPIM:so_send_reg\\D\[1364] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:mosi_pre_reg\\D\[1370] = zero[6]
Removing Lhs of wire \SPI_Master:BSPIM:dpcounter_one_reg\\D\[1372] = \SPI_Master:BSPIM:load_rx_data\[655]
Removing Lhs of wire \SPI_Master:BSPIM:mosi_from_dp_reg\\D\[1373] = \SPI_Master:BSPIM:mosi_from_dp\[669]
Removing Lhs of wire \WaveDAC8:cydff_1\\D\[1376] = Net_1199[910]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[1377] = zero[6]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[1378] = \Timer:TimerUDB:control_7\[980]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[1379] = \Timer:TimerUDB:status_tc\[1003]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[1380] = \Timer:TimerUDB:capt_fifo_load\[999]
Removing Lhs of wire \Timer:TimerUDB:trig_last\\D\[1383] = zero[6]

------------------------------------------------------
Aliased 0 equations, 375 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_823' (cost = 1):
Net_823 <= ((tmpOE__CPUA0_net_0 and SRAMWRITE));

Note:  Expanding virtual equation for 'Net_936' (cost = 0):
Net_936 <= (not IORQn);

Note:  Expanding virtual equation for 'Net_390' (cost = 2):
Net_390 <= (CPURDn
	OR Net_343);

Note:  Expanding virtual equation for 'MMU4A_0' (cost = 4):
MMU4A_0 <= ((Z80A_14 and Z80A_15 and Net_1405_0)
	OR (not Z80A_14 and Z80A_15 and Net_1404_0)
	OR (not Z80A_15 and Z80A_14 and Net_1403_0)
	OR (not Z80A_14 and not Z80A_15 and Net_1402_0));

Note:  Expanding virtual equation for 'MMU4A_1' (cost = 4):
MMU4A_1 <= ((Z80A_14 and Z80A_15 and Net_1405_1)
	OR (not Z80A_14 and Z80A_15 and Net_1404_1)
	OR (not Z80A_15 and Z80A_14 and Net_1403_1)
	OR (not Z80A_14 and not Z80A_15 and Net_1402_1));

Note:  Expanding virtual equation for 'MMU4A_4' (cost = 4):
MMU4A_4 <= ((Z80A_14 and Z80A_15 and Net_1405_4)
	OR (not Z80A_14 and Z80A_15 and Net_1404_4)
	OR (not Z80A_15 and Z80A_14 and Net_1403_4)
	OR (not Z80A_14 and not Z80A_15 and Net_1402_4));

Note:  Expanding virtual equation for 'MMU4A_3' (cost = 4):
MMU4A_3 <= ((Z80A_14 and Z80A_15 and Net_1405_3)
	OR (not Z80A_14 and Z80A_15 and Net_1404_3)
	OR (not Z80A_15 and Z80A_14 and Net_1403_3)
	OR (not Z80A_14 and not Z80A_15 and Net_1402_3));

Note:  Expanding virtual equation for 'MMU4A_2' (cost = 4):
MMU4A_2 <= ((Z80A_14 and Z80A_15 and Net_1405_2)
	OR (not Z80A_14 and Z80A_15 and Net_1404_2)
	OR (not Z80A_15 and Z80A_14 and Net_1403_2)
	OR (not Z80A_14 and not Z80A_15 and Net_1402_2));

Note:  Expanding virtual equation for 'Net_389' (cost = 0):
Net_389 <= (not SRAMREAD);

Note:  Expanding virtual equation for 'Net_395' (cost = 0):
Net_395 <= (not tmpOE__CPUA0_net_0);

Note:  Expanding virtual equation for 'Net_840' (cost = 0):
Net_840 <= (not SRAMWRITE);

Note:  Expanding virtual equation for 'Net_388' (cost = 2):
Net_388 <= (CPUWRn
	OR Net_343);

Note:  Expanding virtual equation for 'Net_896' (cost = 0):
Net_896 <= (not SRAMCS);

Note:  Expanding virtual equation for 'Net_519' (cost = 0):
Net_519 <= (not cydff_10);

Note:  Expanding virtual equation for 'Net_488' (cost = 1):
Net_488 <= ((not cydff_10 and Net_479));

Note:  Expanding virtual equation for 'Net_485' (cost = 2):
Net_485 <= (CPURES
	OR CLR_HALT);

Note:  Expanding virtual equation for 'Net_984' (cost = 0):
Net_984 <= (not M1n);

Note:  Expanding virtual equation for 'Net_513' (cost = 0):
Net_513 <= (not CPURDn);

Note:  Expanding virtual equation for 'Net_514' (cost = 0):
Net_514 <= (not CPUWRn);

Note:  Expanding virtual equation for 'Net_775' (cost = 2):
Net_775 <= ((not Z80A_15 and BNK_4)
	OR (not BNK_4 and Z80A_15));

Note:  Expanding virtual equation for 'Net_766' (cost = 2):
Net_766 <= ((not Z80A_14 and BNK_3)
	OR (not BNK_3 and Z80A_14));

Note:  Expanding virtual equation for 'Net_768' (cost = 2):
Net_768 <= ((not Z80A_13 and BNK_2)
	OR (not BNK_2 and Z80A_13));

Note:  Expanding virtual equation for 'Net_770' (cost = 2):
Net_770 <= ((not Z80A_12 and BNK_1)
	OR (not BNK_1 and Z80A_12));

Note:  Expanding virtual equation for 'Net_772' (cost = 2):
Net_772 <= ((not Z80A_11 and BNK_0)
	OR (not BNK_0 and Z80A_11));

Note:  Expanding virtual equation for '\SPI_Master:BSPIM:load_rx_data\' (cost = 1):
\SPI_Master:BSPIM:load_rx_data\ <= ((not \SPI_Master:BSPIM:count_4\ and not \SPI_Master:BSPIM:count_3\ and not \SPI_Master:BSPIM:count_2\ and not \SPI_Master:BSPIM:count_1\ and \SPI_Master:BSPIM:count_0\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer:TimerUDB:fifo_load_polarized\ <= ((\Timer:TimerUDB:control_6\ and \Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_polarized\' (cost = 2):
\Timer:TimerUDB:trigger_polarized\ <= ((\Timer:TimerUDB:control_3\ and \Timer:TimerUDB:trig_fall_detected\)
	OR (\Timer:TimerUDB:control_2\ and \Timer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_985' (cost = 1):
Net_985 <= ((not IORQn and not M1n));

Note:  Expanding virtual equation for 'Net_825' (cost = 1):
Net_825 <= ((not IORQn and not CPURDn));

Note:  Expanding virtual equation for 'Net_977' (cost = 1):
Net_977 <= ((not IORQn and not M1n));

Note:  Expanding virtual equation for 'Net_965' (cost = 2):
Net_965 <= (not CPUWRn
	OR not CPURDn);

Note:  Expanding virtual equation for 'Net_774' (cost = 4):
Net_774 <= ((not Z80A_15 and BNK_4 and MSK_4)
	OR (not BNK_4 and MSK_4 and Z80A_15));

Note:  Expanding virtual equation for 'Net_780' (cost = 12):
Net_780 <= ((not Z80A_14 and BNK_3 and MSK_3)
	OR (not BNK_3 and MSK_3 and Z80A_14));

Note:  Expanding virtual equation for 'Net_793' (cost = 36):
Net_793 <= ((not Z80A_13 and BNK_2 and MSK_2)
	OR (not BNK_2 and Z80A_13 and MSK_2));

Note:  Virtual signal Net_784 with ( cost: 108 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_784 <= ((not Z80A_12 and BNK_1 and MSK_1)
	OR (not BNK_1 and Z80A_12 and MSK_1));

Note:  Virtual signal Net_786 with ( cost: 108 or cost_inv: 4)  > 90 or with size: 2 > 102 has been made a (soft) node.
Net_786 <= ((not Z80A_11 and BNK_0 and MSK_0)
	OR (not BNK_0 and Z80A_11 and MSK_0));

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_enable\' (cost = 10):
\Timer:TimerUDB:trigger_enable\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:control_3\ and \Timer:TimerUDB:trig_fall_detected\)
	OR (\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:control_2\ and \Timer:TimerUDB:trig_rise_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_976' (cost = 2):
Net_976 <= ((not IORQn and not CPUWRn)
	OR (not IORQn and not CPURDn));

Note:  Virtual signal BANKED with ( cost: 108 or cost_inv: -1)  > 90 or with size: 27 > 102 has been made a (soft) node.
BANKED <= ((not BNK_4 and not BNK_3 and not BNK_2 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and not Z80A_14 and not Z80A_15)
	OR (not BNK_4 and not BNK_3 and not MSK_5 and not Net_784 and not Net_786 and not Z80A_14 and not Z80A_15 and BNK_2 and Z80A_13)
	OR (not BNK_4 and not BNK_2 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and not Z80A_15 and BNK_3 and Z80A_14)
	OR (not BNK_4 and not MSK_5 and not Net_784 and not Net_786 and not Z80A_15 and BNK_3 and BNK_2 and Z80A_13 and Z80A_14)
	OR (not BNK_3 and not BNK_2 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and not Z80A_14 and BNK_4 and Z80A_15)
	OR (not BNK_3 and not MSK_5 and not Net_784 and not Net_786 and not Z80A_14 and BNK_4 and BNK_2 and Z80A_13 and Z80A_15)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not Net_784 and not Net_786 and BNK_4 and BNK_3 and Z80A_14 and Z80A_15)
	OR (not MSK_5 and not Net_784 and not Net_786 and BNK_4 and BNK_3 and BNK_2 and Z80A_13 and Z80A_14 and Z80A_15)
	OR (not BNK_4 and not BNK_3 and not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and not Z80A_14 and not Z80A_15)
	OR (not BNK_4 and not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and not Z80A_15 and BNK_3 and Z80A_14)
	OR (not BNK_4 and not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and not Z80A_15)
	OR (not BNK_4 and not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and not Z80A_15 and BNK_2 and Z80A_13)
	OR (not BNK_3 and not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and not Z80A_14 and BNK_4 and Z80A_15)
	OR (not MSK_5 and not MSK_2 and not Net_784 and not Net_786 and BNK_4 and BNK_3 and Z80A_14 and Z80A_15)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and BNK_4 and Z80A_15)
	OR (not MSK_5 and not MSK_3 and not Net_784 and not Net_786 and BNK_4 and BNK_2 and Z80A_13 and Z80A_15)
	OR (not BNK_3 and not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and not Z80A_14)
	OR (not BNK_3 and not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and not Z80A_14 and BNK_2 and Z80A_13)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and BNK_3 and Z80A_14)
	OR (not MSK_5 and not MSK_4 and not Net_784 and not Net_786 and BNK_3 and BNK_2 and Z80A_13 and Z80A_14)
	OR (not BNK_4 and not MSK_5 and not MSK_3 and not MSK_2 and not Net_784 and not Net_786 and not Z80A_15)
	OR (not MSK_5 and not MSK_3 and not MSK_2 and not Net_784 and not Net_786 and BNK_4 and Z80A_15)
	OR (not BNK_3 and not MSK_5 and not MSK_4 and not MSK_2 and not Net_784 and not Net_786 and not Z80A_14)
	OR (not MSK_5 and not MSK_4 and not MSK_2 and not Net_784 and not Net_786 and BNK_3 and Z80A_14)
	OR (not BNK_2 and not Z80A_13 and not MSK_5 and not MSK_4 and not MSK_3 and not Net_784 and not Net_786)
	OR (not MSK_5 and not MSK_4 and not MSK_3 and not Net_784 and not Net_786 and BNK_2 and Z80A_13)
	OR (not MSK_5 and not MSK_4 and not MSK_3 and not MSK_2 and not Net_784 and not Net_786));

Note:  Expanding virtual equation for 'Net_1437' (cost = 6):
Net_1437 <= (BANKED
	OR tmpOE__CPUA0_net_0);

Note:  Expanding virtual equation for '\Timer:TimerUDB:status_tc\' (cost = 72):
\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:control_3\ and \Timer:TimerUDB:run_mode\ and \Timer:TimerUDB:per_zero\ and \Timer:TimerUDB:trig_fall_detected\)
	OR (\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:control_2\ and \Timer:TimerUDB:run_mode\ and \Timer:TimerUDB:per_zero\ and \Timer:TimerUDB:trig_rise_detected\));

Note:  Expanding virtual equation for 'Net_1427' (cost = 1):
Net_1427 <= ((MSK_2 and BANKED));

Note:  Expanding virtual equation for 'Net_1426' (cost = 1):
Net_1426 <= ((MSK_3 and BANKED));

Note:  Expanding virtual equation for 'Net_1428' (cost = 1):
Net_1428 <= ((MSK_1 and BANKED));

Note:  Expanding virtual equation for 'Net_1429' (cost = 1):
Net_1429 <= ((MSK_0 and BANKED));

Note:  Expanding virtual equation for 'Net_1430' (cost = 1):
Net_1430 <= ((MSK_4 and BANKED));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for 'Net_1411' (cost = 4):
Net_1411 <= ((MSK_3 and BANKED)
	OR tmpOE__CPUA0_net_0);

Note:  Expanding virtual equation for 'Net_1409' (cost = 4):
Net_1409 <= ((MSK_2 and BANKED)
	OR tmpOE__CPUA0_net_0);

Note:  Expanding virtual equation for 'MMU1A_7' (cost = 2):
MMU1A_7 <= ((BANKED and SAR_7)
	OR (tmpOE__CPUA0_net_0 and SAR_7));

Note:  Expanding virtual equation for 'MMU1A_6' (cost = 2):
MMU1A_6 <= ((BANKED and SAR_6)
	OR (tmpOE__CPUA0_net_0 and SAR_6));

Note:  Expanding virtual equation for 'MMU1A_5' (cost = 2):
MMU1A_5 <= ((BANKED and SAR_5)
	OR (tmpOE__CPUA0_net_0 and SAR_5));

Note:  Expanding virtual equation for 'Net_1413' (cost = 4):
Net_1413 <= ((MSK_1 and BANKED)
	OR tmpOE__CPUA0_net_0);

Note:  Expanding virtual equation for 'Net_1415' (cost = 4):
Net_1415 <= ((MSK_0 and BANKED)
	OR tmpOE__CPUA0_net_0);

Note:  Expanding virtual equation for 'Net_1431' (cost = 4):
Net_1431 <= ((MSK_4 and BANKED)
	OR tmpOE__CPUA0_net_0);


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for 'MMU1A_3' (cost = 4):
MMU1A_3 <= ((MSK_3 and BANKED and SAR_3)
	OR (tmpOE__CPUA0_net_0 and SAR_3)
	OR (not tmpOE__CPUA0_net_0 and not MSK_3 and Z80A_14)
	OR (not tmpOE__CPUA0_net_0 and not BANKED and Z80A_14));

Note:  Expanding virtual equation for 'MMU1A_2' (cost = 4):
MMU1A_2 <= ((MSK_2 and BANKED and SAR_2)
	OR (tmpOE__CPUA0_net_0 and SAR_2)
	OR (not tmpOE__CPUA0_net_0 and not MSK_2 and Z80A_13)
	OR (not tmpOE__CPUA0_net_0 and not BANKED and Z80A_13));

Note:  Expanding virtual equation for 'MMU1A_4' (cost = 4):
MMU1A_4 <= ((not tmpOE__CPUA0_net_0 and not MSK_4 and Z80A_15)
	OR (not tmpOE__CPUA0_net_0 and not BANKED and Z80A_15)
	OR (MSK_4 and BANKED and SAR_4)
	OR (tmpOE__CPUA0_net_0 and SAR_4));

Note:  Expanding virtual equation for 'MMU1A_1' (cost = 4):
MMU1A_1 <= ((MSK_1 and BANKED and SAR_1)
	OR (tmpOE__CPUA0_net_0 and SAR_1)
	OR (not tmpOE__CPUA0_net_0 and not MSK_1 and Z80A_12)
	OR (not tmpOE__CPUA0_net_0 and not BANKED and Z80A_12));

Note:  Expanding virtual equation for 'MMU1A_0' (cost = 4):
MMU1A_0 <= ((MSK_0 and BANKED and SAR_0)
	OR (tmpOE__CPUA0_net_0 and SAR_0)
	OR (not tmpOE__CPUA0_net_0 and not MSK_0 and Z80A_11)
	OR (not tmpOE__CPUA0_net_0 and not BANKED and Z80A_11));


Substituting virtuals - pass 6:


----------------------------------------------------------
Circuit simplification results:

	Expanded 57 signals.
	Turned 3 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj" -dcpsoc3 Z80_3Chip.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.901ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Tuesday, 06 September 2022 14:35:56
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip.cyprj -d CY8C5267AXI-LP051 Z80_3Chip.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \SPI_Master:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_Master:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:trig_last\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'DAC_Clock'. Fanout=1, Signal=Net_1249
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=PSoC_CLK
    Digital Clock 2: Automatic-assigning  clock 'CPUCLK'. Fanout=1, Signal=Net_835
    Digital Clock 3: Automatic-assigning  clock 'SPI_Master_IntClock'. Fanout=1, Signal=\SPI_Master:Net_276\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI_Master:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_Master_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_Master_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: IORQ_n(0):iocell.fb
        Effective Clock: IORQ_n(0):iocell.fb
        Enable Signal: True
    Routed Clock: \Sound_Counter:CounterHW\:timercell.tc
        Effective Clock: \Sound_Counter:CounterHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>
Info: plm.M0038: The pin named MREQ_n(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CPUD0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD0(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_4 ,
            fb => ZDO_0 ,
            pad => CPUD0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD1(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_26 ,
            fb => ZDO_1 ,
            pad => CPUD1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD2(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_27 ,
            fb => ZDO_2 ,
            pad => CPUD2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD3(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_28 ,
            fb => ZDO_3 ,
            pad => CPUD3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD4(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_30 ,
            fb => ZDO_4 ,
            pad => CPUD4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD5(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_31 ,
            fb => ZDO_5 ,
            pad => CPUD5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD6(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_32 ,
            fb => ZDO_6 ,
            pad => CPUD6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUD7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUD7(0)__PA ,
            oe => tmpOE__CPUD0_net_0 ,
            pin_input => Net_33 ,
            fb => ZDO_7 ,
            pad => CPUD7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = IORQ_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => IORQ_n(0)__PA ,
            fb => IORQn ,
            pad => IORQ_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA0(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => ADR_OUT_0 ,
            fb => Net_81 ,
            pad => CPUA0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA1(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_105 ,
            fb => Net_69 ,
            pad => CPUA1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA2(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_106 ,
            fb => Net_70 ,
            pad => CPUA2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA3(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_92 ,
            fb => Net_90 ,
            pad => CPUA3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA4(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_95 ,
            fb => Net_93 ,
            pad => CPUA4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA5(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_98 ,
            fb => Net_96 ,
            pad => CPUA5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA6(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_101 ,
            fb => Net_99 ,
            pad => CPUA6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA7(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_104 ,
            fb => Net_102 ,
            pad => CPUA7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA13(0)__PA ,
            pin_input => Net_1068 ,
            pad => SRAMA13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA14(0)__PA ,
            pin_input => Net_1069 ,
            pad => SRAMA14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA15(0)__PA ,
            pin_input => Net_1086 ,
            pad => SRAMA15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA18(0)__PA ,
            pin_input => Net_1112 ,
            pad => SRAMA18(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA17(0)__PA ,
            pin_input => Net_1106 ,
            pad => SRAMA17(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA16(0)__PA ,
            pin_input => Net_1102 ,
            pad => SRAMA16(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA12(0)__PA ,
            pin_input => Net_1070 ,
            pad => SRAMA12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA8(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_278 ,
            pad => CPUA8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA9(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_281 ,
            pad => CPUA9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA10(0)__PA ,
            oe => tmpOE__CPUA0_net_0 ,
            pin_input => Net_284 ,
            pad => CPUA10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = HALT_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => HALT_n(0)__PA ,
            pad => HALT_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUSRQ_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUSRQ_n(0)__PA ,
            pad => BUSRQ_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NMI_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NMI_n(0)__PA ,
            pin_input => __ONE__ ,
            pad => NMI_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INT_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INT_n(0)__PA ,
            pad => INT_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUWR_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUWR_n(0)__PA ,
            fb => CPUWRn ,
            pad => CPUWR_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPURD_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CPURD_n(0)__PA ,
            fb => CPURDn ,
            pad => CPURD_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMCS_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMCS_n(0)__PA ,
            pin_input => Net_369 ,
            pad => SRAMCS_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = M1_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => M1_n(0)__PA ,
            fb => M1n ,
            pad => M1_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MEMRD_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MEMRD_n(0)__PA ,
            pin_input => Net_394 ,
            pad => MEMRD_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MEMWR_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MEMWR_n(0)__PA ,
            pin_input => Net_391 ,
            pad => MEMWR_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MREQ_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MREQ_n(0)__PA ,
            fb => Net_343 ,
            pad => MREQ_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WAIT_n_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WAIT_n_1(0)__PA ,
            pin_input => Net_467 ,
            pad => WAIT_n_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SRAMA11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SRAMA11(0)__PA ,
            pin_input => Net_612 ,
            pad => SRAMA11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPU_CLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPU_CLK(0)__PA ,
            pin_input => Net_835_local ,
            pad => CPU_CLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPURSTn(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPURSTn(0)__PA ,
            pin_input => Net_894 ,
            pad => CPURSTn(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUSACK_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => BUSACK_n(0)__PA ,
            pad => BUSACK_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = I2CINT_n(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => I2CINT_n(0)__PA ,
            fb => Net_1322 ,
            pad => I2CINT_n(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OSC_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OSC_IN(0)__PA ,
            pad => OSC_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SPI_SS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SPI_SS(0)__PA ,
            pin_input => Net_1117 ,
            pad => SPI_SS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_995 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_1005 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_997 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = VO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => VO(0)__PA ,
            analog_term => Net_1198 ,
            pad => VO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA13(0)__PA ,
            fb => Z80A_13 ,
            pad => CPUA13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA14(0)__PA ,
            fb => Z80A_14 ,
            pad => CPUA14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA12(0)__PA ,
            fb => Z80A_12 ,
            pad => CPUA12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA11(0)__PA ,
            fb => Z80A_11 ,
            pad => CPUA11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CPUA15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CPUA15(0)__PA ,
            fb => Z80A_15 ,
            pad => CPUA15(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=BANKED_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              BNK_4 * MSK_4 * !Z80A_15
            + !BNK_3 * MSK_3 * Z80A_14
            + BNK_3 * MSK_3 * !Z80A_14
            + !BNK_2 * Z80A_13 * MSK_2
            + BNK_2 * !Z80A_13 * MSK_2
            + MSK_5
            + Net_784
            + Net_786
        );
        Output = BANKED_split (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=tmpOE__CPUD0_net_0, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !IORQn * !CPURDn
            + !IORQn * !M1n
            + tmpOE__CPUA0_net_0 * SRAMWRITE
        );
        Output = tmpOE__CPUD0_net_0 (fanout=8)

    MacroCell: Name=Net_1069, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !tmpOE__CPUA0_net_0 * !Net_627 * !MSK_3 * Z80A_14
            + !tmpOE__CPUA0_net_0 * !Net_627 * !BANKED * Z80A_14
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_3
            + !Net_627 * MSK_3 * BANKED * SAR_3
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_0
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_0
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_0
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_0
        );
        Output = Net_1069 (fanout=1)

    MacroCell: Name=Net_1068, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !tmpOE__CPUA0_net_0 * Z80A_13 * !MSK_2
            + !tmpOE__CPUA0_net_0 * Z80A_13 * !BANKED
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_2
            + !Net_627 * MSK_2 * BANKED * SAR_2
            + Net_627 * Z80A_13
        );
        Output = Net_1068 (fanout=1)

    MacroCell: Name=Net_1070, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !tmpOE__CPUA0_net_0 * Z80A_12 * !MSK_1
            + !tmpOE__CPUA0_net_0 * Z80A_12 * !BANKED
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_1
            + !Net_627 * MSK_1 * BANKED * SAR_1
            + Net_627 * Z80A_12
        );
        Output = Net_1070 (fanout=1)

    MacroCell: Name=Net_612, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !tmpOE__CPUA0_net_0 * Z80A_11 * !MSK_0
            + !tmpOE__CPUA0_net_0 * Z80A_11 * !BANKED
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_0
            + !Net_627 * MSK_0 * BANKED * SAR_0
            + Net_627 * Z80A_11
        );
        Output = Net_612 (fanout=1)

    MacroCell: Name=Net_394, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_343 * !CPURDn * !tmpOE__CPUA0_net_0
            + tmpOE__CPUA0_net_0 * SRAMREAD
        );
        Output = Net_394 (fanout=1)

    MacroCell: Name=Net_391, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_343 * !tmpOE__CPUA0_net_0 * !CPUWRn
            + tmpOE__CPUA0_net_0 * SRAMWRITE
        );
        Output = Net_391 (fanout=1)

    MacroCell: Name=Net_369, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_343 * !tmpOE__CPUA0_net_0
            + tmpOE__CPUA0_net_0 * !SRAMCS
        );
        Output = Net_369 (fanout=1)

    MacroCell: Name=Net_467, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !IOBUSY
        );
        Output = Net_467 (fanout=1)

    MacroCell: Name=BANKED, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !BNK_4 * MSK_4 * Z80A_15
            + BANKED_split
        );
        Output = BANKED (fanout=8)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_786, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !BNK_0 * Z80A_11 * MSK_0
            + BNK_0 * !Z80A_11 * MSK_0
        );
        Output = Net_786 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_784, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !BNK_1 * Z80A_12 * MSK_1
            + BNK_1 * !Z80A_12 * MSK_1
        );
        Output = Net_784 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=Net_894, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CPURES
        );
        Output = Net_894 (fanout=1)

    MacroCell: Name=\SPI_Master:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\
        );
        Output = \SPI_Master:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI_Master:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
        );
        Output = \SPI_Master:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_Master:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\
        );
        Output = \SPI_Master:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_Master:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\ * \SPI_Master:BSPIM:rx_status_4\
        );
        Output = \SPI_Master:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1086, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !tmpOE__CPUA0_net_0 * !Net_627 * !MSK_4 * Z80A_15
            + !tmpOE__CPUA0_net_0 * !Net_627 * !BANKED * Z80A_15
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_4
            + !Net_627 * MSK_4 * BANKED * SAR_4
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_1
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_1
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_1
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_1
        );
        Output = Net_1086 (fanout=1)

    MacroCell: Name=Net_1102, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              tmpOE__CPUA0_net_0 * !Net_627 * SAR_5
            + !Net_627 * BANKED * SAR_5
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_2
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_2
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_2
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_2
        );
        Output = Net_1102 (fanout=1)

    MacroCell: Name=Net_1106, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              tmpOE__CPUA0_net_0 * !Net_627 * SAR_6
            + !Net_627 * BANKED * SAR_6
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_3
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_3
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_3
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_3
        );
        Output = Net_1106 (fanout=1)

    MacroCell: Name=Net_1112, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              tmpOE__CPUA0_net_0 * !Net_627 * SAR_7
            + !Net_627 * BANKED * SAR_7
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_4
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_4
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_4
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_4
        );
        Output = Net_1112 (fanout=1)

    MacroCell: Name=\WaveDAC8:Net_183\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1313 * !\WaveDAC8:Net_134\
        );
        Output = \WaveDAC8:Net_183\ (fanout=1)

    MacroCell: Name=\WaveDAC8:Net_107\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1313 * \WaveDAC8:Net_134\
        );
        Output = \WaveDAC8:Net_107\ (fanout=1)

    MacroCell: Name=Net_1321, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1322
        );
        Output = Net_1321 (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_3\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_2\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_3\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_2\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=3)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=cydff_10, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PSoC_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_479
        );
        Output = cydff_10 (fanout=1)

    MacroCell: Name=Net_479, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PSoC_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              IORQn
            + CPURDn * CPUWRn * M1n
        );
        Output = Net_479 (fanout=2)

    MacroCell: Name=Net_397, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_102
        );
        Output = Net_397 (fanout=1)

    MacroCell: Name=Net_429, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99
        );
        Output = Net_429 (fanout=1)

    MacroCell: Name=Net_432, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = Net_432 (fanout=1)

    MacroCell: Name=Net_435, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_93
        );
        Output = Net_435 (fanout=1)

    MacroCell: Name=Net_438, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_90
        );
        Output = Net_438 (fanout=1)

    MacroCell: Name=Net_441, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = Net_441 (fanout=1)

    MacroCell: Name=Net_444, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = Net_444 (fanout=1)

    MacroCell: Name=Net_419, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_81
        );
        Output = Net_419 (fanout=1)

    MacroCell: Name=IOBUSY, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PSoC_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_10 * Net_479 * !CLR_HALT * !CPURES
            + !CLR_HALT * IOBUSY * !CPURES
        );
        Output = IOBUSY (fanout=3)

    MacroCell: Name=Net_995, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_995 * \SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
        );
        Output = Net_995 (fanout=2)

    MacroCell: Name=Net_1005, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_1005 * !\SPI_Master:BSPIM:state_2\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * \SPI_Master:BSPIM:count_1\ * 
              !\SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:ld_ident\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + \SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:mosi_from_dp\
            + !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:mosi_from_dp\
        );
        Output = Net_1005 (fanout=2)

    MacroCell: Name=\SPI_Master:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              \SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              !\SPI_Master:BSPIM:ld_ident\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              \SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:tx_status_1\
        );
        Output = \SPI_Master:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI_Master:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              \SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:tx_status_1\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_0\
            + \SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * \SPI_Master:BSPIM:count_1\ * 
              !\SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:ld_ident\
        );
        Output = \SPI_Master:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI_Master:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\
            + !\SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:tx_status_1\
        );
        Output = \SPI_Master:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1116, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !Net_1116
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !Net_1116
            + \SPI_Master:BSPIM:state_1\ * \SPI_Master:BSPIM:state_0\ * 
              !Net_1116
        );
        Output = Net_1116 (fanout=1)

    MacroCell: Name=\SPI_Master:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              !\SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              \SPI_Master:BSPIM:load_cond\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:load_cond\
            + \SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              !\SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              \SPI_Master:BSPIM:load_cond\
            + \SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              !\SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              \SPI_Master:BSPIM:load_cond\
        );
        Output = \SPI_Master:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_Master:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:ld_ident\
            + \SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:ld_ident\
            + \SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * \SPI_Master:BSPIM:count_1\ * 
              !\SPI_Master:BSPIM:count_0\ * \SPI_Master:BSPIM:ld_ident\
        );
        Output = \SPI_Master:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI_Master:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:cnt_enable\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:cnt_enable\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:cnt_enable\
            + \SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:cnt_enable\
        );
        Output = \SPI_Master:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\WaveDAC8:Net_134\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1313)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1199
        );
        Output = \WaveDAC8:Net_134\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_3\ * !\Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_3\ * !\Timer:TimerUDB:run_mode\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_3\ * !\Timer:TimerUDB:per_zero\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_2\ * !\Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_2\ * !\Timer:TimerUDB:run_mode\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_2\ * !\Timer:TimerUDB:per_zero\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_3\ * 
              \Timer:TimerUDB:timer_enable\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_2\ * 
              \Timer:TimerUDB:timer_enable\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=5)

    MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=5)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI_Master:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_Master:Net_276\ ,
            cs_addr_2 => \SPI_Master:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_Master:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_Master:BSPIM:state_0\ ,
            route_si => Net_997 ,
            f1_load => \SPI_Master:BSPIM:load_rx_data\ ,
            so_comb => \SPI_Master:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_Master:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_Master:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_Master:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_Master:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_out => \Timer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            chain_in => \Timer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
            chain_in => \Timer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer:TimerUDB:sT24:timerdp:u1\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Z80_Data_Out:sts:sts_reg\
        PORT MAP (
            status_7 => ZDO_7 ,
            status_6 => ZDO_6 ,
            status_5 => ZDO_5 ,
            status_4 => ZDO_4 ,
            status_3 => ZDO_3 ,
            status_2 => ZDO_2 ,
            status_1 => ZDO_1 ,
            status_0 => ZDO_0 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\AdrLowIn:sts:sts_reg\
        PORT MAP (
            status_7 => Net_397 ,
            status_6 => Net_429 ,
            status_5 => Net_432 ,
            status_4 => Net_435 ,
            status_3 => Net_438 ,
            status_2 => Net_441 ,
            status_1 => Net_444 ,
            status_0 => Net_419 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True

    statuscell: Name =\IO_Stat_Reg:sts:sts_reg\
        PORT MAP (
            status_4 => IOBUSY ,
            status_3 => M1n ,
            status_2 => CPUWRn ,
            status_1 => CPURDn ,
            status_0 => IORQn );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI_Master:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_Master:Net_276\ ,
            status_4 => \SPI_Master:BSPIM:tx_status_4\ ,
            status_3 => \SPI_Master:BSPIM:load_rx_data\ ,
            status_2 => \SPI_Master:BSPIM:tx_status_2\ ,
            status_1 => \SPI_Master:BSPIM:tx_status_1\ ,
            status_0 => \SPI_Master:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_Master:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_Master:Net_276\ ,
            status_6 => \SPI_Master:BSPIM:rx_status_6\ ,
            status_5 => \SPI_Master:BSPIM:rx_status_5\ ,
            status_4 => \SPI_Master:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ ,
            interrupt => Net_1333 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =SCL(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_0\ ,
            out => \I2C:Net_1109_0_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =SDA(0)_SYNC
        PORT MAP (
            in => \I2C:Net_1109_1\ ,
            out => \I2C:Net_1109_1_SYNCOUT\ ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Z80_Data_In:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_33 ,
            control_6 => Net_32 ,
            control_5 => Net_31 ,
            control_4 => Net_30 ,
            control_3 => Net_28 ,
            control_2 => Net_27 ,
            control_1 => Net_26 ,
            control_0 => Net_4 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\AdrLowOut:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_104 ,
            control_6 => Net_101 ,
            control_5 => Net_98 ,
            control_4 => Net_95 ,
            control_3 => Net_92 ,
            control_2 => Net_106 ,
            control_1 => Net_105 ,
            control_0 => ADR_OUT_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\IO_Ctrl_Reg:Sync:ctrl_reg\
        PORT MAP (
            clock => PSoC_CLK ,
            control_7 => \IO_Ctrl_Reg:control_7\ ,
            control_6 => \IO_Ctrl_Reg:control_6\ ,
            control_5 => \IO_Ctrl_Reg:control_5\ ,
            control_4 => \IO_Ctrl_Reg:control_4\ ,
            control_3 => \IO_Ctrl_Reg:control_3\ ,
            control_2 => \IO_Ctrl_Reg:control_2\ ,
            control_1 => \IO_Ctrl_Reg:control_1\ ,
            control_0 => CLR_HALT );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BankBaseAdr:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BankBaseAdr:control_7\ ,
            control_6 => \BankBaseAdr:control_6\ ,
            control_5 => \BankBaseAdr:control_5\ ,
            control_4 => BNK_4 ,
            control_3 => BNK_3 ,
            control_2 => BNK_2 ,
            control_1 => BNK_1 ,
            control_0 => BNK_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\AdrMidOut:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \AdrMidOut:control_7\ ,
            control_6 => \AdrMidOut:control_6\ ,
            control_5 => \AdrMidOut:control_5\ ,
            control_4 => \AdrMidOut:control_4\ ,
            control_3 => \AdrMidOut:control_3\ ,
            control_2 => Net_284 ,
            control_1 => Net_281 ,
            control_0 => Net_278 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SPI_SS_Out:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \SPI_SS_Out:control_7\ ,
            control_6 => \SPI_SS_Out:control_6\ ,
            control_5 => \SPI_SS_Out:control_5\ ,
            control_4 => \SPI_SS_Out:control_4\ ,
            control_3 => \SPI_SS_Out:control_3\ ,
            control_2 => \SPI_SS_Out:control_2\ ,
            control_1 => \SPI_SS_Out:control_1\ ,
            control_0 => Net_1117 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BankMask:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BankMask:control_7\ ,
            control_6 => \BankMask:control_6\ ,
            control_5 => MSK_5 ,
            control_4 => MSK_4 ,
            control_3 => MSK_3 ,
            control_2 => MSK_2 ,
            control_1 => MSK_1 ,
            control_0 => MSK_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00100000"
        }
        Clock Enable: True

    controlcell: Name =\ExtSRAMCtl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ExtSRAMCtl:control_7\ ,
            control_6 => \ExtSRAMCtl:control_6\ ,
            control_5 => \ExtSRAMCtl:control_5\ ,
            control_4 => CPURES ,
            control_3 => SRAMWRITE ,
            control_2 => SRAMREAD ,
            control_1 => SRAMCS ,
            control_0 => tmpOE__CPUA0_net_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00010000"
        }
        Clock Enable: True

    controlcell: Name =\MMU_Sel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MMU_Sel:control_7\ ,
            control_6 => \MMU_Sel:control_6\ ,
            control_5 => \MMU_Sel:control_5\ ,
            control_4 => \MMU_Sel:control_4\ ,
            control_3 => \MMU_Sel:control_3\ ,
            control_2 => \MMU_Sel:control_2\ ,
            control_1 => \MMU_Sel:control_1\ ,
            control_0 => Net_627 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\DAC_Control:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DAC_Control:control_7\ ,
            control_6 => \DAC_Control:control_6\ ,
            control_5 => \DAC_Control:control_5\ ,
            control_4 => \DAC_Control:control_4\ ,
            control_3 => \DAC_Control:control_3\ ,
            control_2 => \DAC_Control:control_2\ ,
            control_1 => \DAC_Control:control_1\ ,
            control_0 => Net_1199 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MMU4_Addr_0:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MMU4_Addr_0:control_7\ ,
            control_6 => \MMU4_Addr_0:control_6\ ,
            control_5 => \MMU4_Addr_0:control_5\ ,
            control_4 => Net_1402_4 ,
            control_3 => Net_1402_3 ,
            control_2 => Net_1402_2 ,
            control_1 => Net_1402_1 ,
            control_0 => Net_1402_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MMU4_Addr_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MMU4_Addr_1:control_7\ ,
            control_6 => \MMU4_Addr_1:control_6\ ,
            control_5 => \MMU4_Addr_1:control_5\ ,
            control_4 => Net_1403_4 ,
            control_3 => Net_1403_3 ,
            control_2 => Net_1403_2 ,
            control_1 => Net_1403_1 ,
            control_0 => Net_1403_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MMU4_Addr_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MMU4_Addr_2:control_7\ ,
            control_6 => \MMU4_Addr_2:control_6\ ,
            control_5 => \MMU4_Addr_2:control_5\ ,
            control_4 => Net_1404_4 ,
            control_3 => Net_1404_3 ,
            control_2 => Net_1404_2 ,
            control_1 => Net_1404_1 ,
            control_0 => Net_1404_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MMU4_Addr_3:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MMU4_Addr_3:control_7\ ,
            control_6 => \MMU4_Addr_3:control_6\ ,
            control_5 => \MMU4_Addr_3:control_5\ ,
            control_4 => Net_1405_4 ,
            control_3 => Net_1405_3 ,
            control_2 => Net_1405_2 ,
            control_1 => Net_1405_1 ,
            control_0 => Net_1405_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\AdrHighOut:Sync:ctrl_reg\
        PORT MAP (
            control_7 => SAR_7 ,
            control_6 => SAR_6 ,
            control_5 => SAR_5 ,
            control_4 => SAR_4 ,
            control_3 => SAR_3 ,
            control_2 => SAR_2 ,
            control_1 => SAR_1 ,
            control_0 => SAR_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_Master:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_Master:Net_276\ ,
            enable => \SPI_Master:BSPIM:cnt_enable\ ,
            count_6 => \SPI_Master:BSPIM:count_6\ ,
            count_5 => \SPI_Master:BSPIM:count_5\ ,
            count_4 => \SPI_Master:BSPIM:count_4\ ,
            count_3 => \SPI_Master:BSPIM:count_3\ ,
            count_2 => \SPI_Master:BSPIM:count_2\ ,
            count_1 => \SPI_Master:BSPIM:count_1\ ,
            count_0 => \SPI_Master:BSPIM:count_0\ ,
            tc => \SPI_Master:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\WaveDAC8:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_183\ ,
            termin => zero ,
            termout => Net_1234 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }

    drqcell: Name =\WaveDAC8:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_107\ ,
            termin => zero ,
            termout => Net_1235 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =I2CINT_ISR
        PORT MAP (
            interrupt => Net_1321 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }

    interrupt: Name =Timer_ISR
        PORT MAP (
            interrupt => Net_1333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   65 :    7 :   72 : 90.28 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    2 :   22 :   24 :  8.33 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   55 :  137 :  192 : 28.65 %
  Unique P-terms              :  138 :  246 :  384 : 35.94 %
  Total P-terms               :  144 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    Status Registers          :    3 :      :      :        
    StatusI Registers         :    3 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :   17 :    7 :   24 : 70.83 %
    Control Registers         :   16 :      :      :        
    Count7 Cells              :    1 :      :      :        
Comparator                    :    0 :    2 :    2 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    0 :    1 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.324ms
Tech Mapping phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : BUSACK_n(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : BUSRQ_n(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : CPUA0(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : CPUA1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : CPUA10(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : CPUA11(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : CPUA12(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : CPUA13(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : CPUA14(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : CPUA15(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : CPUA2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : CPUA3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : CPUA4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : CPUA5(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : CPUA6(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : CPUA7(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : CPUA8(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : CPUA9(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : CPUD0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : CPUD1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : CPUD2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : CPUD3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : CPUD4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : CPUD5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : CPUD6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : CPUD7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CPURD_n(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CPURSTn(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : CPUWR_n(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CPU_CLK(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : HALT_n(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : I2CINT_n(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : INT_n(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : IORQ_n(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : M1_n(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : MEMRD_n(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : MEMWR_n(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : MISO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MOSI(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MREQ_n(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : NMI_n(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : OSC_IN(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCLK(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SPI_SS(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SRAMA11(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SRAMA12(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SRAMA13(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SRAMA14(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SRAMA15(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SRAMA16(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SRAMA17(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SRAMA18(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SRAMCS_n(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : VO(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : WAIT_n_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8:VDAC8:viDAC8\
Analog Placement Results:
IO_0@[IOP=(15)][IoId=(0)] : BUSACK_n(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : BUSRQ_n(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : CPUA0(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : CPUA1(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : CPUA10(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : CPUA11(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : CPUA12(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : CPUA13(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : CPUA14(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : CPUA15(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : CPUA2(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : CPUA3(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : CPUA4(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : CPUA5(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : CPUA6(0) (fixed)
IO_7@[IOP=(4)][IoId=(7)] : CPUA7(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : CPUA8(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : CPUA9(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : CPUD0(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : CPUD1(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : CPUD2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : CPUD3(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : CPUD4(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : CPUD5(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : CPUD6(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : CPUD7(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : CPURD_n(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CPURSTn(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : CPUWR_n(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : CPU_CLK(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : HALT_n(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : I2CINT_n(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : INT_n(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : IORQ_n(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : M1_n(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : MEMRD_n(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : MEMWR_n(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : MISO(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : MOSI(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : MREQ_n(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : NMI_n(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : OSC_IN(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : SCLK(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : SPI_SS(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SRAMA11(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : SRAMA12(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : SRAMA13(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : SRAMA14(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SRAMA15(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : SRAMA16(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : SRAMA17(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SRAMA18(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : SRAMCS_n(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : VO(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : WAIT_n_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
VIDAC[0]@[FFB(VIDAC,0)] : \WaveDAC8:VDAC8:viDAC8\

Analog Placement phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1198 {
    vidac_0_vout
    agl1_x_vidac_0_vout
    agl1
    agl1_x_p15_5
    p15_5
  }
  Net: \WaveDAC8:VDAC8:Net_77\ {
  }
}
Map of item to net {
  vidac_0_vout                                     -> Net_1198
  agl1_x_vidac_0_vout                              -> Net_1198
  agl1                                             -> Net_1198
  agl1_x_p15_5                                     -> Net_1198
  p15_5                                            -> Net_1198
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.383ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   33 :   15 :   48 :  68.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.94
                   Pterms :            4.36
               Macrocells :            1.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.394ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         19 :       9.84 :       2.89
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_612, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !tmpOE__CPUA0_net_0 * Z80A_11 * !MSK_0
            + !tmpOE__CPUA0_net_0 * Z80A_11 * !BANKED
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_0
            + !Net_627 * MSK_0 * BANKED * SAR_0
            + Net_627 * Z80A_11
        );
        Output = Net_612 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_894, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !CPURES
        );
        Output = Net_894 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\Z80_Data_In:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_33 ,
        control_6 => Net_32 ,
        control_5 => Net_31 ,
        control_4 => Net_30 ,
        control_3 => Net_28 ,
        control_2 => Net_27 ,
        control_1 => Net_26 ,
        control_0 => Net_4 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1112, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              tmpOE__CPUA0_net_0 * !Net_627 * SAR_7
            + !Net_627 * BANKED * SAR_7
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_4
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_4
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_4
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_4
        );
        Output = Net_1112 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1106, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              tmpOE__CPUA0_net_0 * !Net_627 * SAR_6
            + !Net_627 * BANKED * SAR_6
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_3
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_3
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_3
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_3
        );
        Output = Net_1106 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\MMU4_Addr_0:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MMU4_Addr_0:control_7\ ,
        control_6 => \MMU4_Addr_0:control_6\ ,
        control_5 => \MMU4_Addr_0:control_5\ ,
        control_4 => Net_1402_4 ,
        control_3 => Net_1402_3 ,
        control_2 => Net_1402_2 ,
        control_1 => Net_1402_1 ,
        control_0 => Net_1402_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SCL(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_0\ ,
        out => \I2C:Net_1109_0_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1102, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              tmpOE__CPUA0_net_0 * !Net_627 * SAR_5
            + !Net_627 * BANKED * SAR_5
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_2
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_2
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_2
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_2
        );
        Output = Net_1102 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\Z80_Data_Out:sts:sts_reg\
    PORT MAP (
        status_7 => ZDO_7 ,
        status_6 => ZDO_6 ,
        status_5 => ZDO_5 ,
        status_4 => ZDO_4 ,
        status_3 => ZDO_3 ,
        status_2 => ZDO_2 ,
        status_1 => ZDO_1 ,
        status_0 => ZDO_0 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\MMU4_Addr_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MMU4_Addr_2:control_7\ ,
        control_6 => \MMU4_Addr_2:control_6\ ,
        control_5 => \MMU4_Addr_2:control_5\ ,
        control_4 => Net_1404_4 ,
        control_3 => Net_1404_3 ,
        control_2 => Net_1404_2 ,
        control_1 => Net_1404_1 ,
        control_0 => Net_1404_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1070, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !tmpOE__CPUA0_net_0 * Z80A_12 * !MSK_1
            + !tmpOE__CPUA0_net_0 * Z80A_12 * !BANKED
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_1
            + !Net_627 * MSK_1 * BANKED * SAR_1
            + Net_627 * Z80A_12
        );
        Output = Net_1070 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1069, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !tmpOE__CPUA0_net_0 * !Net_627 * !MSK_3 * Z80A_14
            + !tmpOE__CPUA0_net_0 * !Net_627 * !BANKED * Z80A_14
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_3
            + !Net_627 * MSK_3 * BANKED * SAR_3
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_0
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_0
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_0
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_0
        );
        Output = Net_1069 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\AdrHighOut:Sync:ctrl_reg\
    PORT MAP (
        control_7 => SAR_7 ,
        control_6 => SAR_6 ,
        control_5 => SAR_5 ,
        control_4 => SAR_4 ,
        control_3 => SAR_3 ,
        control_2 => SAR_2 ,
        control_1 => SAR_1 ,
        control_0 => SAR_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\WaveDAC8:Net_183\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1313 * !\WaveDAC8:Net_134\
        );
        Output = \WaveDAC8:Net_183\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1068, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !tmpOE__CPUA0_net_0 * Z80A_13 * !MSK_2
            + !tmpOE__CPUA0_net_0 * Z80A_13 * !BANKED
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_2
            + !Net_627 * MSK_2 * BANKED * SAR_2
            + Net_627 * Z80A_13
        );
        Output = Net_1068 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\WaveDAC8:Net_134\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1313)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1199
        );
        Output = \WaveDAC8:Net_134\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\WaveDAC8:Net_107\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1313 * \WaveDAC8:Net_134\
        );
        Output = \WaveDAC8:Net_107\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\MMU4_Addr_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MMU4_Addr_1:control_7\ ,
        control_6 => \MMU4_Addr_1:control_6\ ,
        control_5 => \MMU4_Addr_1:control_5\ ,
        control_4 => Net_1403_4 ,
        control_3 => Net_1403_3 ,
        control_2 => Net_1403_2 ,
        control_1 => Net_1403_1 ,
        control_0 => Net_1403_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1086, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !tmpOE__CPUA0_net_0 * !Net_627 * !MSK_4 * Z80A_15
            + !tmpOE__CPUA0_net_0 * !Net_627 * !BANKED * Z80A_15
            + tmpOE__CPUA0_net_0 * !Net_627 * SAR_4
            + !Net_627 * MSK_4 * BANKED * SAR_4
            + Net_627 * !Z80A_14 * !Z80A_15 * Net_1402_1
            + Net_627 * !Z80A_14 * Z80A_15 * Net_1404_1
            + Net_627 * Z80A_14 * !Z80A_15 * Net_1403_1
            + Net_627 * Z80A_14 * Z80A_15 * Net_1405_1
        );
        Output = Net_1086 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\MMU4_Addr_3:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MMU4_Addr_3:control_7\ ,
        control_6 => \MMU4_Addr_3:control_6\ ,
        control_5 => \MMU4_Addr_3:control_5\ ,
        control_4 => Net_1405_4 ,
        control_3 => Net_1405_3 ,
        control_2 => Net_1405_2 ,
        control_1 => Net_1405_1 ,
        control_0 => Net_1405_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =SDA(0)_SYNC
    PORT MAP (
        in => \I2C:Net_1109_1\ ,
        out => \I2C:Net_1109_1_SYNCOUT\ ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_479, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PSoC_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              IORQn
            + CPURDn * CPUWRn * M1n
        );
        Output = Net_479 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=IOBUSY, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (PSoC_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cydff_10 * Net_479 * !CLR_HALT * !CPURES
            + !CLR_HALT * IOBUSY * !CPURES
        );
        Output = IOBUSY (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Master:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              \SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:tx_status_1\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_0\
            + \SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * \SPI_Master:BSPIM:count_1\ * 
              !\SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:ld_ident\
        );
        Output = \SPI_Master:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Master:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:cnt_enable\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:cnt_enable\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:cnt_enable\
            + \SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:cnt_enable\
        );
        Output = \SPI_Master:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\IO_Stat_Reg:sts:sts_reg\
    PORT MAP (
        status_4 => IOBUSY ,
        status_3 => M1n ,
        status_2 => CPUWRn ,
        status_1 => CPURDn ,
        status_0 => IORQn );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\IO_Ctrl_Reg:Sync:ctrl_reg\
    PORT MAP (
        clock => PSoC_CLK ,
        control_7 => \IO_Ctrl_Reg:control_7\ ,
        control_6 => \IO_Ctrl_Reg:control_6\ ,
        control_5 => \IO_Ctrl_Reg:control_5\ ,
        control_4 => \IO_Ctrl_Reg:control_4\ ,
        control_3 => \IO_Ctrl_Reg:control_3\ ,
        control_2 => \IO_Ctrl_Reg:control_2\ ,
        control_1 => \IO_Ctrl_Reg:control_1\ ,
        control_0 => CLR_HALT );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Master:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              \SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              !\SPI_Master:BSPIM:ld_ident\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              \SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:tx_status_1\
        );
        Output = \SPI_Master:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Master:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\ * \SPI_Master:BSPIM:rx_status_4\
        );
        Output = \SPI_Master:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1005, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_1005 * !\SPI_Master:BSPIM:state_2\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * \SPI_Master:BSPIM:count_1\ * 
              !\SPI_Master:BSPIM:count_0\ * !\SPI_Master:BSPIM:ld_ident\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + \SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:mosi_from_dp\
            + !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:mosi_from_dp\
        );
        Output = Net_1005 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_Master:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_Master:Net_276\ ,
        cs_addr_2 => \SPI_Master:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_Master:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_Master:BSPIM:state_0\ ,
        route_si => Net_997 ,
        f1_load => \SPI_Master:BSPIM:load_rx_data\ ,
        so_comb => \SPI_Master:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_Master:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_Master:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_Master:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_Master:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_Master:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_Master:Net_276\ ,
        status_6 => \SPI_Master:BSPIM:rx_status_6\ ,
        status_5 => \SPI_Master:BSPIM:rx_status_5\ ,
        status_4 => \SPI_Master:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=BANKED_split, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              BNK_4 * MSK_4 * !Z80A_15
            + !BNK_3 * MSK_3 * Z80A_14
            + BNK_3 * MSK_3 * !Z80A_14
            + !BNK_2 * Z80A_13 * MSK_2
            + BNK_2 * !Z80A_13 * MSK_2
            + MSK_5
            + Net_784
            + Net_786
        );
        Output = BANKED_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_784, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !BNK_1 * Z80A_12 * MSK_1
            + BNK_1 * !Z80A_12 * MSK_1
        );
        Output = Net_784 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_Master:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:ld_ident\
            + \SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * \SPI_Master:BSPIM:ld_ident\
            + \SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * \SPI_Master:BSPIM:count_1\ * 
              !\SPI_Master:BSPIM:count_0\ * \SPI_Master:BSPIM:ld_ident\
        );
        Output = \SPI_Master:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ ,
        chain_in => \Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\BankMask:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BankMask:control_7\ ,
        control_6 => \BankMask:control_6\ ,
        control_5 => MSK_5 ,
        control_4 => MSK_4 ,
        control_3 => MSK_3 ,
        control_2 => MSK_2 ,
        control_1 => MSK_1 ,
        control_0 => MSK_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00100000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_Master:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              !\SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              \SPI_Master:BSPIM:load_cond\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:load_cond\
            + \SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              !\SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              \SPI_Master:BSPIM:load_cond\
            + \SPI_Master:BSPIM:state_0\ * !\SPI_Master:BSPIM:count_4\ * 
              !\SPI_Master:BSPIM:count_3\ * !\SPI_Master:BSPIM:count_2\ * 
              !\SPI_Master:BSPIM:count_1\ * !\SPI_Master:BSPIM:count_0\ * 
              \SPI_Master:BSPIM:load_cond\
        );
        Output = \SPI_Master:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_786, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !BNK_0 * Z80A_11 * MSK_0
            + BNK_0 * !Z80A_11 * MSK_0
        );
        Output = Net_786 (fanout=1)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=cydff_10, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (PSoC_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_479
        );
        Output = cydff_10 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_Master:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Master:BSPIM:count_4\ * !\SPI_Master:BSPIM:count_3\ * 
              !\SPI_Master:BSPIM:count_2\ * !\SPI_Master:BSPIM:count_1\ * 
              \SPI_Master:BSPIM:count_0\
        );
        Output = \SPI_Master:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPI_Master:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_Master:Net_276\ ,
        enable => \SPI_Master:BSPIM:cnt_enable\ ,
        count_6 => \SPI_Master:BSPIM:count_6\ ,
        count_5 => \SPI_Master:BSPIM:count_5\ ,
        count_4 => \SPI_Master:BSPIM:count_4\ ,
        count_3 => \SPI_Master:BSPIM:count_3\ ,
        count_2 => \SPI_Master:BSPIM:count_2\ ,
        count_1 => \SPI_Master:BSPIM:count_1\ ,
        count_0 => \SPI_Master:BSPIM:count_0\ ,
        tc => \SPI_Master:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1116, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              !Net_1116
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\ * !Net_1116
            + \SPI_Master:BSPIM:state_1\ * \SPI_Master:BSPIM:state_0\ * 
              !Net_1116
        );
        Output = Net_1116 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ ,
        interrupt => Net_1333 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\AdrMidOut:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \AdrMidOut:control_7\ ,
        control_6 => \AdrMidOut:control_6\ ,
        control_5 => \AdrMidOut:control_5\ ,
        control_4 => \AdrMidOut:control_4\ ,
        control_3 => \AdrMidOut:control_3\ ,
        control_2 => Net_284 ,
        control_1 => Net_281 ,
        control_0 => Net_278 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_441, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_70
        );
        Output = Net_441 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=BANKED, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !BNK_4 * MSK_4 * Z80A_15
            + BANKED_split
        );
        Output = BANKED (fanout=8)
        Properties               : 
        {
            soft = 1
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_429, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_99
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\MMU_Sel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MMU_Sel:control_7\ ,
        control_6 => \MMU_Sel:control_6\ ,
        control_5 => \MMU_Sel:control_5\ ,
        control_4 => \MMU_Sel:control_4\ ,
        control_3 => \MMU_Sel:control_3\ ,
        control_2 => \MMU_Sel:control_2\ ,
        control_1 => \MMU_Sel:control_1\ ,
        control_0 => Net_627 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=tmpOE__CPUD0_net_0, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !IORQn * !CPURDn
            + !IORQn * !M1n
            + tmpOE__CPUA0_net_0 * SRAMWRITE
        );
        Output = tmpOE__CPUD0_net_0 (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_467, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !IOBUSY
        );
        Output = Net_467 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_391, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_343 * !tmpOE__CPUA0_net_0 * !CPUWRn
            + tmpOE__CPUA0_net_0 * SRAMWRITE
        );
        Output = Net_391 (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\ExtSRAMCtl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ExtSRAMCtl:control_7\ ,
        control_6 => \ExtSRAMCtl:control_6\ ,
        control_5 => \ExtSRAMCtl:control_5\ ,
        control_4 => CPURES ,
        control_3 => SRAMWRITE ,
        control_2 => SRAMREAD ,
        control_1 => SRAMCS ,
        control_0 => tmpOE__CPUA0_net_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00010000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_Master:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\
            + \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\
            + !\SPI_Master:BSPIM:state_1\ * !\SPI_Master:BSPIM:state_0\ * 
              !\SPI_Master:BSPIM:tx_status_1\
        );
        Output = \SPI_Master:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_Master:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
        );
        Output = \SPI_Master:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

controlcell: Name =\SPI_SS_Out:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \SPI_SS_Out:control_7\ ,
        control_6 => \SPI_SS_Out:control_6\ ,
        control_5 => \SPI_SS_Out:control_5\ ,
        control_4 => \SPI_SS_Out:control_4\ ,
        control_3 => \SPI_SS_Out:control_3\ ,
        control_2 => \SPI_SS_Out:control_2\ ,
        control_1 => \SPI_SS_Out:control_1\ ,
        control_0 => Net_1117 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_in => \Timer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\SPI_Master:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_Master:Net_276\ ,
        status_4 => \SPI_Master:BSPIM:tx_status_4\ ,
        status_3 => \SPI_Master:BSPIM:load_rx_data\ ,
        status_2 => \SPI_Master:BSPIM:tx_status_2\ ,
        status_1 => \SPI_Master:BSPIM:tx_status_1\ ,
        status_0 => \SPI_Master:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BankBaseAdr:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BankBaseAdr:control_7\ ,
        control_6 => \BankBaseAdr:control_6\ ,
        control_5 => \BankBaseAdr:control_5\ ,
        control_4 => BNK_4 ,
        control_3 => BNK_3 ,
        control_2 => BNK_2 ,
        control_1 => BNK_1 ,
        control_0 => BNK_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_Master:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_Master:BSPIM:state_2\ * !\SPI_Master:BSPIM:state_1\ * 
              !\SPI_Master:BSPIM:state_0\
        );
        Output = \SPI_Master:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1321, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1322
        );
        Output = Net_1321 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_995, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_Master:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_995 * \SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
            + !\SPI_Master:BSPIM:state_2\ * \SPI_Master:BSPIM:state_1\ * 
              \SPI_Master:BSPIM:state_0\
        );
        Output = Net_995 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_369, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_343 * !tmpOE__CPUA0_net_0
            + tmpOE__CPUA0_net_0 * !SRAMCS
        );
        Output = Net_369 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        chain_out => \Timer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\DAC_Control:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DAC_Control:control_7\ ,
        control_6 => \DAC_Control:control_6\ ,
        control_5 => \DAC_Control:control_5\ ,
        control_4 => \DAC_Control:control_4\ ,
        control_3 => \DAC_Control:control_3\ ,
        control_2 => \DAC_Control:control_2\ ,
        control_1 => \DAC_Control:control_1\ ,
        control_0 => Net_1199 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_3\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_2\ * 
              \Timer:TimerUDB:run_mode\ * \Timer:TimerUDB:per_zero\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_3\ * !\Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_3\ * !\Timer:TimerUDB:run_mode\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_3\ * !\Timer:TimerUDB:per_zero\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_2\ * !\Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_2\ * !\Timer:TimerUDB:run_mode\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
            + \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:control_2\ * !\Timer:TimerUDB:per_zero\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=10, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_3\ * 
              \Timer:TimerUDB:timer_enable\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_2\ * 
              \Timer:TimerUDB:timer_enable\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\ * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_3\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:control_2\ * 
              \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=3)
        Properties               : 
        {
        }
}

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_444, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_69
        );
        Output = Net_444 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_419, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_81
        );
        Output = Net_419 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_397, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_102
        );
        Output = Net_397 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_432, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_96
        );
        Output = Net_432 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_438, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_90
        );
        Output = Net_438 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_435, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(IORQn)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_93
        );
        Output = Net_435 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_394, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !Net_343 * !CPURDn * !tmpOE__CPUA0_net_0
            + tmpOE__CPUA0_net_0 * SRAMREAD
        );
        Output = Net_394 (fanout=1)
        Properties               : 
        {
        }
}

statuscell: Name =\AdrLowIn:sts:sts_reg\
    PORT MAP (
        status_7 => Net_397 ,
        status_6 => Net_429 ,
        status_5 => Net_432 ,
        status_4 => Net_435 ,
        status_3 => Net_438 ,
        status_2 => Net_441 ,
        status_1 => Net_444 ,
        status_0 => Net_419 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\AdrLowOut:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_104 ,
        control_6 => Net_101 ,
        control_5 => Net_98 ,
        control_4 => Net_95 ,
        control_3 => Net_92 ,
        control_2 => Net_106 ,
        control_1 => Net_105 ,
        control_0 => ADR_OUT_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =I2CINT_ISR
        PORT MAP (
            interrupt => Net_1321 );
        Properties:
        {
            int_type = "01"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Timer_ISR
        PORT MAP (
            interrupt => Net_1333 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\RTC:isr\
        PORT MAP (
            interrupt => OPPS_OUT );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1143 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\WaveDAC8:Wave1_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_183\ ,
            termin => zero ,
            termout => Net_1234 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
  Dma@ [DrqContainer=(0)][DrqId=(1)] 
    drqcell: Name =\WaveDAC8:Wave2_DMA\
        PORT MAP (
            dmareq => \WaveDAC8:Net_107\ ,
            termin => zero ,
            termout => Net_1235 );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = CPU_CLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPU_CLK(0)__PA ,
        pin_input => Net_835_local ,
        pad => CPU_CLK(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MEMRD_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MEMRD_n(0)__PA ,
        pin_input => Net_394 ,
        pad => MEMRD_n(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MEMWR_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MEMWR_n(0)__PA ,
        pin_input => Net_391 ,
        pad => MEMWR_n(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SRAMCS_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMCS_n(0)__PA ,
        pin_input => Net_369 ,
        pad => SRAMCS_n(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_997 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_1005 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_995 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SPI_SS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SPI_SS(0)__PA ,
        pin_input => Net_1117 ,
        pad => SPI_SS(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = CPURSTn(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPURSTn(0)__PA ,
        pin_input => Net_894 ,
        pad => CPURSTn(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SRAMA11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA11(0)__PA ,
        pin_input => Net_612 ,
        pad => SRAMA11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SRAMA12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA12(0)__PA ,
        pin_input => Net_1070 ,
        pad => SRAMA12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SRAMA13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA13(0)__PA ,
        pin_input => Net_1068 ,
        pad => SRAMA13(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SRAMA14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA14(0)__PA ,
        pin_input => Net_1069 ,
        pad => SRAMA14(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SRAMA15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA15(0)__PA ,
        pin_input => Net_1086 ,
        pad => SRAMA15(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SRAMA16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA16(0)__PA ,
        pin_input => Net_1102 ,
        pad => SRAMA16(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SRAMA18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA18(0)__PA ,
        pin_input => Net_1112 ,
        pad => SRAMA18(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SRAMA17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SRAMA17(0)__PA ,
        pin_input => Net_1106 ,
        pad => SRAMA17(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = HALT_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => HALT_n(0)__PA ,
        pad => HALT_n(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WAIT_n_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WAIT_n_1(0)__PA ,
        pin_input => Net_467 ,
        pad => WAIT_n_1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = M1_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => M1_n(0)__PA ,
        fb => M1n ,
        pad => M1_n(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = INT_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INT_n(0)__PA ,
        pad => INT_n(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = NMI_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NMI_n(0)__PA ,
        pin_input => __ONE__ ,
        pad => NMI_n(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = IORQ_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => IORQ_n(0)__PA ,
        fb => IORQn ,
        pad => IORQ_n(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CPUWR_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUWR_n(0)__PA ,
        fb => CPUWRn ,
        pad => CPUWR_n(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CPURD_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPURD_n(0)__PA ,
        fb => CPURDn ,
        pad => CPURD_n(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = CPUA0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA0(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => ADR_OUT_0 ,
        fb => Net_81 ,
        pad => CPUA0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CPUA1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA1(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_105 ,
        fb => Net_69 ,
        pad => CPUA1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CPUA2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA2(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_106 ,
        fb => Net_70 ,
        pad => CPUA2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CPUA3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA3(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_92 ,
        fb => Net_90 ,
        pad => CPUA3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CPUA4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA4(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_95 ,
        fb => Net_93 ,
        pad => CPUA4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CPUA5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA5(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_98 ,
        fb => Net_96 ,
        pad => CPUA5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CPUA6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA6(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_101 ,
        fb => Net_99 ,
        pad => CPUA6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CPUA7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA7(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_104 ,
        fb => Net_102 ,
        pad => CPUA7(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = CPUD0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD0(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_4 ,
        fb => ZDO_0 ,
        pad => CPUD0(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CPUD1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD1(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_26 ,
        fb => ZDO_1 ,
        pad => CPUD1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CPUD2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD2(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_27 ,
        fb => ZDO_2 ,
        pad => CPUD2(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CPUD3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD3(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_28 ,
        fb => ZDO_3 ,
        pad => CPUD3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CPUD4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD4(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_30 ,
        fb => ZDO_4 ,
        pad => CPUD4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CPUD5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD5(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_31 ,
        fb => ZDO_5 ,
        pad => CPUD5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CPUD6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD6(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_32 ,
        fb => ZDO_6 ,
        pad => CPUD6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CPUD7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUD7(0)__PA ,
        oe => tmpOE__CPUD0_net_0 ,
        pin_input => Net_33 ,
        fb => ZDO_7 ,
        pad => CPUD7(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = CPUA8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA8(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_278 ,
        pad => CPUA8(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CPUA9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA9(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_281 ,
        pad => CPUA9(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CPUA10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA10(0)__PA ,
        oe => tmpOE__CPUA0_net_0 ,
        pin_input => Net_284 ,
        pad => CPUA10(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CPUA11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA11(0)__PA ,
        fb => Z80A_11 ,
        pad => CPUA11(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CPUA12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA12(0)__PA ,
        fb => Z80A_12 ,
        pad => CPUA12(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CPUA13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA13(0)__PA ,
        fb => Z80A_13 ,
        pad => CPUA13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CPUA14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA14(0)__PA ,
        fb => Z80A_14 ,
        pad => CPUA14(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CPUA15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CPUA15(0)__PA ,
        fb => Z80A_15 ,
        pad => CPUA15(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = MREQ_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MREQ_n(0)__PA ,
        fb => Net_343 ,
        pad => MREQ_n(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = I2CINT_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => I2CINT_n(0)__PA ,
        fb => Net_1322 ,
        pad => I2CINT_n(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = BUSACK_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUSACK_n(0)__PA ,
        pad => BUSACK_n(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = BUSRQ_n(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => BUSRQ_n(0)__PA ,
        pad => BUSRQ_n(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = OSC_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OSC_IN(0)__PA ,
        pad => OSC_IN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = VO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => VO(0)__PA ,
        analog_term => Net_1198 ,
        pad => VO(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1249 ,
            dclk_0 => Net_1249_local ,
            dclk_glb_1 => PSoC_CLK ,
            dclk_1 => PSoC_CLK_local ,
            dclk_glb_2 => Net_835 ,
            dclk_2 => Net_835_local ,
            dclk_glb_3 => \SPI_Master:Net_276\ ,
            dclk_3 => \SPI_Master:Net_276_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            onepps_int => OPPS_OUT );
        Properties:
        {
        }
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Sound_Counter:CounterHW\
        PORT MAP (
            clock => Net_1249 ,
            enable => __ZERO__ ,
            tc => Net_1313 ,
            cmp => \Sound_Counter:Net_47\ ,
            irq => \Sound_Counter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1143 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,0): 
    vidaccell: Name =\WaveDAC8:VDAC8:viDAC8\
        PORT MAP (
            strobe_udb => Net_1313 ,
            vout => Net_1198 ,
            iout => \WaveDAC8:VDAC8:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |      CPU_CLK(0) | In(Net_835_local)
     |   1 |     * |      NONE |         CMOS_OUT |      MEMRD_n(0) | In(Net_394)
     |   2 |     * |      NONE |         CMOS_OUT |      MEMWR_n(0) | In(Net_391)
     |   3 |     * |      NONE |         CMOS_OUT |     SRAMCS_n(0) | In(Net_369)
     |   4 |     * |      NONE |      RES_PULL_UP |         MISO(0) | FB(Net_997)
     |   5 |     * |      NONE |         CMOS_OUT |         MOSI(0) | In(Net_1005)
     |   6 |     * |      NONE |         CMOS_OUT |         SCLK(0) | In(Net_995)
     |   7 |     * |      NONE |         CMOS_OUT |       SPI_SS(0) | In(Net_1117)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   1 |   5 |     * |      NONE |         CMOS_OUT |      CPURSTn(0) | In(Net_894)
     |   7 |     * |      NONE |         CMOS_OUT |          LED(0) | 
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |      SRAMA11(0) | In(Net_612)
     |   1 |     * |      NONE |         CMOS_OUT |      SRAMA12(0) | In(Net_1070)
     |   2 |     * |      NONE |         CMOS_OUT |      SRAMA13(0) | In(Net_1068)
     |   3 |     * |      NONE |         CMOS_OUT |      SRAMA14(0) | In(Net_1069)
     |   4 |     * |      NONE |         CMOS_OUT |      SRAMA15(0) | In(Net_1086)
     |   5 |     * |      NONE |         CMOS_OUT |      SRAMA16(0) | In(Net_1102)
     |   6 |     * |      NONE |         CMOS_OUT |      SRAMA18(0) | In(Net_1112)
     |   7 |     * |      NONE |         CMOS_OUT |      SRAMA17(0) | In(Net_1106)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   3 |   0 |     * |      NONE |      RES_PULL_UP |       HALT_n(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |     WAIT_n_1(0) | In(Net_467)
     |   2 |     * |      NONE |      RES_PULL_UP |         M1_n(0) | FB(M1n)
     |   3 |     * |      NONE |         CMOS_OUT |        INT_n(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |        NMI_n(0) | In(__ONE__)
     |   5 |     * |      NONE |      RES_PULL_UP |       IORQ_n(0) | FB(IORQn)
     |   6 |     * |      NONE |      RES_PULL_UP |      CPUWR_n(0) | FB(CPUWRn)
     |   7 |     * |      NONE |      RES_PULL_UP |      CPURD_n(0) | FB(CPURDn)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |        CPUA0(0) | FB(Net_81), In(ADR_OUT_0), OE(tmpOE__CPUA0_net_0)
     |   1 |     * |      NONE |         CMOS_OUT |        CPUA1(0) | FB(Net_69), In(Net_105), OE(tmpOE__CPUA0_net_0)
     |   2 |     * |      NONE |         CMOS_OUT |        CPUA2(0) | FB(Net_70), In(Net_106), OE(tmpOE__CPUA0_net_0)
     |   3 |     * |      NONE |         CMOS_OUT |        CPUA3(0) | FB(Net_90), In(Net_92), OE(tmpOE__CPUA0_net_0)
     |   4 |     * |      NONE |         CMOS_OUT |        CPUA4(0) | FB(Net_93), In(Net_95), OE(tmpOE__CPUA0_net_0)
     |   5 |     * |      NONE |         CMOS_OUT |        CPUA5(0) | FB(Net_96), In(Net_98), OE(tmpOE__CPUA0_net_0)
     |   6 |     * |      NONE |         CMOS_OUT |        CPUA6(0) | FB(Net_99), In(Net_101), OE(tmpOE__CPUA0_net_0)
     |   7 |     * |      NONE |         CMOS_OUT |        CPUA7(0) | FB(Net_102), In(Net_104), OE(tmpOE__CPUA0_net_0)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |        CPUD0(0) | FB(ZDO_0), In(Net_4), OE(tmpOE__CPUD0_net_0)
     |   1 |     * |      NONE |      RES_PULL_UP |        CPUD1(0) | FB(ZDO_1), In(Net_26), OE(tmpOE__CPUD0_net_0)
     |   2 |     * |      NONE |      RES_PULL_UP |        CPUD2(0) | FB(ZDO_2), In(Net_27), OE(tmpOE__CPUD0_net_0)
     |   3 |     * |      NONE |      RES_PULL_UP |        CPUD3(0) | FB(ZDO_3), In(Net_28), OE(tmpOE__CPUD0_net_0)
     |   4 |     * |      NONE |      RES_PULL_UP |        CPUD4(0) | FB(ZDO_4), In(Net_30), OE(tmpOE__CPUD0_net_0)
     |   5 |     * |      NONE |      RES_PULL_UP |        CPUD5(0) | FB(ZDO_5), In(Net_31), OE(tmpOE__CPUD0_net_0)
     |   6 |     * |      NONE |      RES_PULL_UP |        CPUD6(0) | FB(ZDO_6), In(Net_32), OE(tmpOE__CPUD0_net_0)
     |   7 |     * |      NONE |      RES_PULL_UP |        CPUD7(0) | FB(ZDO_7), In(Net_33), OE(tmpOE__CPUD0_net_0)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
   6 |   0 |     * |      NONE |      RES_PULL_UP |        CPUA8(0) | In(Net_278), OE(tmpOE__CPUA0_net_0)
     |   1 |     * |      NONE |      RES_PULL_UP |        CPUA9(0) | In(Net_281), OE(tmpOE__CPUA0_net_0)
     |   2 |     * |      NONE |      RES_PULL_UP |       CPUA10(0) | In(Net_284), OE(tmpOE__CPUA0_net_0)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |       CPUA11(0) | FB(Z80A_11)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       CPUA12(0) | FB(Z80A_12)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |       CPUA13(0) | FB(Z80A_13)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |       CPUA14(0) | FB(Z80A_14)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |       CPUA15(0) | FB(Z80A_15)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
  12 |   0 |     * |      NONE |      RES_PULL_UP |       MREQ_n(0) | FB(Net_343)
     |   3 |     * |      NONE |      RES_PULL_UP |     I2CINT_n(0) | FB(Net_1322)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+-----------------+--------------------------------------------------
  15 |   0 |     * |      NONE |      RES_PULL_UP |     BUSACK_n(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |      BUSRQ_n(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |       OSC_IN(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |           VO(0) | Analog(Net_1198)
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
-----------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.188ms
Digital Placement phase: Elapsed time ==> 3s.695ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Z80_3Chip_r.vh2" --pcf-path "Z80_3Chip.pco" --des-name "Z80_3Chip" --dsf-path "Z80_3Chip.dsf" --sdc-path "Z80_3Chip.sdc" --lib-path "Z80_3Chip_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.331ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.047ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: Z80_3Chip_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "\Sound_Counter:CounterHW\/tc". See the timing report for details. (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Warning: sta.M0021: Z80_3Chip_timing.html: Warning-1350: Asynchronous path(s) exist from "CyBUS_CLK" to "IORQ_n(0)_PAD". See the timing report for details. (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Warning: sta.M0021: Z80_3Chip_timing.html: Warning-1350: Asynchronous path(s) exist from "IORQ_n(0)_PAD" to "Clock_1". See the timing report for details. (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Warning: sta.M0019: Z80_3Chip_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\Z80\PSOC\PSOC_Design_Files\Z80-PSoC-3-Chips_002\Z80_3Chip.cydsn\Z80_3Chip_timing.html)
Timing report is in Z80_3Chip_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.936ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.367ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 11s.544ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 11s.546ms
API generation phase: Elapsed time ==> 4s.869ms
Dependency generation phase: Elapsed time ==> 0s.018ms
Cleanup phase: Elapsed time ==> 0s.000ms
