// Seed: 2288960716
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  assign module_1.id_4 = 0;
  logic id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3
    , id_11,
    input tri0 id_4,
    input uwire id_5,
    input tri0 id_6,
    input wand id_7,
    input wand id_8,
    input tri0 id_9
);
  assign id_11 = -1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_11 = id_5;
  wire id_12;
endmodule
