# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:55 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:18:55 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:18:55 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# ** Error: (vlog-7) Failed to open design unit file "./alu.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:18:55 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 8
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alu.sv"     "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:28 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:26:28 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:28 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:26:29 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:29 on Nov 10,2021
# vlog -reportprogress 300 ./alustim.sv 
# ** Error: (vlog-7) Failed to open design unit file "./alustim.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 18:26:29 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 9
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv"    "
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:56 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:26:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:56 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:26:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:56 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:57 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error: ./idecode.sv(20): 'se1' already declared in this scope.
# ** Error: (vlog-13069) ./idecode.sv(23): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# ** Error: ./idecode.sv(27): (vlog-2730) Undefined variable: 'SUB'.
# ** Error: ./idecode.sv(27): (vlog-2730) Undefined variable: 'ADD'.
# ** Error: (vlog-13069) ./idecode.sv(40): near "begin": syntax error, unexpected begin.
# End time: 18:26:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:29:01 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error: (vlog-13069) ./idecode.sv(23): near "assign": syntax error, unexpected assign, expecting ';' or ','.
# ** Error: (vlog-13069) ./idecode.sv(40): near "begin": syntax error, unexpected begin.
# End time: 18:29:01 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:17 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:32:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:18 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:32:18 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:18 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error: (vlog-13069) ./idecode.sv(52): near "end": syntax error, unexpected end.
# End time: 18:32:18 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:32:51 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error: (vlog-13069) ./idecode.sv(53): near "end": syntax error, unexpected end.
# End time: 18:32:51 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:15 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:33:15 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:15 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:33:15 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:15 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:33:15 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:15 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 18:33:15 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:15 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 18:33:15 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:15 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 18:33:16 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:16 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:33:16 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:16 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:33:16 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:16 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:33:16 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:33:16 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error: (vlog-13069) ./idecode.sv(55): near "assign": syntax error, unexpected assign.
# End time: 18:33:16 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:13 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 18:34:13 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:13 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 18:34:13 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:13 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 18:34:13 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:13 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:14 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:14 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:14 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:14 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:14 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:14 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error: ./idecode.sv(55): (vlog-2730) Undefined variable: 'SUB'.
# ** Error: ./idecode.sv(55): (vlog-2730) Undefined variable: 'ADD'.
# End time: 18:34:14 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:29:19 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:29:19 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error (suppressible): (vlog-7033) ./idecode.sv(41): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(42): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(43): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(44): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(45): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(46): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# End time: 19:29:20 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:54 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:30:54 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:55 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:30:55 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:30:55 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error (suppressible): (vlog-7033) ./idecode.sv(41): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(42): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(43): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(44): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(45): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(46): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# End time: 19:30:55 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:21 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 19:33:21 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:21 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:33:21 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:21 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:33:21 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:21 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 19:33:21 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:21 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 19:33:22 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:22 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 19:33:22 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:22 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:33:22 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:22 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:33:22 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:22 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:33:22 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:22 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# ** Error (suppressible): (vlog-7033) ./idecode.sv(43): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(44): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(45): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(46): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# ** Error (suppressible): (vlog-7033) ./idecode.sv(47): Variable 'opcode' driven in a combinational block, may not be driven by any other process. See ./idecode.sv(32).
# End time: 19:33:22 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 16
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./idecode.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 19:33:47 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:33:47 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:33:47 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 19:33:47 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 19:33:47 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 19:33:47 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:47 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:33:48 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:48 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:33:48 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:48 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:33:48 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:48 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 19:33:48 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:48 on Nov 10,2021
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module sc_cpu
# ** Error: (vlog-13069) ./cpu.sv(16): near "output": syntax error, unexpected output, expecting ')'.
# End time: 19:33:48 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./adder.sv 
# -- Compiling module fa
# -- Compiling module ha
# -- Compiling module fa_tb
# 
# Top level modules:
# 	fa_tb
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./se.sv 
# -- Compiling module se
# 
# Top level modules:
# 	se
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./ze.sv 
# -- Compiling module SE_19
# ** Warning: (vlog-2121) ./ze.sv(7): Illegal concatenation of an unsized constant. Will treat it as a 32-bit value.
# -- Compiling module ZE_9_testbench
# 
# Top level modules:
# 	SE_19
# 	ZE_9_testbench
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./mux5_1.sv 
# -- Compiling module mux5_1
# -- Compiling module mux5_1_testbench
# 
# Top level modules:
# 	mux5_1_testbench
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 19:35:56 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:56 on Nov 10,2021
# vlog -reportprogress 300 ./idecode.sv 
# -- Compiling module idecode
# 
# Top level modules:
# 	idecode
# End time: 19:35:57 on Nov 10,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:35:57 on Nov 10,2021
# vlog -reportprogress 300 ./cpu.sv 
# -- Compiling module sc_cpu
# ** Error: ./cpu.sv(42): (vlog-2730) Undefined variable: 'STUR'.
# ** Error: (vlog-13069) ./cpu.sv(49): near "s": syntax error, unexpected IDENTIFIER, expecting ')'.
# ** Error: ./cpu.sv(55): (vlog-13205) Syntax error found in the scope following 'o'. Is there a missing '::'?
# End time: 19:35:57 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 17
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./cpu.sv""
vlog ./mux2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:31:17 on Nov 10,2021
# vlog -reportprogress 300 ./mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:31:17 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog ./mux2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:03 on Nov 10,2021
# vlog -reportprogress 300 ./mux2.sv 
# -- Compiling module mux2
# ** Error: ./mux2.sv(20): (vlog-2730) Undefined variable: 'in1'.
# ** Error: ./mux2.sv(20): (vlog-2730) Undefined variable: 'in0'.
# ** Error: (vlog-13069) ./mux2.sv(22): near "endmodule": syntax error, unexpected endmodule.
# End time: 23:48:03 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./mux2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:30 on Nov 10,2021
# vlog -reportprogress 300 ./mux2.sv 
# -- Compiling module mux2
# ** Error: (vlog-13069) ./mux2.sv(22): near "endmodule": syntax error, unexpected endmodule.
# End time: 23:48:30 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
vlog ./mux2.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:48:59 on Nov 10,2021
# vlog -reportprogress 300 ./mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 23:48:59 on Nov 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui work.mux2
# vsim -gui work.mux2 
# Start time: 23:49:28 on Nov 10,2021
# Loading sv_std.std
# Loading work.mux2
# Loading work.mux2_1
add wave -position end  sim:/mux2/out
add wave -position end  sim:/mux2/in1
add wave -position end  sim:/mux2/in0
add wave -position end  sim:/mux2/sel
force -freeze sim:/mux2/in1 1 0
force -freeze sim:/mux2/in0 0 0
force -freeze sim:/mux2/sel 1 0
run -all
force -freeze sim:/mux2/in0 1000100010 0
force -freeze sim:/mux2/sel 0 0
run -all
run -all
force -freeze sim:/mux2/in0 1000100010 0
run -all
force -freeze sim:/mux2/in0 1000100010 100
run -all
# End time: 01:08:37 on Nov 11,2021, Elapsed time: 1:19:09
# Errors: 0, Warnings: 0
