#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 28 22:27:59 2022
# Process ID: 88236
# Current directory: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent46640 C:\Users\lenovo\Desktop\Computer Organization Lab\Lab1\OExp_newALU\OExp_newALU.xpr
# Log file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/vivado.log
# Journal file: C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab0/tools'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado2017/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 755.672 ; gain = 93.703
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property  ip_repo_paths  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab0/tools}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lenovo/Desktop/Computer Organization Lab/Lab0/tools'.
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new
file mkdir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new}
close [ open {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new/ALU.v} w ]
add_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new/ALU.v}}
update_compile_order -fileset sources_1
create_bd_design "ALU"
Wrote  : <C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/bd/ALU/ALU.bd> 
create_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 875.590 ; gain = 46.090
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:and32:1.0 and32_0
endgroup
save_bd_design
Wrote  : <C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/bd/ALU/ALU.bd> 
Wrote  : <C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/bd/ALU/ui/bd_3914498a.ui> 
open_bd_design {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/bd/ALU/ALU.bd}
delete_bd_objs [get_bd_cells and32_0]
export_ip_user_files -of_objects  [get_files {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/bd/ALU/ALU.bd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/bd/ALU/ALU.bd}}
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new
file mkdir {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new}
close [ open {C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new/ALU_tb.v} w ]
add_files -fileset sim_1 {{C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new/ALU_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 843b31fed4cb4945bd5cfa8f4c76a8ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <ALU_wrapper> not found while processing module instance <ALU_wrapper_u> [C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new/ALU_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 912.543 ; gain = 3.902
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 843b31fed4cb4945bd5cfa8f4c76a8ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Desktop/Computer -notrace
couldn't read file "C:/Users/lenovo/Desktop/Computer": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 28 23:18:48 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 917.223 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 925.914 ; gain = 8.691
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ALU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ALU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2017/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 843b31fed4cb4945bd5cfa8f4c76a8ad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ALU_tb_behav xil_defaultlib.ALU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lenovo/Desktop/Computer Organization Lab/Lab1/OExp_newALU/OExp_newALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ALU_tb_behav -key {Behavioral:sim_1:Functional:ALU_tb} -tclbatch {ALU_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source ALU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 929.438 ; gain = 0.453
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 28 23:26:28 2022...
