Fitter report for top
Mon Dec 11 23:36:22 2023
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Routing Usage Summary
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter INI Usage
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Mon Dec 11 23:36:22 2023       ;
; Quartus II 64-Bit Version       ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name                   ; top                                         ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEMA5F31C6                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 7,106 / 32,070 ( 22 % )                     ;
; Total registers                 ; 13169                                       ;
; Total pins                      ; 103 / 457 ( 23 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 422,944 / 4,065,280 ( 10 % )                ;
; Total DSP Blocks                ; 1 / 87 ( 1 % )                              ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 2 / 6 ( 33 % )                              ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  34.6%      ;
;     Processor 3            ;  33.6%      ;
;     Processor 4            ;  32.9%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; fpga_led_output[0] ; Missing drive strength and slew rate ;
; fpga_led_output[1] ; Missing drive strength and slew rate ;
; fpga_led_output[2] ; Missing drive strength and slew rate ;
; fpga_led_output[3] ; Missing drive strength and slew rate ;
; memory_mem_a[0]    ; Missing slew rate                    ;
; memory_mem_a[1]    ; Missing slew rate                    ;
; memory_mem_a[2]    ; Missing slew rate                    ;
; memory_mem_a[3]    ; Missing slew rate                    ;
; memory_mem_a[4]    ; Missing slew rate                    ;
; memory_mem_a[5]    ; Missing slew rate                    ;
; memory_mem_a[6]    ; Missing slew rate                    ;
; memory_mem_a[7]    ; Missing slew rate                    ;
; memory_mem_a[8]    ; Missing slew rate                    ;
; memory_mem_a[9]    ; Missing slew rate                    ;
; memory_mem_a[10]   ; Missing slew rate                    ;
; memory_mem_a[11]   ; Missing slew rate                    ;
; memory_mem_a[12]   ; Missing slew rate                    ;
; memory_mem_a[13]   ; Missing slew rate                    ;
; memory_mem_a[14]   ; Missing slew rate                    ;
; memory_mem_ba[0]   ; Missing slew rate                    ;
; memory_mem_ba[1]   ; Missing slew rate                    ;
; memory_mem_ba[2]   ; Missing slew rate                    ;
; memory_mem_cke     ; Missing slew rate                    ;
; memory_mem_cs_n    ; Missing slew rate                    ;
; memory_mem_ras_n   ; Missing slew rate                    ;
; memory_mem_cas_n   ; Missing slew rate                    ;
; memory_mem_we_n    ; Missing slew rate                    ;
; memory_mem_reset_n ; Missing slew rate                    ;
; memory_mem_odt     ; Missing slew rate                    ;
; emac_mdc           ; Missing drive strength and slew rate ;
; emac_tx_ctl        ; Missing drive strength and slew rate ;
; emac_tx_clk        ; Missing drive strength and slew rate ;
; emac_txd[0]        ; Missing drive strength and slew rate ;
; emac_txd[1]        ; Missing drive strength and slew rate ;
; emac_txd[2]        ; Missing drive strength and slew rate ;
; emac_txd[3]        ; Missing drive strength and slew rate ;
; sd_clk             ; Missing drive strength and slew rate ;
; uart_tx            ; Missing drive strength and slew rate ;
; emac_mdio          ; Missing drive strength and slew rate ;
; sd_cmd             ; Missing drive strength and slew rate ;
; sd_d[0]            ; Missing drive strength and slew rate ;
; sd_d[1]            ; Missing drive strength and slew rate ;
; sd_d[2]            ; Missing drive strength and slew rate ;
; sd_d[3]            ; Missing drive strength and slew rate ;
; led                ; Missing drive strength and slew rate ;
; i2c_sda            ; Missing drive strength and slew rate ;
; i2c_scl            ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0                                                                                                                                                                                                                                                                                                                ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                                                                                       ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                             ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                                                                                                                                                      ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                      ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                       ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                        ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                         ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                       ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                      ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                     ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                       ; CLKOUT                   ;                       ;
; fpga_clk_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                                              ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; AX                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[6]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[9]  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[17] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[18] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[19] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[20] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[21] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[22] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[23] ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; AY                       ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|data_out_wire_0[0] ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[1]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[2]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[3]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[4]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[5]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[6]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[7]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[8]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[9]                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[10]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[11]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[12]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[13]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[14]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[15]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[16]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[17]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[18]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[19]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[20]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[21]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[22]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[23]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[24]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[25]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[26]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[27]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[28]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[29]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[30]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[31]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[32]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[33]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[34]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[35]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[36]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[37]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[38]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[39]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[40]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[41]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[42]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[43]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[44]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[45]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[46]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0]     ; RESULTA                  ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[64]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[65]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[66]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[67]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[68]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[69]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[70]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[71]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[72]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[73]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[74]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[75]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[76]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[77]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[78]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[79]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[80]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[81]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[82]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[83]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[84]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[85]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[86]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[87]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[88]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[89]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[90]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[91]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[92]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[93]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[94]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[95]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[96]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[97]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[98]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[99]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[100]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[101]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[102]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[103]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[104]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[105]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[106]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[107]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[108]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[109]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[110]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[111]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[112]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[113]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[114]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[115]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[116]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[117]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[118]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[119]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[120]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[121]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[122]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[123]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[124]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[125]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[126]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[127]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[128]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[129]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a128                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[130]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a129                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[131]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a130                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[132]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a131                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[133]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a132                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[134]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a133                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[135]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a134                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[136]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a135                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[137]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a136                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[138]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a137                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[139]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a138                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[140]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a139                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[141]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a140                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[142]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a141                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[143]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a142                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[144]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a143                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[145]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a144                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[146]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a145                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[147]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a146                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[148]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a147                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[149]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a148                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[150]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a149                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[151]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a150                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[152]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a151                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[153]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a152                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[154]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a153                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[155]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a154                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[156]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a155                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[157]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a156                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[158]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a157                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[159]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a158                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[160]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a159                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[161]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a160                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[162]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a161                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[163]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a162                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[164]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a163                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[165]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a164                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[166]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a165                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[167]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a166                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[168]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a167                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[169]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a168                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[170]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a169                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[171]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a170                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[172]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a171                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[173]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a172                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[174]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a173                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[175]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a174                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[176]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a175                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[177]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a176                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[178]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a177                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[179]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a178                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[180]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a179                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[181]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a180                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[182]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a181                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[183]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a182                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[184]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a183                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[185]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a184                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[186]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a185                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[187]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a186                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[188]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a187                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[189]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a188                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[190]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a189                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[191]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a190                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[192]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a191                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[193]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a192                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[194]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a193                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[195]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a194                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[196]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a195                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[197]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a196                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[198]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a197                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[199]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a198                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[200]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a199                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[201]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a200                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[202]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a201                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[203]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a202                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[204]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a203                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[205]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a204                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[206]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a205                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[207]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a206                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[208]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a207                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[209]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a208                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[210]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a209                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[211]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a210                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[212]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a211                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[213]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a212                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[214]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a213                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[215]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a214                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[216]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a215                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[217]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a216                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[218]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a217                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[219]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a218                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[220]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a219                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[221]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a220                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[222]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a221                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[223]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a222                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[224]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a223                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[225]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a224                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[226]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a225                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[227]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a226                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[228]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a227                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[229]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a228                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[230]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a229                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[231]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a230                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[232]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a231                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[233]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a232                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[234]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a233                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[235]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a234                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[236]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a235                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[237]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a236                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[238]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a237                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[239]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a238                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[240]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a239                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[241]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a240                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[242]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a241                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[243]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a242                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[244]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a243                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[245]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a244                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[246]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a245                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[247]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a246                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[248]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a247                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[249]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a248                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[250]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a249                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[251]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a250                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[252]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a251                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[253]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a252                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[254]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a253                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[255]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a254                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[256]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a255                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[257]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a256                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[258]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a257                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[259]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a258                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[260]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a259                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[261]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a260                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[262]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a261                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[263]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a262                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[264]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a263                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[265]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a264                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[266]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a265                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[267]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a266                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[268]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a267                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[269]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a268                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[270]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a269                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[271]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a270                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[272]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a271                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[273]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a272                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[274]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a273                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[275]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a274                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[276]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a275                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[277]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a276                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[278]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a277                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[279]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a278                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[280]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a279                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[281]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a280                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[282]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a281                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[283]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a282                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[284]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a283                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[285]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a284                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[286]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a285                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[287]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a286                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[288]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a287                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[289]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a288                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[290]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a289                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[291]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a290                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[292]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a291                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[293]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a292                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[294]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a293                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[295]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a294                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[301]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a295                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[302]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a296                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[303]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a297                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[304]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a298                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[305]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a299                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[306]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a300                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[307]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a301                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[308]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a302                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[309]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a303                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[310]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a304                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[311]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a305                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[312]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a306                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[313]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a307                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[314]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a308                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[315]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a309                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[316]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a310                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[317]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a311                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[318]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a312                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[319]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a313                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[320]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a314                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[321]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a315                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[322]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a316                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[323]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a317                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[324]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a318                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_payload[325]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ram_block1a319                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                   ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[64]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[65]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[66]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[67]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[68]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[69]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[70]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[71]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[72]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[73]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[74]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[75]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[76]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[77]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[78]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[79]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[80]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[81]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[82]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[83]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[84]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[85]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[86]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[87]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[88]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[89]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[90]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[91]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[92]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[93]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[94]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[95]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[96]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[97]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[98]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[99]                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                                                  ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[100]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[101]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[102]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[103]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[104]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[105]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[106]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[107]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[108]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[109]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[110]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[111]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[112]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[113]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[114]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[115]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[116]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[117]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[118]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[119]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[120]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[121]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[122]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[123]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[124]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[125]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[126]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[127]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[128]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a128                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[129]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a129                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[130]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a130                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[131]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a131                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[132]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a132                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[133]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a133                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[134]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a134                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[135]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a135                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[136]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a136                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[137]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a137                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[138]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a138                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[139]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a139                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[140]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a140                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[141]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a141                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[142]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a142                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[143]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a143                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[144]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a144                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[145]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a145                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[146]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a146                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[147]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a147                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[148]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a148                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[149]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a149                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[150]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a150                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[151]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a151                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[152]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a152                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[153]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a153                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[154]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a154                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[155]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a155                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[156]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a156                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[157]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a157                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[158]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a158                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[159]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a159                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[160]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a160                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[161]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a161                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[162]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a162                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[163]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a163                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[164]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a164                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[165]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a165                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[166]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a166                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[167]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a167                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[168]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a168                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[169]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a169                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[170]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a170                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[171]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a171                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[172]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a172                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[173]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a173                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[174]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a174                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[175]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a175                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[176]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a176                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[177]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a177                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[178]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a178                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[179]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a179                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[180]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a180                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[181]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a181                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[182]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a182                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[183]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a183                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[184]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a184                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[185]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a185                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[186]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a186                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[187]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a187                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[188]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a188                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[189]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a189                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[190]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a190                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[191]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a191                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[192]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a192                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[193]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a193                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[194]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a194                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[195]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a195                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[196]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a196                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[197]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a197                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[198]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a198                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[199]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a199                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[200]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a200                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[201]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a201                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[202]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a202                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[203]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a203                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[204]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a204                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[205]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a205                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[206]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a206                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[207]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a207                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[208]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a208                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[209]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a209                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[210]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a210                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[211]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a211                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[212]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a212                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[213]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a213                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[214]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a214                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[215]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a215                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[216]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a216                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[217]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a217                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[218]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a218                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[219]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a219                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[220]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a220                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[221]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a221                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[222]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a222                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[223]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a223                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[224]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a224                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[225]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a225                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[226]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a226                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[227]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a227                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[228]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a228                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[229]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a229                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[230]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a230                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[231]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a231                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[232]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a232                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[233]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a233                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[234]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a234                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[235]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a235                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[236]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a236                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[237]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a237                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[238]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a238                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[239]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a239                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[240]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a240                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[241]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a241                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[242]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a242                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[243]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a243                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[244]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a244                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[245]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a245                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[246]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a246                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[247]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a247                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[248]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a248                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[249]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a249                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[250]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a250                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[251]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a251                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[252]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a252                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[253]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a253                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[254]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a254                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|out_payload[255]                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a255                                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[0]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[0]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[1]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[1]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[2]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[2]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[3]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[3]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[4]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[4]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[5]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[5]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[6]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[6]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[7]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[7]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[8]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[8]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[9]                                                                                                                                                                                                                                                                                                                                                                                     ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[9]                                                                                                                                                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[10]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[10]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[11]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[11]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[12]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[12]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[13]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[13]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[14]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[14]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[15]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[15]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[16]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[16]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[17]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[17]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[18]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[18]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[19]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[19]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[20]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[20]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[21]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[21]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[22]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[22]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[23]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[23]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[24]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[24]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[25]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[25]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[26]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[26]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[27]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[27]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[28]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[28]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[29]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[29]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[30]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[30]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[31]                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[31]                                                                                                                                                                                                                                                                                  ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[0]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[0]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[1]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[1]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[2]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[2]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[3]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[3]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[4]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[4]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[5]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[5]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[6]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[6]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[7]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[7]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[8]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[8]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[9]                                                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[9]                                                                                                                                                                                                                                         ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[10]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[10]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[11]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[11]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[12]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[12]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[13]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[13]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[14]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[14]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[15]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[15]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[16]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[16]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[17]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[17]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[18]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[18]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[19]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[19]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[20]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[20]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[21]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[21]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[22]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[22]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[23]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[23]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[24]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[24]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[25]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[25]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[26]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[26]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[27]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[27]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[28]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[28]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[29]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[29]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[30]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[30]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[31]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[31]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[32]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[32]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[33]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[33]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[34]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[34]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[35]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[35]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[36]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[36]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[37]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[37]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[38]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[38]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[39]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[39]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[40]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[40]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[41]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[41]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[42]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[42]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[43]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[43]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[44]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[44]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[45]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[45]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[46]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[46]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[47]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[47]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[48]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[48]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[49]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[49]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[50]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[50]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[51]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[51]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[52]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[52]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[53]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[53]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[54]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[54]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[55]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[55]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[56]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[56]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[57]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[57]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[58]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[58]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[59]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[59]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[60]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[60]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[61]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[61]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[62]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[62]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[63]                                                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[63]                                                                                                                                                                                                                                        ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                 ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                ; PORTBDATAOUT             ;                       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[39]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[51]                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[51]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|cra_ring_root:cra_root|pending                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_root:cra_root|pending~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|cra_ring_root:cra_root|ro_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|cra_ring_root:cra_root|ro_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0|r_burst_counter[1]                                                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0|r_burst_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|last_mux_sel_r                                                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|last_mux_sel_r~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[6]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[9]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[14]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[14]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[18]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[18]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[20]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[23]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[29]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[32]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[32]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[35]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[35]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[36]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[36]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[40]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[40]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[43]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[43]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[54]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[54]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[57]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[57]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[62]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[62]~DUPLICATE                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[41]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[41]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[58]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[58]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[62]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[62]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[0]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[0]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[2]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.burstcount[2]~DUPLICATE                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[0]                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[12]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[12]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[16]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[26]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[36]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[36]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[43]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[43]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[49]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[49]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[51]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[51]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[52]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[52]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[58]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[58]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[59]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[59]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[94]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[94]~DUPLICATE                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[106]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[106]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[108]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[108]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[136]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[136]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[147]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[147]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[179]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[179]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[204]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[204]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[212]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[212]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[233]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[233]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[234]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[234]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[236]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[236]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[243]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[243]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[245]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[245]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[251]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[251]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[253]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[253]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[254]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[254]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][3]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][6]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][24]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][24]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][29]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][29]~DUPLICATE                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[1][1]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[1][1]~DUPLICATE                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][0]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][3]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][3]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][5]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][5]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][7]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][7]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][8]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][8]~DUPLICATE                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][15]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][16]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][16]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][18]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][18]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][20]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][21]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][23]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][23]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][24]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][24]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][25]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][25]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][26]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][28]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][29]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][29]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][30]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][30]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][31]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[0][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[1][26]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[1][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[1][28]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[1][28]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[1][31]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[1][31]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[2][20]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[2][20]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[2][21]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[2][21]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[2][26]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|max_local_id[2][26]~DUPLICATE                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][24]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][27]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][28]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][31]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][24]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][29]                                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[0]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[1]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[2]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[2]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[3]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[3]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[4]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[4]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[5]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[5]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[6]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0|valid_allow[6]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|lvb_input_global_id_1_reg_NO_SHIFT_REG[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|lvb_input_global_id_1_reg_NO_SHIFT_REG[4]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|lvb_input_global_id_1_reg_NO_SHIFT_REG[12]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|lvb_input_global_id_1_reg_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|lvb_input_global_id_1_reg_NO_SHIFT_REG[13]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|lvb_input_global_id_1_reg_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][4]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][5]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][5]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][7]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][7]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][10]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][10]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][11]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][23]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][25]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][25]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][0]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][14]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][22]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][22]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][25]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][25]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][26]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][26]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][27]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][27]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|full_dff                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|full_dff~DUPLICATE                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[4]                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|full_dff                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|full_dff~DUPLICATE                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[5]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[5]~DUPLICATE                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[7]~DUPLICATE                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|rd_ptr_lsb                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|rd_ptr_lsb~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|wrreq_delaya[1]                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[1]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0|shift_taps_ruu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0|shift_taps_ruu:auto_generated|cntr_ohf:cntr1|counter_reg_bit[0]~DUPLICATE                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_165to166_bb1_add_i_0_reg_166_fifo|r_data_NO_SHIFT_REG[0][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_165to166_bb1_add_i_0_reg_166_fifo|r_data_NO_SHIFT_REG[0][1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_165to166_bb1_add_i_0_reg_166_fifo|r_data_NO_SHIFT_REG[0][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_165to166_bb1_add_i_0_reg_166_fifo|r_data_NO_SHIFT_REG[0][8]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_c0_ene3_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_c0_ene3_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][5]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][4]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][4]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][9]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][9]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][17]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][17]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][22]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|r_data_NO_SHIFT_REG[0][22]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_168to169_bb1__22_i_0_reg_169_fifo|r_data_NO_SHIFT_REG[0][29]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_168to169_bb1__22_i_0_reg_169_fifo|r_data_NO_SHIFT_REG[0][29]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_168to169_bb1__23_i_0_reg_169_fifo|r_data_NO_SHIFT_REG[0][26]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_168to169_bb1__23_i_0_reg_169_fifo|r_data_NO_SHIFT_REG[0][26]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][1]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][1]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][2]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][2]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][4]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][4]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][8]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][8]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][9]                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][9]~DUPLICATE                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][11]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][11]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][19]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][19]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][22]                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][22]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][2]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][2]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][3]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][3]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and115_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][3]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and115_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][3]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_lnot23_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_lnot23_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_shr16_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][4]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_shr16_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][4]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_shr16_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][5]                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_shr16_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][5]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_cmp37_i_0_reg_172_fifo|r_data[0][0]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_cmp37_i_0_reg_172_fifo|r_data[0][0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][2]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][2]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][5]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][5]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][6]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][6]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][7]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][7]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][19]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][19]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][20]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][20]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][26]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][26]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and195_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and195_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][2]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][2]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][20]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][20]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][28]                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][28]~DUPLICATE                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][12]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr[0]~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_multi_fanout_adaptor:rnode_1to2_input_global_id_0_0_reg_2_fanout_adaptor|consumed[1]                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_multi_fanout_adaptor:rnode_1to2_input_global_id_0_0_reg_2_fanout_adaptor|consumed[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[1]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[1]~DUPLICATE                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_ug7:usedw_counter|counter_reg_bit[4]~DUPLICATE                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|empty_dff                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|empty_dff~DUPLICATE                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_c0_enter_c0_eni3_NO_SHIFT_REG[64]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_c0_enter_c0_eni3_NO_SHIFT_REG[64]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_c0_enter_c0_eni3_NO_SHIFT_REG[83]                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_c0_enter_c0_eni3_NO_SHIFT_REG[83]~DUPLICATE                                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[2]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[2]~DUPLICATE                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[19]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[19]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[26]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[26]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[27]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_NO_SHIFT_REG[27]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__valid_out_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__valid_out_NO_SHIFT_REG~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_indvars_iv_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_indvars_iv_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|R_cache_addr[3]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|R_cache_addr[3]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|R_cache_addr[6]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|R_cache_addr[6]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|num_burst[1]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|num_burst[1]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|thread_cnt[6]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|thread_cnt[6]~DUPLICATE                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|time_out_cnt[0]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|time_out_cnt[0]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|valid_burst                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|valid_burst~DUPLICATE                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[4]                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[4]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|avm_read                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|avm_read~DUPLICATE                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|o_valid                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|o_valid~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[15]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[15]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[16]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[16]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[25]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[25]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[28]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_addr[28]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|profile_remaining_writeburst_count[1]                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|profile_remaining_writeburst_count[1]~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|R_cache_addr[5]                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|R_cache_addr[5]~DUPLICATE                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|o_data[13]                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|o_data[13]~DUPLICATE                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|init                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|init~DUPLICATE                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|num_burst[0]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|num_burst[0]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|time_out_cnt[3]                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|time_out_cnt[3]~DUPLICATE                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[0]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[0]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[1]                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[1]~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[2]                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[2]~DUPLICATE                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_1h7:usedw_counter|counter_reg_bit[0]~DUPLICATE                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|empty_dff                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|empty_dff~DUPLICATE                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[13]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[13]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[14]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[14]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[26]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[26]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[27]                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_addr[27]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lvb_bb1_c0_exe1_0_reg_NO_SHIFT_REG[7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lvb_bb1_c0_exe1_0_reg_NO_SHIFT_REG[7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lvb_bb1_c0_exe1_0_reg_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lvb_bb1_c0_exe1_0_reg_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lvb_input_global_id_1_0_reg_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lvb_input_global_id_1_0_reg_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_node_valid_out_7_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_node_valid_out_7_NO_SHIFT_REG~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|rstag_2to2_bb1_or_cond_NEG_RM_consumed_1_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|rstag_2to2_bb1_or_cond_NEG_RM_consumed_1_NO_SHIFT_REG~DUPLICATE                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][1]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][3]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]~DUPLICATE                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][17]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][19]~DUPLICATE                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[5]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[5]~DUPLICATE                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                            ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][5]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][5]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][8]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][9]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][20]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][20]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][21]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][24]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_data[3]                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_data[3]~DUPLICATE                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][27]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][27]~DUPLICATE                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][139]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][139]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][191]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][191]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][218]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][218]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][229]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][229]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][271]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data[0][271]~DUPLICATE                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|empty_dff                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|empty_dff~DUPLICATE                                                   ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|full_dff                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|full_dff~DUPLICATE                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|wrreq_delaya[1]                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|wrreq_delaya[1]~DUPLICATE                                             ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|burstcount[3]                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|burstcount[3]~DUPLICATE                                                                                                                                     ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr_p1[2]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr_p1[2]~DUPLICATE                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr_p1[3]                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr_p1[3]~DUPLICATE                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[4]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[4]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[12]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[12]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[20]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[20]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[24]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_byteenable[24]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[5]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[5]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[6]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[6]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[8]                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[8]~DUPLICATE                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_valid                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_valid~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_writedata[5]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_writedata[5]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|merge_node_valid_out_1_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|merge_node_valid_out_1_NO_SHIFT_REG~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[5]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[6]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[8]                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[20]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[22]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[32]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[45]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[45]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[46]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[46]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[58]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[59]                                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_data_NO_SHIFT_REG[59]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[13]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[29]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[36]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[38]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[38]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[39]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[39]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[47]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[47]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[58]                                                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[9]                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[10]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[11]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[12]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[13]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[14]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[16]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[36]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[36]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[58]                                                                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[58]~DUPLICATE                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|empty~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[1]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[5]                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[16]~DUPLICATE                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.THREE~DUPLICATE                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[7]~DUPLICATE                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~DUPLICATE                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[1]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[2]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~DUPLICATE                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[4]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[5]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[7]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[8]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][1]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][4]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][7]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[4]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[7]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8]                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[8]~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[10]~DUPLICATE                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1]~DUPLICATE                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator|read_latency_shift_reg[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator|read_latency_shift_reg[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[14]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[14]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[25]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|readdata_p1[25]~DUPLICATE                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[9]                                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[12]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[24]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[25]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[28]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[31]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|rsp_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|rsp_readdatavalid~DUPLICATE                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~DUPLICATE                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0|ena_state                                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0|ena_state~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|wait_latency_counter[0]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|has_pending_responses                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_valid                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][68]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8]~DUPLICATE                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]~DUPLICATE                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[3]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]~DUPLICATE                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|waitrequest_reset_override                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|waitrequest_reset_override~DUPLICATE                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|last_dest_id[0]~DUPLICATE                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]~DUPLICATE                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]~DUPLICATE                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[18]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[18]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[22]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[22]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[25]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[25]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[28]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[28]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[29]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[29]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[30]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[30]~DUPLICATE                                                                                                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|burstcount_register_lint[5]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|burstcount_register_lint[5]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|burstcount_register_lint[7]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|burstcount_register_lint[7]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|burstcount_register_lint[9]                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|burstcount_register_lint[9]~DUPLICATE                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|end_begintransfer~DUPLICATE                                                                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9]~DUPLICATE                                                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[11]~DUPLICATE                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|q_b[24]~FITTER_CREATED_COMB_LOGIC                                                           ; Created         ; Placement                                         ; Location assignment        ; COMBOUT                  ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg0FITTER_CREATED_FF                                           ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg1FITTER_CREATED_FF                                           ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg2FITTER_CREATED_FF                                           ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg3FITTER_CREATED_FF                                           ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg4FITTER_CREATED_FF                                           ; Created         ; Placement                                         ; Location assignment        ; Q                        ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                         ; Ignored Value                    ; Ignored Source              ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+
; Location                                                  ;                                             ;              ; memory_mem_dm[4]                                                                                   ; PIN_W27                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[32]                                                                                  ; PIN_W26                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[33]                                                                                  ; PIN_R24                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[34]                                                                                  ; PIN_U27                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[35]                                                                                  ; PIN_V28                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[36]                                                                                  ; PIN_T25                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[37]                                                                                  ; PIN_U25                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[38]                                                                                  ; PIN_V27                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dq[39]                                                                                  ; PIN_Y29                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dqs[4]                                                                                  ; PIN_T24                          ; QSF Assignment              ;
; Location                                                  ;                                             ;              ; memory_mem_dqs_n[4]                                                                                ; PIN_T23                          ; QSF Assignment              ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                          ; on                               ; Compiler or HDL Assignment  ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                             ; PIN_P20B1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                            ; PIN_P20A1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                            ; PIN_P20B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                            ; PIN_P21B1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                            ; PIN_P22A0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                            ; PIN_P22B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                          ; PIN_P21A1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                          ; PIN_P21A0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                            ; PIN_P19B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                            ; PIN_P19A1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                            ; PIN_P19B1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                            ; PIN_P20A0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                          ; PIN_P19A0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                          ; PIN_P21B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                           ; PIN_P15B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SCL[0]                                                              ; PIN_P15A0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SDA[0]                                                              ; PIN_P14B1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                              ; PIN_P27B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                              ; PIN_P25A0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                               ; PIN_P25A1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                               ; PIN_P25B1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                               ; PIN_P27A1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                               ; PIN_P27B1T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                              ; PIN_P14B0T                       ; system/synthesis/system.qip ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                              ; PIN_P14A1T                       ; system/synthesis/system.qip ;
; Enable Beneficial Skew Optimization for non global clocks ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst                                                        ; ON                               ; QSF Assignment              ;
; PLL Compensation Mode                                     ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                           ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]    ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]   ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                              ; QSF Assignment              ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                              ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[32]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[33]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[34]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[35]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[36]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[37]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[38]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[39]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dqs[4]                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dm[4]                                                                                   ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[32]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[33]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[34]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[35]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[36]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[37]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[38]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[39]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dqs[4]                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dm[4]                                                                                   ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[32]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[33]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[34]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[35]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[36]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[37]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[38]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[39]                                                                                  ; SSTL-15 CLASS I                  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dqs[4]                                                                                  ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment              ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment              ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------+----------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 27141 ) ; 0.00 % ( 0 / 27141 )       ; 0.00 % ( 0 / 27141 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 27141 ) ; 0.00 % ( 0 / 27141 )       ; 0.00 % ( 0 / 27141 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                           ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                    ;
; system_acl_iface_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                     ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 26338 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; system_acl_iface_hps_hps_io_border:border ; 0.00 % ( 0 / 776 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 27 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/uc2019231352@student.uc.pt/CHAD/Lab_7/ex2/bin_matMul/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7,106 / 32,070        ; 22 %  ;
; ALMs needed [=A-B+C]                                        ; 7,106                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8,580 / 32,070        ; 27 %  ;
;         [a] ALMs used for LUT logic and registers           ; 3,622                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,416                 ;       ;
;         [c] ALMs used for registers                         ; 2,532                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 10                    ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1,530 / 32,070        ; 5 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 56 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 47                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 1,132 / 3,207         ; 35 %  ;
;     -- Logic LABs                                           ; 1,131                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 1                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 10,570                ;       ;
;     -- 7 input functions                                    ; 80                    ;       ;
;     -- 6 input functions                                    ; 1,594                 ;       ;
;     -- 5 input functions                                    ; 1,182                 ;       ;
;     -- 4 input functions                                    ; 1,998                 ;       ;
;     -- <=3 input functions                                  ; 5,716                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 3,185                 ;       ;
; Memory ALUT usage                                           ; 8                     ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 8                     ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 12,943                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 12,307 / 64,140       ; 19 %  ;
;         -- Secondary logic registers                        ; 636 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 12,470                ;       ;
;         -- Routing optimization registers                   ; 473                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 103 / 457             ; 23 %  ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 7                     ;       ;
; M10K blocks                                                 ; 73 / 397              ; 18 %  ;
; Total MLAB memory bits                                      ; 256                   ;       ;
; Total block memory bits                                     ; 422,944 / 4,065,280   ; 10 %  ;
; Total block memory implementation bits                      ; 747,520 / 4,065,280   ; 18 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 1 / 87                ; 1 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 6 / 16                ; 38 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 6.9% / 6.9% / 7.0%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.2% / 30.8% / 37.9% ;       ;
; Maximum fan-out                                             ; 10818                 ;       ;
; Highest non-global fan-out                                  ; 1698                  ;       ;
; Total fan-out                                               ; 94551                 ;       ;
; Average fan-out                                             ; 3.42                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                       ;
+-------------------------------------------------------------+------------------------+-------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; system_acl_iface_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+-------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 7474 / 32070 ( 23 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 7474                   ; 0                                         ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 8580 / 32070 ( 27 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 3622                   ; 0                                         ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 2416                   ; 0                                         ; 0                              ;
;         [c] ALMs used for registers                         ; 2532                   ; 0                                         ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 10                     ; 0                                         ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 1162 / 32070 ( 4 % )   ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 56 / 32070 ( < 1 % )   ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                                         ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                      ; 0                                         ; 0                              ;
;         [c] Due to LAB input limits                         ; 47                     ; 0                                         ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                                       ; Low                            ;
;                                                             ;                        ;                                           ;                                ;
; Total LABs:  partially or completely used                   ; 1132 / 3207 ( 35 % )   ; 0 / 3207 ( 0 % )                          ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 1131                   ; 0                                         ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 1                      ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Combinational ALUT usage for logic                          ; 10578                  ; 0                                         ; 0                              ;
;     -- 7 input functions                                    ; 80                     ; 0                                         ; 0                              ;
;     -- 6 input functions                                    ; 1594                   ; 0                                         ; 0                              ;
;     -- 5 input functions                                    ; 1182                   ; 0                                         ; 0                              ;
;     -- 4 input functions                                    ; 1998                   ; 0                                         ; 0                              ;
;     -- <=3 input functions                                  ; 5716                   ; 0                                         ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 3185                   ; 0                                         ; 0                              ;
; Memory ALUT usage                                           ; 8                      ; 0                                         ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                                         ; 0                              ;
;     -- 32-address deep                                      ; 8                      ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                                         ; 0                              ;
;     -- By type:                                             ;                        ;                                           ;                                ;
;         -- Primary logic registers                          ; 12307 / 64140 ( 19 % ) ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 636 / 64140 ( < 1 % )  ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                           ;                                ;
;         -- Design implementation registers                  ; 12470                  ; 0                                         ; 0                              ;
;         -- Routing optimization registers                   ; 473                    ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
;                                                             ;                        ;                                           ;                                ;
; Virtual pins                                                ; 0                      ; 0                                         ; 0                              ;
; I/O pins                                                    ; 46                     ; 55                                        ; 2                              ;
; I/O registers                                               ; 50                     ; 176                                       ; 0                              ;
; Total block memory bits                                     ; 422944                 ; 0                                         ; 0                              ;
; Total block memory implementation bits                      ; 747520                 ; 0                                         ; 0                              ;
; M10K block                                                  ; 73 / 397 ( 18 % )      ; 0 / 397 ( 0 % )                           ; 0 / 397 ( 0 % )                ;
; DSP block                                                   ; 1 / 87 ( 1 % )         ; 0 / 87 ( 0 % )                            ; 0 / 87 ( 0 % )                 ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )                           ; 5 / 116 ( 4 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )                            ; 3 / 54 ( 5 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                                           ;                                ;
; Connections                                                 ;                        ;                                           ;                                ;
;     -- Input Connections                                    ; 13972                  ; 57                                        ; 424                            ;
;     -- Registered Input Connections                         ; 13320                  ; 0                                         ; 0                              ;
;     -- Output Connections                                   ; 432                    ; 83                                        ; 13938                          ;
;     -- Registered Output Connections                        ; 289                    ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Internal Connections                                        ;                        ;                                           ;                                ;
;     -- Total Connections                                    ; 94964                  ; 5120                                      ; 14454                          ;
;     -- Registered Connections                               ; 51758                  ; 100                                       ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; External Connections                                        ;                        ;                                           ;                                ;
;     -- Top                                                  ; 0                      ; 42                                        ; 14362                          ;
;     -- system_acl_iface_hps_hps_io_border:border            ; 42                     ; 98                                        ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 14362                  ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Partition Interface                                         ;                        ;                                           ;                                ;
;     -- Input Ports                                          ; 10                     ; 8                                         ; 426                            ;
;     -- Output Ports                                         ; 44                     ; 40                                        ; 400                            ;
;     -- Bidir Ports                                          ; 49                     ; 49                                        ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Registered Ports                                            ;                        ;                                           ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                                         ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                                         ; 0                              ;
;                                                             ;                        ;                                           ;                                ;
; Port Connectivity                                           ;                        ;                                           ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                                         ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                                         ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                                         ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                                         ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                                         ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                                         ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                                         ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                                         ; 0                              ;
+-------------------------------------------------------------+------------------------+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                             ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; emac_rx_clk      ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; emac_rx_ctl      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; emac_rxd[0]      ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; emac_rxd[1]      ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; emac_rxd[2]      ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; emac_rxd[3]      ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; fpga_clk_50      ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1990                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; fpga_reset_n     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ;
; uart_rx          ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; emac_mdc           ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_clk        ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_ctl        ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[0]        ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[1]        ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[2]        ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[3]        ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck      ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n    ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]   ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]   ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]   ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk             ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx            ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emac_mdio           ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; i2c_scl             ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                        ;
; i2c_sda             ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[12]                                                                                                                                                                                                                                        ;
; led                 ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]   ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]   ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; sd_cmd              ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; sd_d[0]             ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; sd_d[1]             ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; sd_d[2]             ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sd_d[3]             ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 5 / 80 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 5 / 19 ( 26 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; sd_clk                          ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; emac_tx_ctl                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B       ; emac_rxd[0]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; led                             ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A       ; i2c_sda                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; fpga_reset_n                    ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A       ; fpga_clk_50                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; sd_d[3]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; emac_rxd[2]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; emac_rxd[1]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B       ; emac_mdc                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; uart_rx                         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; sd_d[1]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; uart_tx                         ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; memory_mem_a[13]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A       ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; sd_d[2]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; emac_rxd[3]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; emac_mdio                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; sd_cmd                          ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B       ; emac_txd[3]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B       ; emac_txd[0]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B       ; emac_txd[2]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; sd_d[0]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; emac_rx_clk                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; emac_tx_clk                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; i2c_scl                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A       ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; memory_mem_a[14]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; emac_txd[1]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; emac_rx_ctl                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; memory_mem_dq[22]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; memory_mem_dq[19]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; memory_mem_dq[18]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; memory_mem_dq[24]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; memory_mem_dq[25]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; memory_mem_dq[20]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; memory_mem_dq[21]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; memory_mem_dqs_n[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; memory_mem_dqs[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; memory_mem_dqs_n[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; memory_mem_dqs[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; memory_mem_dq[29]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; memory_mem_dq[28]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; memory_mem_dm[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; memory_mem_dq[23]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; memory_mem_dq[17]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; memory_mem_dq[27]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; memory_mem_dq[26]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; memory_mem_dq[16]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; fpga_led_output[0]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; fpga_led_output[2]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; fpga_led_output[3]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; memory_mem_dq[30]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A       ; fpga_led_output[1]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; memory_mem_dq[31]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; memory_mem_dm[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                  ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Fractional PLL             ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 559.999999 MHz             ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 71.428571 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; 3355443 / 16777216         ;
;     -- M Counter                                                                                                                                                                                                                                ; 11                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 1                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; clk_2                      ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[1].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 279.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y8_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 2                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 139.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                    ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                     ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y2_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                            ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Library Name ;
+-------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                                  ; 7105.5 (341.6)       ; 8579.0 (366.6)                   ; 1529.5 (30.5)                                     ; 56.0 (5.6)                       ; 10.0 (0.0)           ; 10570 (497)         ; 12943 (0)                 ; 226 (226)     ; 422944            ; 73    ; 1          ; 103  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |async_counter_30:AC30|                                                                            ; 18.5 (18.5)          ; 21.0 (21.0)                      ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 30 (30)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|async_counter_30:AC30                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |system:the_system|                                                                                ; 6745.4 (0.0)         ; 8191.4 (0.0)                     ; 1496.5 (0.0)                                      ; 50.4 (0.0)                       ; 10.0 (0.0)           ; 10043 (0)           ; 12913 (0)                 ; 0 (0)         ; 422944            ; 73    ; 1          ; 0    ; 0            ; |top|system:the_system                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;       |cra_ring_node:avs_matmul_cra_cra_ring|                                                         ; 44.1 (44.1)          ; 66.2 (66.2)                      ; 22.4 (22.4)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 147 (147)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_node:avs_matmul_cra_cra_ring                                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;       |cra_ring_root:cra_root|                                                                        ; 16.5 (16.5)          ; 67.4 (67.4)                      ; 51.2 (51.2)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 146 (146)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|cra_ring_root:cra_root                                                                                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;       |matMul_system:matmul_system|                                                                   ; 4286.1 (0.0)         ; 5366.3 (0.0)                     ; 1122.0 (0.0)                                      ; 41.9 (0.0)                       ; 10.0 (0.0)           ; 6369 (0)            ; 9532 (0)                  ; 0 (0)         ; 344864            ; 52    ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system                                                                                                                                                                                                                                                                                                                                                                                                                              ; system       ;
;          |acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0|                             ; 5.8 (5.8)            ; 7.3 (7.3)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|                                     ; 16.4 (0.0)           ; 123.3 (0.0)                      ; 107.8 (0.0)                                       ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                          ; 16.4 (0.0)           ; 123.3 (0.0)                      ; 107.8 (0.0)                                       ; 0.9 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                        ; system       ;
;                |acl_ic_slave_rrp:rrp|                                                                 ; 16.4 (16.4)          ; 123.3 (123.3)                    ; 107.8 (107.8)                                     ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                   ; system       ;
;          |interconnect_0:gmem0_.global_ic_preroutegmem0_router_1|                                     ; 1.9 (0.0)            ; 125.1 (0.0)                      ; 123.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_1                                                                                                                                                                                                                                                                                                                                                                       ; system       ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                          ; 1.9 (0.0)            ; 125.1 (0.0)                      ; 123.2 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                        ; system       ;
;                |acl_ic_slave_rrp:rrp|                                                                 ; 1.9 (1.9)            ; 125.1 (125.1)                    ; 123.2 (123.2)                                     ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 257 (257)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                   ; system       ;
;          |interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|                                           ; 432.6 (0.0)          ; 555.8 (0.0)                      ; 125.3 (0.0)                                       ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 845 (0)             ; 892 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw                                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;             |acl_arb2:a[0].a|                                                                         ; 1.3 (1.3)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;             |acl_arb2:a[1].a|                                                                         ; 93.3 (93.3)          ; 94.9 (94.9)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 323 (323)           ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a                                                                                                                                                                                                                                                                                                                                                             ; system       ;
;             |acl_ic_master_endpoint:m[0].m_endp|                                                      ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |acl_ic_master_endpoint:m[1].m_endp|                                                      ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |acl_ic_slave_endpoint:s.s_endp|                                                          ; 337.8 (1.3)          ; 458.1 (1.5)                      ; 122.4 (0.2)                                       ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 517 (2)             ; 889 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp                                                                                                                                                                                                                                                                                                                                              ; system       ;
;                |acl_ic_slave_rrp:rrp|                                                                 ; 336.5 (17.4)         ; 456.6 (136.3)                    ; 122.3 (118.8)                                     ; 2.1 (0.0)                        ; 0.0 (0.0)            ; 515 (10)            ; 889 (296)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp                                                                                                                                                                                                                                                                                                                         ; system       ;
;                   |acl_ll_fifo:read_fifo|                                                             ; 319.0 (319.0)        ; 320.3 (320.3)                    ; 3.4 (3.4)                                         ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 505 (505)           ; 593 (593)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo                                                                                                                                                                                                                                                                                                   ; system       ;
;          |matMul_top_wrapper:matMul|                                                                  ; 3829.4 (0.0)         ; 4554.7 (0.0)                     ; 764.2 (0.0)                                       ; 38.9 (0.0)                       ; 10.0 (0.0)           ; 5514 (0)            ; 8116 (0)                  ; 0 (0)         ; 344864            ; 52    ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul                                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |matMul_function_wrapper:kernel|                                                          ; 3829.4 (351.4)       ; 4554.7 (496.7)                   ; 764.2 (150.3)                                     ; 38.9 (5.0)                       ; 10.0 (0.0)           ; 5514 (421)          ; 8116 (784)                ; 0 (0)         ; 344864            ; 52    ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel                                                                                                                                                                                                                                                                                                                                                                     ; system       ;
;                |acl_id_iterator:id_iter_inst0|                                                        ; 319.8 (17.6)         ; 333.8 (17.4)                     ; 25.1 (0.4)                                        ; 11.1 (0.6)                       ; 0.0 (0.0)            ; 611 (67)            ; 303 (1)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0                                                                                                                                                                                                                                                                                                                                       ; system       ;
;                   |acl_fifo:group_id_fifo|                                                            ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo                                                                                                                                                                                                                                                                                                                ; system       ;
;                      |scfifo:scfifo_component|                                                        ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component                                                                                                                                                                                                                                                                                        ; work         ;
;                         |scfifo_25d1:auto_generated|                                                  ; 12.8 (0.0)           ; 13.5 (0.0)                       ; 1.2 (0.0)                                         ; 0.6 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 16 (0)                    ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated                                                                                                                                                                                                                                                             ; work         ;
;                            |a_dpfifo_s7a1:dpfifo|                                                     ; 12.8 (10.1)          ; 13.5 (10.8)                      ; 1.2 (1.1)                                         ; 0.6 (0.4)                        ; 0.0 (0.0)            ; 21 (16)             ; 16 (11)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo                                                                                                                                                                                                                                        ; work         ;
;                               |altsyncram_75k1:FIFOram|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram                                                                                                                                                                                                                ; work         ;
;                               |cntr_egb:rd_ptr_msb|                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_egb:rd_ptr_msb                                                                                                                                                                                                                    ; work         ;
;                               |cntr_fgb:wr_ptr|                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_fgb:wr_ptr                                                                                                                                                                                                                        ; work         ;
;                               |cntr_rg7:usedw_counter|                                                ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|cntr_rg7:usedw_counter                                                                                                                                                                                                                 ; work         ;
;                   |acl_work_item_iterator:work_item_iterator|                                         ; 289.4 (289.4)        ; 302.9 (302.9)                    ; 23.4 (23.4)                                       ; 9.9 (9.9)                        ; 0.0 (0.0)            ; 523 (523)           ; 286 (286)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator                                                                                                                                                                                                                                                                                             ; system       ;
;                |acl_kernel_finish_detector:kernel_finish_detector|                                    ; 149.6 (53.1)         ; 138.6 (42.1)                     ; 1.8 (1.8)                                         ; 12.9 (12.8)                      ; 0.0 (0.0)            ; 248 (55)            ; 214 (22)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector                                                                                                                                                                                                                                                                                                                   ; system       ;
;                   |acl_multistage_accumulator:ndrange_completed|                                      ; 48.0 (48.0)          ; 48.0 (48.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 96 (96)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_completed                                                                                                                                                                                                                                                                      ; system       ;
;                   |acl_multistage_accumulator:ndrange_sum|                                            ; 48.6 (48.6)          ; 48.5 (48.5)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 97 (97)             ; 96 (96)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum                                                                                                                                                                                                                                                                            ; system       ;
;                |acl_profiler:profiler_inst|                                                           ; 806.4 (0.0)          ; 811.9 (0.0)                      ; 6.5 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 1608 (0)            ; 1600 (0)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst                                                                                                                                                                                                                                                                                                                                          ; system       ;
;                   |acl_profile_counter:counter_n[0].counter|                                          ; 30.2 (30.2)          ; 32.5 (32.5)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[0].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[10].counter|                                         ; 32.0 (32.0)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[10].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[11].counter|                                         ; 33.0 (33.0)          ; 33.0 (33.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[11].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[12].counter|                                         ; 32.2 (32.2)          ; 32.2 (32.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[12].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[13].counter|                                         ; 32.3 (32.3)          ; 32.5 (32.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[13].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[14].counter|                                         ; 31.0 (31.0)          ; 32.3 (32.3)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[14].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[15].counter|                                         ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[15].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[16].counter|                                         ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[16].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[17].counter|                                         ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[17].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[18].counter|                                         ; 32.0 (32.0)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[18].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[19].counter|                                         ; 32.3 (32.3)          ; 33.0 (33.0)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[19].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[1].counter|                                          ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[1].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[20].counter|                                         ; 32.8 (32.8)          ; 32.5 (32.5)                      ; 0.2 (0.2)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[20].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[21].counter|                                         ; 32.8 (32.8)          ; 32.2 (32.2)                      ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[21].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[22].counter|                                         ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[22].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[23].counter|                                         ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[23].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[24].counter|                                         ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[24].counter                                                                                                                                                                                                                                                                                                ; system       ;
;                   |acl_profile_counter:counter_n[2].counter|                                          ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[2].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[3].counter|                                          ; 33.0 (33.0)          ; 33.0 (33.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 66 (66)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[3].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[4].counter|                                          ; 32.0 (32.0)          ; 32.0 (32.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[4].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[5].counter|                                          ; 32.2 (32.2)          ; 32.2 (32.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[5].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[6].counter|                                          ; 32.3 (32.3)          ; 32.5 (32.5)                      ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[6].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[7].counter|                                          ; 30.8 (30.8)          ; 32.3 (32.3)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[7].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[8].counter|                                          ; 32.5 (32.5)          ; 32.5 (32.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[8].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                   |acl_profile_counter:counter_n[9].counter|                                          ; 32.7 (32.7)          ; 33.0 (33.0)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 64 (64)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[9].counter                                                                                                                                                                                                                                                                                                 ; system       ;
;                |acl_work_group_dispatcher:group_dispatcher|                                           ; 165.7 (165.7)        ; 166.6 (166.6)                    ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 326 (326)           ; 259 (259)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher                                                                                                                                                                                                                                                                                                                          ; system       ;
;                |matMul_function:matMul_function_inst0|                                                ; 2036.5 (0.2)         ; 2607.1 (0.5)                     ; 579.5 (0.2)                                       ; 8.9 (0.0)                        ; 10.0 (0.0)           ; 2300 (0)            ; 4956 (1)                  ; 0 (0)         ; 344608            ; 50    ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0                                                                                                                                                                                                                                                                                                                               ; system       ;
;                   |acl_loop_limiter:loop_limiter_0|                                                   ; 12.1 (12.1)          ; 12.1 (12.1)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|acl_loop_limiter:loop_limiter_0                                                                                                                                                                                                                                                                                               ; system       ;
;                   |matMul_basic_block_0:matMul_basic_block_0|                                         ; 68.3 (68.3)          ; 82.1 (82.1)                      ; 15.4 (15.4)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 198 (198)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0                                                                                                                                                                                                                                                                                     ; system       ;
;                   |matMul_basic_block_1:matMul_basic_block_1|                                         ; 1444.9 (545.1)       ; 1814.1 (613.7)                   ; 376.1 (71.5)                                      ; 6.9 (3.0)                        ; 0.0 (0.0)            ; 1871 (714)          ; 3222 (769)                ; 0 (0)         ; 334688            ; 42    ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1                                                                                                                                                                                                                                                                                     ; system       ;
;                      |acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|                             ; 8.7 (0.0)            ; 35.3 (0.0)                       ; 26.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 71 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo                                                                                                                                                                                                                                  ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 5.8 (0.3)            ; 18.8 (0.3)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo                                                                                                                                                                                                               ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 5.5 (5.5)            ; 18.5 (18.5)                      ; 13.0 (13.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                              ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 2.8 (2.8)            ; 16.5 (16.5)                      ; 13.7 (13.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                      ; system       ;
;                      |acl_data_fifo:rnode_163to164_bb1__29_i_0_reg_164_fifo|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_163to164_bb1__29_i_0_reg_164_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_163to164_bb1_add_i_0_reg_164_fifo|                          ; 2.3 (2.3)            ; 2.3 (2.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_163to164_bb1_add_i_0_reg_164_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_163to164_bb1_c0_ene3_0_reg_164_fifo|                        ; 6.7 (6.7)            ; 14.6 (14.6)                      ; 7.9 (7.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_163to164_bb1_c0_ene3_0_reg_164_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_163to164_bb1_reduction_0_i_0_reg_164_fifo|                  ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_163to164_bb1_reduction_0_i_0_reg_164_fifo                                                                                                                                                                                                                       ; system       ;
;                      |acl_data_fifo:rnode_163to164_bb1_var__u11_0_reg_164_fifo|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_163to164_bb1_var__u11_0_reg_164_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_163to164_bb1_xor_i_0_reg_164_fifo|                          ; 0.4 (0.4)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_163to164_bb1_xor_i_0_reg_164_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_164to165_bb1_add_i_0_reg_165_fifo|                          ; 0.7 (0.7)            ; 3.4 (3.4)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to165_bb1_add_i_0_reg_165_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_164to165_bb1_var__u11_0_reg_165_fifo|                       ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to165_bb1_var__u11_0_reg_165_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_164to166_bb1__29_i_0_reg_166_fifo|                          ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to166_bb1__29_i_0_reg_166_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_164to166_bb1_reduction_0_i_0_reg_166_fifo|                  ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to166_bb1_reduction_0_i_0_reg_166_fifo                                                                                                                                                                                                                       ; system       ;
;                      |acl_data_fifo:rnode_164to166_bb1_xor_i_0_reg_166_fifo|                          ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to166_bb1_xor_i_0_reg_166_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|                        ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo                                                                                                                                                                                                                             ; system       ;
;                         |altshift_taps:r_data_rtl_0|                                                  ; 3.5 (0.0)            ; 4.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0                                                                                                                                                                                                  ; work         ;
;                            |shift_taps_ruu:auto_generated|                                            ; 3.5 (1.0)            ; 4.0 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 5 (2)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0|shift_taps_ruu:auto_generated                                                                                                                                                                    ; work         ;
;                               |altsyncram_fr91:altsyncram4|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 96                ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4                                                                                                                                        ; work         ;
;                               |cntr_ohf:cntr1|                                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0|shift_taps_ruu:auto_generated|cntr_ohf:cntr1                                                                                                                                                     ; work         ;
;                      |acl_data_fifo:rnode_165to166_bb1_add_i_0_reg_166_fifo|                          ; 2.3 (2.3)            ; 2.8 (2.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_165to166_bb1_add_i_0_reg_166_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_165to166_bb1_var__u11_0_reg_166_fifo|                       ; -0.2 (-0.2)          ; 0.3 (0.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_165to166_bb1_var__u11_0_reg_166_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1__29_i_0_reg_167_fifo|                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1__29_i_0_reg_167_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1__39_i_0_reg_167_fifo|                          ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1__39_i_0_reg_167_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_and75_i_0_reg_167_fifo|                        ; 10.4 (10.4)          ; 10.9 (10.9)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_and75_i_0_reg_167_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_cmp68_i_0_reg_167_fifo|                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_cmp68_i_0_reg_167_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_cmp71_not_i_0_reg_167_fifo|                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_cmp71_not_i_0_reg_167_fifo                                                                                                                                                                                                                         ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_cmp77_i_0_reg_167_fifo|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_cmp77_i_0_reg_167_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_or581_i_0_reg_167_fifo|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_or581_i_0_reg_167_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_reduction_0_i_0_reg_167_fifo|                  ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_reduction_0_i_0_reg_167_fifo                                                                                                                                                                                                                       ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_shl_i_0_reg_167_fifo|                          ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_shl_i_0_reg_167_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_166to167_bb1_xor_i_0_reg_167_fifo|                          ; 0.0 (0.0)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_xor_i_0_reg_167_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_167to168_bb1_c0_ene3_0_reg_168_fifo|                        ; 8.3 (8.3)            ; 11.0 (11.0)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_c0_ene3_0_reg_168_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo|                       ; 8.0 (8.0)            ; 9.1 (9.1)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_167to168_bb1_var__u17_0_reg_168_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_168to169_bb1__22_i_0_reg_169_fifo|                          ; 14.8 (14.8)          ; 14.8 (14.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_168to169_bb1__22_i_0_reg_169_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_168to169_bb1__23_i_0_reg_169_fifo|                          ; 14.5 (14.5)          ; 14.5 (14.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_168to169_bb1__23_i_0_reg_169_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|                          ; 7.0 (7.0)            ; 8.9 (8.9)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1__23_i_0_reg_170_fifo|                          ; 6.7 (6.7)            ; 8.3 (8.3)                        ; 1.7 (1.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__23_i_0_reg_170_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_and115_i_0_reg_170_fifo|                       ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and115_i_0_reg_170_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_and130_i_0_reg_170_fifo|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and130_i_0_reg_170_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_and149_i_0_reg_170_fifo|                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and149_i_0_reg_170_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|                        ; 0.8 (0.8)            ; 1.1 (1.1)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_and95_i_0_reg_170_fifo|                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and95_i_0_reg_170_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_cmp27_i_0_reg_170_fifo|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_cmp27_i_0_reg_170_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_lnot23_i_0_reg_170_fifo|                       ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_lnot23_i_0_reg_170_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_169to170_bb1_shr16_i_0_reg_170_fifo|                        ; 1.7 (1.7)            ; 3.6 (3.6)                        ; 1.9 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_shr16_i_0_reg_170_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_170to171_bb1__26_i_0_reg_171_fifo|                          ; 0.4 (0.4)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to171_bb1__26_i_0_reg_171_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_170to171_bb1_add192_i_0_reg_171_fifo|                       ; 7.2 (7.2)            ; 7.0 (7.0)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 0 (0)               ; 28 (28)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to171_bb1_add192_i_0_reg_171_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_170to171_bb1_and35_i_0_reg_171_fifo|                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to171_bb1_and35_i_0_reg_171_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_170to171_bb1_var__u19_0_reg_171_fifo|                       ; 0.3 (0.3)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to171_bb1_var__u19_0_reg_171_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_170to172_bb1_and17_i_0_reg_172_fifo|                        ; 4.8 (4.8)            ; 5.2 (5.2)                        ; 0.4 (0.4)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_and17_i_0_reg_172_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_170to172_bb1_cmp37_i_0_reg_172_fifo|                        ; 0.6 (0.6)            ; 0.9 (0.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_cmp37_i_0_reg_172_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_170to172_bb1_shr16_i_0_reg_172_fifo|                        ; 4.1 (4.1)            ; 4.8 (4.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_shr16_i_0_reg_172_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1__26_i_0_reg_172_fifo|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__26_i_0_reg_172_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo|                       ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo|                       ; 8.2 (8.2)            ; 9.8 (9.8)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and193_i_0_reg_172_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1_and195_i_0_reg_172_fifo|                       ; 0.3 (0.3)            ; 0.4 (0.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and195_i_0_reg_172_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1_and198_i_0_reg_172_fifo|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and198_i_0_reg_172_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1_and35_i_0_reg_172_fifo|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_and35_i_0_reg_172_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_171to172_bb1_var__u19_0_reg_172_fifo|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1_var__u19_0_reg_172_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1__26_i_0_reg_173_fifo|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1__26_i_0_reg_173_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1__47_i_0_reg_173_fifo|                          ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1__47_i_0_reg_173_fifo                                                                                                                                                                                                                               ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_add245_i_0_reg_173_fifo|                       ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_add245_i_0_reg_173_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_and269_i_0_reg_173_fifo|                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_and269_i_0_reg_173_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_and35_i_0_reg_173_fifo|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_and35_i_0_reg_173_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_brmerge12_i_0_reg_173_fifo|                    ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_brmerge12_i_0_reg_173_fifo                                                                                                                                                                                                                         ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_cmp226_not_i_0_reg_173_fifo|                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_cmp226_not_i_0_reg_173_fifo                                                                                                                                                                                                                        ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_cmp296_i_0_reg_173_fifo|                       ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_cmp296_i_0_reg_173_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_cmp299_i_0_reg_173_fifo|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_cmp299_i_0_reg_173_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_shr271_i_0_reg_173_fifo|                       ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_shr271_i_0_reg_173_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_172to173_bb1_var__u19_0_reg_173_fifo|                       ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_172to173_bb1_var__u19_0_reg_173_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_173to174_bb1_lor_ext_i_0_reg_174_fifo|                      ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_173to174_bb1_lor_ext_i_0_reg_174_fifo                                                                                                                                                                                                                           ; system       ;
;                      |acl_data_fifo:rnode_173to174_bb1_or295_i_0_reg_174_fifo|                        ; 8.2 (8.2)            ; 8.2 (8.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_173to174_bb1_or295_i_0_reg_174_fifo                                                                                                                                                                                                                             ; system       ;
;                      |acl_data_fifo:rnode_173to174_bb1_reduction_0_i25_0_reg_174_fifo|                ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_173to174_bb1_reduction_0_i25_0_reg_174_fifo                                                                                                                                                                                                                     ; system       ;
;                      |acl_data_fifo:rnode_173to174_bb1_var__u25_0_reg_174_fifo|                       ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_173to174_bb1_var__u25_0_reg_174_fifo                                                                                                                                                                                                                            ; system       ;
;                      |acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|                         ; 14.3 (0.0)           ; 28.6 (0.0)                       ; 14.4 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo                                                                                                                                                                                                                              ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 8.0 (0.0)            ; 16.8 (0.0)                       ; 8.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo                                                                                                                                                                                                           ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 8.0 (8.0)            ; 16.8 (16.8)                      ; 8.8 (8.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                          ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 6.3 (6.3)            ; 11.7 (11.7)                      ; 5.6 (5.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                  ; system       ;
;                      |acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|                ; 25.7 (0.0)           ; 36.5 (0.0)                       ; 10.9 (0.0)                                        ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 72 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo                                                                                                                                                                                                                     ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 11.6 (0.0)           ; 12.2 (0.0)                       ; 0.6 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 39 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo                                                                                                                                                                                                  ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 11.6 (11.6)          ; 12.2 (12.2)                      ; 0.6 (0.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 39 (39)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                 ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 14.1 (14.1)          ; 24.3 (24.3)                      ; 10.2 (10.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                         ; system       ;
;                      |acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|                         ; 5.8 (0.0)            ; 30.2 (0.0)                       ; 25.2 (0.0)                                        ; 0.8 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo                                                                                                                                                                                                                              ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 3.8 (0.0)            ; 16.8 (0.0)                       ; 13.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo                                                                                                                                                                                                           ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 3.8 (3.8)            ; 16.8 (16.8)                      ; 13.3 (13.3)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                          ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 2.0 (2.0)            ; 13.4 (13.4)                      ; 11.9 (11.9)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (1)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                  ; system       ;
;                      |acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|                 ; 4.7 (0.0)            ; 4.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo                                                                                                                                                                                                                      ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 3.5 (0.0)            ; 3.7 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_data_fifo:fifo                                                                                                                                                                                                   ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 3.5 (3.5)            ; 3.7 (3.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                  ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                          ; system       ;
;                      |acl_data_fifo:rnode_178to179_input_acl_hw_wg_id_0_reg_179_fifo|                 ; 1.2 (0.0)            ; 1.2 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_acl_hw_wg_id_0_reg_179_fifo                                                                                                                                                                                                                      ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_acl_hw_wg_id_0_reg_179_fifo|acl_data_fifo:fifo                                                                                                                                                                                                   ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_acl_hw_wg_id_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                  ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_acl_hw_wg_id_0_reg_179_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                          ; system       ;
;                      |acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|                  ; 8.7 (0.0)            ; 33.6 (0.0)                       ; 24.9 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo                                                                                                                                                                                                                       ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 4.7 (0.0)            ; 18.1 (0.0)                       ; 13.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo                                                                                                                                                                                                    ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 4.7 (4.7)            ; 18.1 (18.1)                      ; 13.4 (13.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                   ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 4.0 (4.0)            ; 15.5 (15.5)                      ; 11.5 (11.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                           ; system       ;
;                      |acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|                  ; 7.5 (0.0)            ; 34.8 (0.0)                       ; 27.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo                                                                                                                                                                                                                       ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 5.0 (0.0)            ; 18.8 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo                                                                                                                                                                                                    ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 5.0 (5.0)            ; 18.8 (18.8)                      ; 13.8 (13.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                   ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 2.5 (2.5)            ; 16.0 (16.0)                      ; 13.5 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                           ; system       ;
;                      |acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|                               ; 23.6 (0.0)           ; 23.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo                                                                                                                                                                                                                                    ; system       ;
;                         |acl_fifo:fifo|                                                               ; 23.6 (0.0)           ; 23.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo                                                                                                                                                                                                                      ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 23.6 (0.0)           ; 23.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                              ; work         ;
;                               |scfifo_l6d1:auto_generated|                                            ; 23.6 (0.0)           ; 23.7 (0.0)                       ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated                                                                                                                                                                   ; work         ;
;                                  |a_dpfifo_f9a1:dpfifo|                                               ; 23.6 (12.1)          ; 23.7 (12.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (23)             ; 39 (16)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo                                                                                                                                              ; work         ;
;                                     |altsyncram_n8k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram                                                                                                                      ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_1h7:usedw_counter                                                                                                                       ; work         ;
;                                     |cntr_kgb:rd_ptr_msb|                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                          ; work         ;
;                                     |cntr_lgb:wr_ptr|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                              ; work         ;
;                      |acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|                           ; 24.2 (0.0)           ; 25.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo                                                                                                                                                                                                                                ; system       ;
;                         |acl_fifo:fifo|                                                               ; 24.2 (0.0)           ; 25.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo                                                                                                                                                                                                                  ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 24.2 (0.0)           ; 25.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                          ; work         ;
;                               |scfifo_17d1:auto_generated|                                            ; 24.2 (0.0)           ; 25.0 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated                                                                                                                                                               ; work         ;
;                                  |a_dpfifo_r9a1:dpfifo|                                               ; 24.2 (12.7)          ; 25.0 (13.5)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 41 (18)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo                                                                                                                                          ; work         ;
;                                     |altsyncram_19k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram                                                                                                                  ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cntr_1h7:usedw_counter                                                                                                                   ; work         ;
;                                     |cntr_kgb:rd_ptr_msb|                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                      ; work         ;
;                                     |cntr_lgb:wr_ptr|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                          ; work         ;
;                      |acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|                           ; 24.0 (0.0)           ; 24.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 40 (0)                    ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo                                                                                                                                                                                                                                ; system       ;
;                         |acl_fifo:fifo|                                                               ; 24.0 (0.0)           ; 24.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 40 (0)                    ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo                                                                                                                                                                                                                  ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 24.0 (0.0)           ; 24.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 40 (0)                    ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                          ; work         ;
;                               |scfifo_t6d1:auto_generated|                                            ; 24.0 (0.0)           ; 24.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 40 (0)                    ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated                                                                                                                                                               ; work         ;
;                                  |a_dpfifo_n9a1:dpfifo|                                               ; 24.0 (12.5)          ; 24.0 (12.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 40 (16)                   ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo                                                                                                                                          ; work         ;
;                                     |altsyncram_n8k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7168              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_n8k1:FIFOram                                                                                                                  ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_1h7:usedw_counter                                                                                                                   ; work         ;
;                                     |cntr_kgb:rd_ptr_msb|                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                                      ; work         ;
;                                     |cntr_lgb:wr_ptr|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                          ; work         ;
;                      |acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|                   ; 10.0 (0.0)           ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo                                                                                                                                                                                                                        ; system       ;
;                         |acl_fifo:fifo|                                                               ; 10.0 (0.0)           ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo                                                                                                                                                                                                          ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 10.0 (0.0)           ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                  ; work         ;
;                               |scfifo_t6d1:auto_generated|                                            ; 10.0 (0.0)           ; 10.3 (0.0)                       ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated                                                                                                                                                       ; work         ;
;                                  |a_dpfifo_n9a1:dpfifo|                                               ; 10.0 (6.0)           ; 10.3 (6.3)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (11)             ; 15 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo                                                                                                                                  ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|cntr_1h7:usedw_counter                                                                                                           ; work         ;
;                      |acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|                              ; 15.2 (0.0)           ; 27.0 (0.0)                       ; 11.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo                                                                                                                                                                                                                                   ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 7.5 (0.0)            ; 12.7 (0.0)                       ; 5.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 7.5 (7.5)            ; 12.7 (12.7)                      ; 5.2 (5.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                               ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 7.7 (7.7)            ; 14.3 (14.3)                      ; 6.7 (6.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                       ; system       ;
;                      |acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|                              ; 15.1 (0.0)           ; 28.2 (0.0)                       ; 13.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo                                                                                                                                                                                                                                   ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 8.1 (0.0)            ; 14.0 (0.0)                       ; 5.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 33 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 8.1 (8.1)            ; 14.0 (14.0)                      ; 5.9 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                               ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 7.0 (7.0)            ; 14.2 (14.2)                      ; 7.2 (7.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                       ; system       ;
;                      |acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|                        ; 26.9 (0.0)           ; 34.6 (0.0)                       ; 7.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (0)              ; 80 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo                                                                                                                                                                                                                             ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 9.7 (0.0)            ; 16.5 (0.0)                       ; 6.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 47 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                          ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 9.7 (9.7)            ; 16.5 (16.5)                      ; 6.9 (6.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 47 (47)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                         ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 17.2 (17.2)          ; 18.1 (18.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                 ; system       ;
;                      |acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|                        ; 25.3 (0.0)           ; 32.8 (0.0)                       ; 7.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 81 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo                                                                                                                                                                                                                             ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 9.2 (0.0)            ; 16.5 (0.0)                       ; 7.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 48 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                          ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 9.2 (9.2)            ; 16.5 (16.5)                      ; 7.3 (7.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 48 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                         ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 16.2 (16.2)          ; 16.2 (16.2)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (35)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                 ; system       ;
;                      |acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|                   ; 23.7 (0.0)           ; 23.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo                                                                                                                                                                                                                        ; system       ;
;                         |acl_fifo:fifo|                                                               ; 23.7 (0.0)           ; 23.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo                                                                                                                                                                                                          ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 23.7 (0.0)           ; 23.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                  ; work         ;
;                               |scfifo_85d1:auto_generated|                                            ; 23.7 (0.0)           ; 23.7 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 41 (0)                    ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated                                                                                                                                                       ; work         ;
;                                  |a_dpfifo_28a1:dpfifo|                                               ; 23.7 (12.2)          ; 23.7 (12.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 41 (18)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo                                                                                                                                  ; work         ;
;                                     |altsyncram_f5k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|altsyncram_f5k1:FIFOram                                                                                                          ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cntr_1h7:usedw_counter                                                                                                           ; work         ;
;                                     |cntr_kgb:rd_ptr_msb|                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                              ; work         ;
;                                     |cntr_lgb:wr_ptr|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                  ; work         ;
;                      |acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|                    ; 23.9 (0.0)           ; 24.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo                                                                                                                                                                                                                         ; system       ;
;                         |acl_fifo:fifo|                                                               ; 23.9 (0.0)           ; 24.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo                                                                                                                                                                                                           ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 23.9 (0.0)           ; 24.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                   ; work         ;
;                               |scfifo_s6d1:auto_generated|                                            ; 23.9 (0.0)           ; 24.3 (0.0)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 39 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated                                                                                                                                                        ; work         ;
;                                  |a_dpfifo_m9a1:dpfifo|                                               ; 23.9 (12.4)          ; 24.3 (12.8)                      ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 39 (16)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo                                                                                                                                   ; work         ;
;                                     |altsyncram_n8k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_n8k1:FIFOram                                                                                                           ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1h7:usedw_counter                                                                                                            ; work         ;
;                                     |cntr_kgb:rd_ptr_msb|                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                               ; work         ;
;                                     |cntr_lgb:wr_ptr|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                   ; work         ;
;                      |acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|                    ; 24.2 (0.0)           ; 24.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 43 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo                                                                                                                                                                                                                         ; system       ;
;                         |acl_fifo:fifo|                                                               ; 24.2 (0.0)           ; 24.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 43 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo                                                                                                                                                                                                           ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 24.2 (0.0)           ; 24.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 43 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                   ; work         ;
;                               |scfifo_s6d1:auto_generated|                                            ; 24.2 (0.0)           ; 24.8 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 43 (0)                    ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated                                                                                                                                                        ; work         ;
;                                  |a_dpfifo_m9a1:dpfifo|                                               ; 24.2 (12.7)          ; 24.8 (13.2)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (24)             ; 43 (18)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo                                                                                                                                   ; work         ;
;                                     |altsyncram_n8k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_n8k1:FIFOram                                                                                                           ; work         ;
;                                     |cntr_1h7:usedw_counter|                                          ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_1h7:usedw_counter                                                                                                            ; work         ;
;                                     |cntr_kgb:rd_ptr_msb|                                             ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                                               ; work         ;
;                                     |cntr_lgb:wr_ptr|                                                 ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|cntr_lgb:wr_ptr                                                                                                                   ; work         ;
;                      |acl_int_mult:int_module_local_bb1_mul_i_i|                                      ; 10.0 (10.0)          ; 21.3 (21.3)                      ; 11.6 (11.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i                                                                                                                                                                                                                                           ; system       ;
;                         |sv_mult27:the_multiplier|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier                                                                                                                                                                                                                  ; system       ;
;                            |sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component                                                                                                                                                        ; system       ;
;                               |altera_mult_add:altera_mult_add1|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1                                                                                                                       ; work         ;
;                                  |altera_mult_add_vl9g:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated                                                                                   ; work         ;
;                                     |altera_mult_add_rtl:altera_mult_add_rtl1|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                          ; work         ;
;                                        |ama_multiplier_function:multiplier_block|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 1          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block ; work         ;
;                      |acl_multi_fanout_adaptor:rnode_1to2_input_global_id_0_0_reg_2_fanout_adaptor|   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_multi_fanout_adaptor:rnode_1to2_input_global_id_0_0_reg_2_fanout_adaptor                                                                                                                                                                                                        ; system       ;
;                      |acl_multi_fanout_adaptor:rnode_1to2_input_global_id_1_0_reg_2_fanout_adaptor|   ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_multi_fanout_adaptor:rnode_1to2_input_global_id_1_0_reg_2_fanout_adaptor                                                                                                                                                                                                        ; system       ;
;                      |acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|                         ; 36.8 (13.2)          ; 50.8 (17.8)                      ; 14.3 (4.6)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 40 (8)              ; 114 (51)                  ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance                                                                                                                                                                                                                              ; system       ;
;                         |acl_fifo:fifo|                                                               ; 16.1 (0.0)           ; 16.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo                                                                                                                                                                                                                ; system       ;
;                            |scfifo:scfifo_component|                                                  ; 16.1 (0.0)           ; 16.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component                                                                                                                                                                                        ; work         ;
;                               |scfifo_45d1:auto_generated|                                            ; 16.1 (0.0)           ; 16.5 (0.0)                       ; 0.7 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 30 (0)                    ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated                                                                                                                                                             ; work         ;
;                                  |a_dpfifo_u7a1:dpfifo|                                               ; 16.1 (8.8)           ; 16.5 (9.5)                       ; 0.7 (0.7)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 31 (17)             ; 30 (14)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo                                                                                                                                        ; work         ;
;                                     |altsyncram_b5k1:FIFOram|                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_b5k1:FIFOram                                                                                                                ; work         ;
;                                     |cntr_hgb:rd_ptr_msb|                                             ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_hgb:rd_ptr_msb                                                                                                                    ; work         ;
;                                     |cntr_igb:wr_ptr|                                                 ; 2.8 (2.8)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_igb:wr_ptr                                                                                                                        ; work         ;
;                                     |cntr_ug7:usedw_counter|                                          ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|cntr_ug7:usedw_counter                                                                                                                 ; work         ;
;                         |acl_staging_reg:staging_reg|                                                 ; 7.5 (7.5)            ; 16.5 (16.5)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_staging_reg:staging_reg                                                                                                                                                                                                  ; system       ;
;                      |lsu_top:lsu_local_bb1_ld_|                                                      ; 184.0 (3.7)          ; 224.4 (4.5)                      ; 40.7 (0.8)                                        ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 294 (8)             ; 392 (7)                   ; 0 (0)         ; 146688            ; 17    ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_                                                                                                                                                                                                                                                           ; system       ;
;                         |lsu_bursting_read:bursting_read|                                             ; 180.3 (42.4)         ; 219.9 (53.1)                     ; 39.8 (10.7)                                       ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 286 (69)            ; 385 (96)                  ; 0 (0)         ; 146688            ; 17    ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read                                                                                                                                                                                                                           ; system       ;
;                            |acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|                               ; 8.0 (8.0)            ; 8.7 (8.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                                ; system       ;
;                            |acl_stall_free_coalescer:coalescer|                                       ; 57.2 (57.2)          ; 79.5 (79.5)                      ; 22.3 (22.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 128 (128)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer                                                                                                                                                                                        ; system       ;
;                            |altsyncram:cache_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0                                                                                                                                                                                                    ; work         ;
;                               |altsyncram_h3m1:auto_generated|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0|altsyncram_h3m1:auto_generated                                                                                                                                                                     ; work         ;
;                            |lsu_bursting_pipelined_read:pipelined_read|                               ; 72.8 (8.8)           ; 78.7 (12.4)                      ; 6.2 (3.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 135 (12)            ; 129 (19)                  ; 0 (0)         ; 142080            ; 16    ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read                                                                                                                                                                                ; system       ;
;                               |altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0                                                                                                                                ; work         ;
;                                  |altsyncram_ekn1:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0|altsyncram_ekn1:auto_generated                                                                                                 ; work         ;
;                               |scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|                               ; 22.5 (0.0)           ; 23.2 (0.0)                       ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 37 (0)                    ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo                                                                                                                                        ; work         ;
;                                  |scfifo_gqc1:auto_generated|                                         ; 22.5 (1.7)           ; 23.2 (2.0)                       ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (2)              ; 37 (1)                    ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated                                                                                                             ; work         ;
;                                     |a_dpfifo_6ca1:dpfifo|                                            ; 20.8 (9.3)           ; 21.2 (9.7)                       ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (17)             ; 36 (12)                   ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo                                                                                        ; work         ;
;                                        |altsyncram_l8k1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram                                                                ; work         ;
;                                        |cntr_1h7:usedw_counter|                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_1h7:usedw_counter                                                                 ; work         ;
;                                        |cntr_kgb:rd_ptr_msb|                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_kgb:rd_ptr_msb                                                                    ; work         ;
;                                        |cntr_lgb:wr_ptr|                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_lgb:wr_ptr                                                                        ; work         ;
;                               |scfifo:rd_back_wfifo|                                                  ; 19.8 (0.0)           ; 20.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo                                                                                                                                                           ; work         ;
;                                  |scfifo_96b1:auto_generated|                                         ; 19.8 (0.0)           ; 20.1 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated                                                                                                                                ; work         ;
;                                     |a_dpfifo_4d91:dpfifo|                                            ; 19.8 (8.3)           ; 20.1 (8.6)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (16)             ; 35 (12)                   ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo                                                                                                           ; work         ;
;                                        |altsyncram_7ck1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram                                                                                   ; work         ;
;                                        |cntr_1h7:usedw_counter|                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_1h7:usedw_counter                                                                                    ; work         ;
;                                        |cntr_kgb:rd_ptr_msb|                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_kgb:rd_ptr_msb                                                                                       ; work         ;
;                                        |cntr_lgb:wr_ptr|                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr                                                                                           ; work         ;
;                               |scfifo:rd_request_fifo|                                                ; 21.7 (0.0)           ; 23.0 (0.0)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 38 (0)                    ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo                                                                                                                                                         ; work         ;
;                                  |scfifo_t3g1:auto_generated|                                         ; 21.7 (0.8)           ; 23.0 (0.8)                       ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (2)              ; 38 (1)                    ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated                                                                                                                              ; work         ;
;                                     |a_dpfifo_5ca1:dpfifo|                                            ; 20.8 (9.3)           ; 22.2 (10.8)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (17)             ; 37 (13)                   ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo                                                                                                         ; work         ;
;                                        |altsyncram_j8k1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|altsyncram_j8k1:FIFOram                                                                                 ; work         ;
;                                        |cntr_1h7:usedw_counter|                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_1h7:usedw_counter                                                                                  ; work         ;
;                                        |cntr_kgb:rd_ptr_msb|                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                     ; work         ;
;                                        |cntr_lgb:wr_ptr|                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_lgb:wr_ptr                                                                                         ; work         ;
;                      |lsu_top:lsu_local_bb1_ld__u4|                                                   ; 186.0 (3.7)          ; 222.8 (4.5)                      ; 38.1 (0.8)                                        ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 293 (8)             ; 392 (8)                   ; 0 (0)         ; 146688            ; 17    ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4                                                                                                                                                                                                                                                        ; system       ;
;                         |lsu_bursting_read:bursting_read|                                             ; 182.4 (42.8)         ; 218.2 (55.3)                     ; 37.3 (12.5)                                       ; 1.4 (0.0)                        ; 0.0 (0.0)            ; 285 (69)            ; 384 (97)                  ; 0 (0)         ; 146688            ; 17    ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read                                                                                                                                                                                                                        ; system       ;
;                            |acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|                               ; 7.8 (7.8)            ; 8.6 (8.6)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline                                                                                                                                                                             ; system       ;
;                            |acl_stall_free_coalescer:coalescer|                                       ; 57.7 (57.7)          ; 76.2 (76.2)                      ; 18.6 (18.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 80 (80)             ; 129 (129)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer                                                                                                                                                                                     ; system       ;
;                            |altsyncram:cache_rtl_0|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0                                                                                                                                                                                                 ; work         ;
;                               |altsyncram_h3m1:auto_generated|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0|altsyncram_h3m1:auto_generated                                                                                                                                                                  ; work         ;
;                            |lsu_bursting_pipelined_read:pipelined_read|                               ; 74.1 (10.6)          ; 78.1 (12.8)                      ; 5.3 (3.6)                                         ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 134 (12)            ; 127 (20)                  ; 0 (0)         ; 142080            ; 16    ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read                                                                                                                                                                             ; system       ;
;                               |altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0|                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0                                                                                                                             ; work         ;
;                                  |altsyncram_ekn1:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0|altsyncram_ekn1:auto_generated                                                                                              ; work         ;
;                               |scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|                               ; 22.3 (0.0)           ; 22.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (0)              ; 36 (0)                    ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo                                                                                                                                     ; work         ;
;                                  |scfifo_gqc1:auto_generated|                                         ; 22.3 (1.7)           ; 22.3 (1.7)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 42 (2)              ; 36 (1)                    ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated                                                                                                          ; work         ;
;                                     |a_dpfifo_6ca1:dpfifo|                                            ; 20.7 (9.2)           ; 20.7 (9.2)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (17)             ; 35 (12)                   ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo                                                                                     ; work         ;
;                                        |altsyncram_l8k1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3328              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram                                                             ; work         ;
;                                        |cntr_1h7:usedw_counter|                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_1h7:usedw_counter                                                              ; work         ;
;                                        |cntr_kgb:rd_ptr_msb|                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_kgb:rd_ptr_msb                                                                 ; work         ;
;                                        |cntr_lgb:wr_ptr|                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|cntr_lgb:wr_ptr                                                                     ; work         ;
;                               |scfifo:rd_back_wfifo|                                                  ; 19.3 (0.0)           ; 20.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo                                                                                                                                                        ; work         ;
;                                  |scfifo_96b1:auto_generated|                                         ; 19.3 (0.0)           ; 20.2 (0.0)                       ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (0)              ; 35 (0)                    ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated                                                                                                                             ; work         ;
;                                     |a_dpfifo_4d91:dpfifo|                                            ; 19.3 (7.8)           ; 20.2 (8.7)                       ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 39 (16)             ; 35 (12)                   ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo                                                                                                        ; work         ;
;                                        |altsyncram_7ck1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 65536             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram                                                                                ; work         ;
;                                        |cntr_1h7:usedw_counter|                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_1h7:usedw_counter                                                                                 ; work         ;
;                                        |cntr_kgb:rd_ptr_msb|                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_kgb:rd_ptr_msb                                                                                    ; work         ;
;                                        |cntr_lgb:wr_ptr|                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr                                                                                        ; work         ;
;                               |scfifo:rd_request_fifo|                                                ; 21.8 (0.0)           ; 22.7 (0.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (0)              ; 36 (0)                    ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo                                                                                                                                                      ; work         ;
;                                  |scfifo_t3g1:auto_generated|                                         ; 21.8 (1.0)           ; 22.7 (1.0)                       ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 41 (1)              ; 36 (1)                    ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated                                                                                                                           ; work         ;
;                                     |a_dpfifo_5ca1:dpfifo|                                            ; 20.8 (9.3)           ; 21.7 (10.2)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (17)             ; 35 (12)                   ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo                                                                                                      ; work         ;
;                                        |altsyncram_j8k1:FIFOram|                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 7680              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|altsyncram_j8k1:FIFOram                                                                              ; work         ;
;                                        |cntr_1h7:usedw_counter|                                       ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_1h7:usedw_counter                                                                               ; work         ;
;                                        |cntr_kgb:rd_ptr_msb|                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_kgb:rd_ptr_msb                                                                                  ; work         ;
;                                        |cntr_lgb:wr_ptr|                                              ; 4.0 (4.0)            ; 4.0 (4.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|cntr_lgb:wr_ptr                                                                                      ; work         ;
;                      |thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|                          ; 18.3 (0.0)           ; 19.8 (0.0)                       ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance                                                                                                                                                                                                                               ; system       ;
;                         |six_three_comp:a|                                                            ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:a                                                                                                                                                                                                              ; system       ;
;                         |six_three_comp:b|                                                            ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:b                                                                                                                                                                                                              ; system       ;
;                         |six_three_comp:c|                                                            ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:c                                                                                                                                                                                                              ; system       ;
;                         |six_three_comp:d|                                                            ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:d                                                                                                                                                                                                              ; system       ;
;                         |six_three_comp:e|                                                            ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:e                                                                                                                                                                                                              ; system       ;
;                         |six_three_comp:f|                                                            ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:f                                                                                                                                                                                                              ; system       ;
;                         |six_three_comp:hi|                                                           ; 2.0 (2.0)            ; 2.7 (2.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:hi                                                                                                                                                                                                             ; system       ;
;                         |six_three_comp:lo|                                                           ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:lo                                                                                                                                                                                                             ; system       ;
;                         |six_three_comp:me|                                                           ; 2.0 (2.0)            ; 3.0 (3.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|six_three_comp:me                                                                                                                                                                                                             ; system       ;
;                         |ternary_add:t|                                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|thirtysix_six_comp:local_bb1__and_i_i_popcnt_instance|ternary_add:t                                                                                                                                                                                                                 ; system       ;
;                   |matMul_basic_block_2:matMul_basic_block_2|                                         ; 510.7 (78.1)         ; 698.3 (105.7)                    ; 188.0 (27.7)                                      ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 399 (74)            ; 1520 (186)                ; 0 (0)         ; 9920              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2                                                                                                                                                                                                                                                                                     ; system       ;
;                      |acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|                                ; 16.0 (0.0)           ; 24.1 (0.0)                       ; 8.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 67 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo                                                                                                                                                                                                                                     ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 10.2 (0.0)           ; 10.7 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 38 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                  ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 10.2 (10.2)          ; 10.7 (10.7)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                 ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 5.8 (5.8)            ; 13.3 (13.3)                      ; 7.5 (7.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 29 (29)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                         ; system       ;
;                      |acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|                                  ; 7.2 (0.0)            ; 30.2 (0.0)                       ; 23.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 69 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo                                                                                                                                                                                                                                       ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 5.7 (0.0)            ; 16.2 (0.0)                       ; 10.5 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                                    ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 5.7 (5.7)            ; 16.2 (16.2)                      ; 10.5 (10.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                                   ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 1.5 (1.5)            ; 14.0 (14.0)                      ; 12.5 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                           ; system       ;
;                      |acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|                           ; 4.3 (0.0)            ; 4.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo                                                                                                                                                                                                                                ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 3.2 (0.0)            ; 3.3 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_data_fifo:fifo                                                                                                                                                                                                             ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 3.2 (3.2)            ; 3.3 (3.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                            ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                    ; system       ;
;                      |acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|                       ; 4.1 (0.0)            ; 4.1 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo                                                                                                                                                                                                                            ; system       ;
;                         |acl_data_fifo:fifo|                                                          ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_data_fifo:fifo                                                                                                                                                                                                         ; system       ;
;                            |acl_ll_fifo:fifo|                                                         ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                                                                                                                        ; system       ;
;                         |acl_staging_reg:staging_reg|                                                 ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_staging_reg:staging_reg                                                                                                                                                                                                ; system       ;
;                      |lsu_top:lsu_local_bb2_st_c0_exe1|                                               ; 400.9 (7.1)          ; 529.8 (8.2)                      ; 129.2 (1.1)                                       ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 295 (13)            ; 1180 (8)                  ; 0 (0)         ; 9920              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1                                                                                                                                                                                                                                                    ; system       ;
;                         |lsu_bursting_write:bursting_write|                                           ; 393.9 (31.8)         ; 521.6 (32.3)                     ; 128.1 (0.5)                                       ; 0.4 (0.0)                        ; 10.0 (0.0)           ; 282 (13)            ; 1172 (68)                 ; 0 (0)         ; 9920              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write                                                                                                                                                                                                                  ; system       ;
;                            |lsu_bursting_write_internal:bursting_write|                               ; 362.0 (115.9)        ; 489.3 (147.6)                    ; 127.7 (32.1)                                      ; 0.4 (0.4)                        ; 10.0 (0.0)           ; 269 (120)           ; 1104 (310)                ; 0 (0)         ; 9920              ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write                                                                                                                                                                       ; system       ;
;                               |acl_data_fifo:ack_fifo|                                                ; 9.8 (0.0)            ; 10.3 (0.0)                       ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (0)              ; 16 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo                                                                                                                                                ; system       ;
;                                  |acl_data_fifo:fifo_outer|                                           ; 1.2 (0.0)            ; 1.4 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer                                                                                                                       ; system       ;
;                                     |acl_data_fifo:fifo|                                              ; 1.0 (0.0)            ; 1.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo                                                                                                    ; system       ;
;                                        |acl_ll_fifo:fifo|                                             ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                   ; system       ;
;                                     |acl_staging_reg:staging_reg|                                     ; 0.2 (0.2)            ; 0.4 (0.4)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg                                                                                           ; system       ;
;                                  |acl_fifo:fifo_inner|                                                ; 8.5 (0.0)            ; 8.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner                                                                                                                            ; system       ;
;                                     |scfifo:scfifo_component|                                         ; 8.5 (0.0)            ; 8.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component                                                                                                    ; work         ;
;                                        |scfifo_p3d1:auto_generated|                                   ; 8.5 (0.0)            ; 8.9 (0.0)                        ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (0)              ; 12 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated                                                                         ; work         ;
;                                           |a_dpfifo_j6a1:dpfifo|                                      ; 8.5 (5.5)            ; 8.9 (5.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (10)             ; 12 (6)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo                                                    ; work         ;
;                                              |cntr_vg7:usedw_counter|                                 ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|cntr_vg7:usedw_counter                             ; work         ;
;                               |acl_data_fifo:req_fifo|                                                ; 171.8 (0.0)          ; 250.9 (0.0)                      ; 79.2 (0.0)                                        ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 43 (0)              ; 622 (0)                   ; 0 (0)         ; 8960              ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo                                                                                                                                                ; system       ;
;                                  |acl_data_fifo:fifo_outer|                                           ; 143.6 (0.0)          ; 218.7 (0.0)                      ; 75.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (0)               ; 587 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer                                                                                                                       ; system       ;
;                                     |acl_data_fifo:fifo|                                              ; 70.8 (0.3)           ; 146.2 (0.3)                      ; 75.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 298 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo                                                                                                    ; system       ;
;                                        |acl_ll_fifo:fifo|                                             ; 70.5 (70.5)          ; 145.8 (145.8)                    ; 75.3 (75.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 298 (298)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                   ; system       ;
;                                     |acl_staging_reg:staging_reg|                                     ; 72.5 (72.5)          ; 72.5 (72.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 289 (289)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg                                                                                           ; system       ;
;                                  |acl_fifo:fifo_inner|                                                ; 28.2 (0.0)           ; 32.2 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 35 (0)              ; 35 (0)                    ; 0 (0)         ; 8960              ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner                                                                                                                            ; system       ;
;                                     |scfifo:scfifo_component|                                         ; 28.2 (0.0)           ; 32.2 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 35 (0)              ; 35 (0)                    ; 0 (0)         ; 8960              ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component                                                                                                    ; work         ;
;                                        |scfifo_u6d1:auto_generated|                                   ; 28.2 (0.0)           ; 32.2 (0.0)                       ; 4.1 (0.0)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 35 (0)              ; 35 (0)                    ; 0 (0)         ; 8960              ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated                                                                         ; work         ;
;                                           |a_dpfifo_o9a1:dpfifo|                                      ; 28.2 (10.3)          ; 32.2 (12.2)                      ; 4.1 (1.9)                                         ; 0.0 (0.0)                        ; 10.0 (0.0)           ; 35 (20)             ; 35 (16)                   ; 0 (0)         ; 8960              ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo                                                    ; work         ;
;                                              |altsyncram_r8k1:FIFOram|                                ; 10.8 (10.8)          ; 13.0 (13.0)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 10.0 (10.0)          ; 1 (1)               ; 5 (5)                     ; 0 (0)         ; 8960              ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram                            ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_hgb:rd_ptr_msb                                ; work         ;
;                                              |cntr_igb:wr_ptr|                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_igb:wr_ptr                                    ; work         ;
;                                              |cntr_ug7:usedw_counter|                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_ug7:usedw_counter                             ; work         ;
;                               |acl_data_fifo:req_fifo2|                                               ; 39.6 (0.0)           ; 46.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 47 (0)              ; 100 (0)                   ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2                                                                                                                                               ; system       ;
;                                  |acl_data_fifo:fifo_outer|                                           ; 22.5 (0.0)           ; 29.3 (0.0)                       ; 6.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (0)              ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer                                                                                                                      ; system       ;
;                                     |acl_data_fifo:fifo|                                              ; 11.2 (0.3)           ; 15.8 (0.3)                       ; 4.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (1)               ; 41 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo                                                                                                   ; system       ;
;                                        |acl_ll_fifo:fifo|                                             ; 10.9 (10.9)          ; 15.5 (15.5)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 41 (41)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo                                                                                  ; system       ;
;                                     |acl_staging_reg:staging_reg|                                     ; 11.2 (11.2)          ; 13.5 (13.5)                      ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg                                                                                          ; system       ;
;                                  |acl_fifo:fifo_inner|                                                ; 17.0 (0.0)           ; 17.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner                                                                                                                           ; system       ;
;                                     |scfifo:scfifo_component|                                         ; 17.0 (0.0)           ; 17.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component                                                                                                   ; work         ;
;                                        |scfifo_t4d1:auto_generated|                                   ; 17.0 (0.0)           ; 17.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (0)              ; 27 (0)                    ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated                                                                        ; work         ;
;                                           |a_dpfifo_n7a1:dpfifo|                                      ; 17.0 (10.0)          ; 17.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (19)             ; 27 (13)                   ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo                                                   ; work         ;
;                                              |altsyncram_t4k1:FIFOram|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|altsyncram_t4k1:FIFOram                           ; work         ;
;                                              |cntr_hgb:rd_ptr_msb|                                    ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cntr_hgb:rd_ptr_msb                               ; work         ;
;                                              |cntr_igb:wr_ptr|                                        ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cntr_igb:wr_ptr                                   ; work         ;
;                                              |cntr_ug7:usedw_counter|                                 ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|cntr_ug7:usedw_counter                            ; work         ;
;                               |bursting_coalescer:coalescer|                                          ; 25.1 (25.1)          ; 34.2 (34.2)                      ; 9.1 (9.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 56 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer                                                                                                                                          ; system       ;
;       |system_acl_iface:acl_iface|                                                                    ; 2398.6 (0.0)         ; 2691.5 (0.0)                     ; 300.9 (0.0)                                       ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 3663 (0)            ; 3088 (0)                  ; 0 (0)         ; 78080             ; 21    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface                                                                                                                                                                                                                                                                                                                                                                                                                               ; system       ;
;          |altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|                             ; 84.7 (10.7)          ; 100.8 (11.2)                     ; 17.1 (0.5)                                        ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 137 (22)            ; 142 (11)                  ; 0 (0)         ; 36864             ; 15    ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;             |altera_avalon_dc_fifo:cmd_fifo|                                                          ; 37.8 (31.5)          ; 49.3 (38.2)                      ; 11.5 (6.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 60 (60)             ; 62 (34)                   ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                                 ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                       ; 3.2 (0.0)            ; 5.4 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                          ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                      ; 3.1 (0.0)            ; 5.7 (0.0)                        ; 2.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.7 (0.7)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.5 (0.5)            ; 1.0 (1.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                         ; system       ;
;                |altsyncram:mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_g9j1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 20480             ; 8     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;             |altera_avalon_dc_fifo:rsp_fifo|                                                          ; 36.3 (29.2)          ; 40.3 (30.3)                      ; 5.1 (1.8)                                         ; 1.0 (0.7)                        ; 0.0 (0.0)            ; 55 (55)             ; 69 (40)                   ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                                 ; system       ;
;                |altera_dcfifo_synchronizer_bundle:read_crosser|                                       ; 4.0 (0.0)            ; 4.9 (0.0)                        ; 1.2 (0.0)                                         ; 0.3 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                                  ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.7 (0.7)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.2 (0.2)            ; 1.0 (1.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                          ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                          ; system       ;
;                |altera_dcfifo_synchronizer_bundle:write_crosser|                                      ; 3.1 (0.0)            ; 5.1 (0.0)                        ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                                 ; system       ;
;                   |altera_std_synchronizer_nocut:sync[0].u|                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[1].u|                                           ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[2].u|                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[3].u|                                           ; 0.2 (0.2)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[4].u|                                           ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[5].u|                                           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                                         ; system       ;
;                   |altera_std_synchronizer_nocut:sync[6].u|                                           ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u                                                                                                                                                                                                                                         ; system       ;
;                |altsyncram:mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_0aj1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 7     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated                                                                                                                                                                                                                                                                             ; work         ;
;          |altera_reset_controller:rst_controller|                                                     ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                             ; system       ;
;          |altera_reset_controller:rst_controller_001|                                                 ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |altera_reset_controller:rst_controller_002|                                                 ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |altera_reset_controller:rst_controller_003|                                                 ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                              ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                         ; system       ;
;          |system_acl_iface_acl_kernel_clk:acl_kernel_clk|                                             ; 1134.1 (0.0)         ; 1239.4 (0.0)                     ; 110.8 (0.0)                                       ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 1723 (0)            ; 1017 (0)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk                                                                                                                                                                                                                                                                                                                                                                                ; system       ;
;             |altera_pll_reconfig_top:pll_reconfig_0|                                                  ; 962.8 (0.0)          ; 1038.3 (0.0)                     ; 81.0 (0.0)                                        ; 5.5 (0.0)                        ; 0.0 (0.0)            ; 1464 (0)            ; 697 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|                ; 962.8 (814.2)        ; 1038.3 (877.1)                   ; 81.0 (67.2)                                       ; 5.5 (4.3)                        ; 0.0 (0.0)            ; 1464 (1174)         ; 697 (628)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                                                                                                   ; system       ;
;                   |dprio_mux:dprio_mux_inst|                                                          ; 95.1 (95.1)          ; 102.7 (102.7)                    ; 8.1 (8.1)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 186 (186)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                                                                                                          ; system       ;
;                   |dyn_phase_shift:dyn_phase_shift_inst|                                              ; 35.6 (32.6)          ; 38.8 (34.8)                      ; 3.9 (2.9)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 71 (66)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                                                                                                              ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_0|                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                                                                                                           ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_1|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                                                                                                           ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_2|                                             ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                                                                                                           ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_3|                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                                                                                                           ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_4|                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                                                                                                           ; system       ;
;                   |fpll_dprio_init:fpll_dprio_init_inst|                                              ; 6.0 (6.0)            ; 7.2 (7.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                                                                                                              ; system       ;
;                   |generic_lcell_comb:lcell_dprio_read|                                               ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                                                                                               ; system       ;
;                   |generic_lcell_comb:lcell_fpll_0_1|                                                 ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                                                                                                 ; system       ;
;                   |self_reset:self_reset_inst|                                                        ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                                                                                                        ; system       ;
;             |altera_reset_controller:rst_controller|                                                  ; 0.0 (0.0)            ; 0.2 (0.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_reset_controller:rst_controller_001|                                              ; 3.0 (2.5)            ; 8.2 (5.2)                        ; 5.2 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                     ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                       ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; system       ;
;             |altera_reset_controller:rst_controller_002|                                              ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                     ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                          ; system       ;
;             |pll_lock_avs:pll_lock_avs_0|                                                             ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |sw_reset:pll_sw_reset|                                                                   ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|                                   ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll                                                                                                                                                                                                                                                                                                                          ; system       ;
;                |altera_pll:altera_pll_i|                                                              ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                  ; work         ;
;                   |altera_cyclonev_pll:cyclonev_pll|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                                                                                                 ; work         ;
;                      |altera_cyclonev_pll_base:fpll_0|                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                                                                                                 ; work         ;
;                   |dps_extra_kick:dps_extra_inst|                                                     ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                                                                                                    ; work         ;
;             |system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|                     ; 140.9 (0.0)          ; 164.1 (0.0)                      ; 23.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 197 (0)             ; 250 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|                                     ; 26.7 (26.7)          ; 35.2 (35.2)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo                                                                                                                                                                                                                                                           ; system       ;
;                |altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|                                       ; 5.3 (5.3)            ; 6.6 (6.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo                                                                                                                                                                                                                                                             ; system       ;
;                |altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|                                ; 4.0 (4.0)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                      ; system       ;
;                |altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|                ; 7.7 (7.7)            ; 8.2 (8.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; system       ;
;                |altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|                                      ; 5.5 (5.5)            ; 6.8 (6.8)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 11 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                                                            ; system       ;
;                |altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|                                  ; 5.1 (5.1)            ; 5.1 (5.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                                                        ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                                  ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                                                        ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                     ; 5.0 (0.0)            ; 5.8 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                           ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 5.0 (3.8)            ; 5.8 (4.2)                        ; 0.8 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 15 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                  ; system       ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                 ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                   ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                 ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                   ; work         ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                                 ; 27.4 (0.0)           ; 30.0 (0.0)                       ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                       ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 27.4 (26.8)          ; 30.0 (28.7)                      ; 2.5 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 74 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                              ; system       ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                 ; 0.1 (0.1)            ; 0.8 (0.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                               ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                               ; work         ;
;                |altera_merlin_master_agent:ctrl_m0_agent|                                             ; 0.8 (0.8)            ; 2.4 (2.4)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent                                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_agent:counter_s_agent|                                            ; 1.2 (0.8)            ; 2.2 (1.3)                        ; 1.1 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent                                                                                                                                                                                                                                                                  ; system       ;
;                   |altera_merlin_burst_uncompressor:uncompressor|                                     ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|                     ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                                                                                                                                           ; system       ;
;                |altera_merlin_slave_agent:pll_sw_reset_s_agent|                                       ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent                                                                                                                                                                                                                                                             ; system       ;
;                |altera_merlin_slave_translator:pll_lock_avs_0_s_translator|                           ; 4.2 (4.2)            ; 4.2 (4.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator                                                                                                                                                                                                                                                 ; system       ;
;                |altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|           ; 1.1 (1.1)            ; 1.8 (1.8)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                                                                                                                 ; system       ;
;                |altera_merlin_slave_translator:pll_rom_s1_translator|                                 ; 0.6 (0.6)            ; 1.5 (1.5)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator                                                                                                                                                                                                                                                       ; system       ;
;                |altera_merlin_slave_translator:pll_sw_reset_s_translator|                             ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                             ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_traffic_limiter:ctrl_m0_limiter|                                        ; 10.5 (10.5)          ; 10.6 (10.6)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter                                                                                                                                                                                                                                                              ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux|                ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                      ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|                      ; 7.3 (7.3)            ; 9.0 (9.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router                                                                                                                                                                                                                                            ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|                    ; 15.7 (15.7)          ; 16.7 (16.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                          ; system       ;
;             |system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|                                         ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom                                                                                                                                                                                                                                                                                                                                ; system       ;
;                |altsyncram:the_altsyncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                      ; work         ;
;                   |altsyncram_fgh1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated                                                                                                                                                                                                                                                                       ; work         ;
;             |timer:counter|                                                                           ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 32 (32)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter                                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;          |system_acl_iface_acl_kernel_interface:acl_kernel_interface|                                 ; 455.5 (0.0)          ; 585.2 (0.0)                      ; 129.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 626 (0)             ; 1087 (0)                  ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface                                                                                                                                                                                                                                                                                                                                                                    ; system       ;
;             |altera_address_span_extender:address_span_extender_0|                                    ; 12.0 (12.0)          ; 15.8 (15.8)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 38 (38)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0                                                                                                                                                                                                                                                                                                               ; system       ;
;             |altera_avalon_mm_bridge:kernel_cntrl|                                                    ; 45.7 (45.7)          ; 58.5 (58.5)                      ; 12.8 (12.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 143 (143)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl                                                                                                                                                                                                                                                                                                                               ; system       ;
;             |altera_avalon_mm_bridge:kernel_cra|                                                      ; 65.7 (65.7)          ; 91.4 (91.4)                      ; 25.7 (25.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 224 (224)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra                                                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altera_reset_controller:reset_controller_sw|                                             ; 0.7 (0.3)            ; 2.0 (0.5)                        ; 1.3 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw                                                                                                                                                                                                                                                                                                                        ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.3 (0.3)            ; 1.5 (1.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                             ; system       ;
;             |altera_reset_controller:rst_controller|                                                  ; 3.0 (2.5)            ; 8.5 (5.0)                        ; 5.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                             ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                       ; 0.5 (0.5)            ; 2.0 (2.0)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_reset_controller:rst_controller_001|                                              ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                              ; system       ;
;             |altera_reset_controller:rst_controller_002|                                              ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                         ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                           ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                              ; system       ;
;             |irq_ena:irq_ena_0|                                                                       ; 0.8 (0.8)            ; 0.9 (0.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |mem_org_mode:mem_org_mode|                                                               ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |sw_reset:sw_reset|                                                                       ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset                                                                                                                                                                                                                                                                                                                                                  ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|               ; 36.2 (0.0)           ; 38.9 (0.0)                       ; 2.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 123 (0)             ; 26 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                          ; system       ;
;                |altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|                                   ; 8.2 (8.2)            ; 10.6 (10.6)                      ; 2.4 (2.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 25 (25)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo                                                                                                                                                                                                                                       ; system       ;
;                |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|             ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                 ; system       ;
;                |altera_merlin_slave_agent:kernel_cra_s0_agent|                                        ; 0.5 (0.5)            ; 0.9 (0.9)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:kernel_cra_s0_agent                                                                                                                                                                                                                                            ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|                          ; 18.2 (18.2)          ; 18.2 (18.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 73 (73)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter                                                                                                                                                                                                                              ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter|                          ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_rsp_width_adapter                                                                                                                                                                                                                              ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|               ; 283.8 (0.0)          ; 358.5 (0.0)                      ; 74.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 454 (0)             ; 615 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                          ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|                  ; 18.0 (18.0)          ; 20.6 (20.6)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo                                                                                                                                                                                                                      ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|                    ; 11.2 (11.2)          ; 14.1 (14.1)                      ; 2.9 (2.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo                                                                                                                                                                                                                        ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|        ; 25.8 (25.8)          ; 32.1 (32.1)                      ; 6.3 (6.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo                                                                                                                                                                                                            ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|          ; 8.6 (8.6)            ; 9.3 (9.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|                                     ; 6.3 (6.3)            ; 6.8 (6.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo                                                                                                                                                                                                                                         ; system       ;
;                |altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|                                  ; 4.3 (4.3)            ; 7.0 (7.0)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo                                                                                                                                                                                                                                      ; system       ;
;                |altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|                                      ; 8.4 (8.4)            ; 10.2 (10.2)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 23 (23)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo                                                                                                                                                                                                                                          ; system       ;
;                |altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|                          ; 11.2 (11.2)          ; 16.1 (16.1)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 34 (34)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo                                                                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                                  ; 6.0 (6.0)            ; 6.7 (6.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                                                                                      ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                     ; 17.0 (0.0)           ; 45.4 (0.0)                       ; 28.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 96 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                         ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 17.0 (16.2)          ; 45.4 (44.0)                      ; 28.4 (27.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 96 (92)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                ; system       ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                 ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                 ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                 ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                 ; work         ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                                 ; 18.2 (0.0)           ; 24.2 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 60 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 18.2 (17.0)          ; 24.2 (22.9)                      ; 6.0 (5.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 60 (56)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; system       ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                             ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                 ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                             ; work         ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_002|                                 ; 14.5 (0.0)           ; 25.9 (0.0)                       ; 11.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 82 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 14.5 (13.9)          ; 25.9 (24.7)                      ; 11.4 (10.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 82 (78)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; system       ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                 ; 0.4 (0.4)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                             ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                 ; 0.1 (0.1)            ; 0.6 (0.6)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                             ; work         ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_003|                                 ; 10.0 (0.0)           ; 15.8 (0.0)                       ; 5.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 54 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                     ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                          ; 10.0 (9.0)           ; 15.8 (14.8)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 54 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                            ; system       ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                             ; work         ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                 ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                             ; work         ;
;                |altera_merlin_master_agent:kernel_cntrl_m0_agent|                                     ; 7.3 (7.3)            ; 7.6 (7.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent                                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_cntl_agent|                         ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent                                                                                                                                                                                                                             ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent|               ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_agent:sw_reset_s_agent|                                           ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent                                                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_slave_translator:address_span_extender_0_cntl_translator|               ; 3.2 (3.2)            ; 3.2 (3.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_translator:irq_ena_0_s_translator|                                ; 1.5 (1.5)            ; 2.6 (2.6)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_slave_translator:mem_org_mode_s_translator|                             ; 1.3 (1.3)            ; 1.7 (1.7)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator                                                                                                                                                                                                                                 ; system       ;
;                |altera_merlin_slave_translator:sw_reset_s_translator|                                 ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator                                                                                                                                                                                                                                     ; system       ;
;                |altera_merlin_slave_translator:sys_description_rom_s1_translator|                     ; 1.5 (1.5)            ; 1.6 (1.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                             ; 3.3 (3.3)            ; 3.5 (3.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                                                                                 ; system       ;
;                |altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|                                ; 8.6 (8.6)            ; 8.7 (8.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|           ; 13.2 (13.2)          ; 13.2 (13.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter|           ; 5.5 (5.5)            ; 5.5 (5.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter|                 ; 30.6 (30.6)          ; 30.6 (30.6)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter                                                                                                                                                                                                                     ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux|          ; 4.7 (4.7)            ; 4.7 (4.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                              ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|                ; 6.0 (6.0)            ; 6.1 (6.1)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router                                                                                                                                                                                                                    ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|              ; 31.3 (31.3)          ; 32.4 (32.4)                      ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (71)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                  ; system       ;
;             |system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|           ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom                                                                                                                                                                                                                                                                                      ; system       ;
;                |altsyncram:the_altsyncram|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                                                            ; work         ;
;                   |altsyncram_sbi1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated                                                                                                                                                                                                                             ; work         ;
;          |system_acl_iface_hps:hps|                                                                   ; 0.7 (0.0)            ; 1.0 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps                                                                                                                                                                                                                                                                                                                                                                                                      ; system       ;
;             |system_acl_iface_hps_fpga_interfaces:fpga_interfaces|                                    ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                 ; system       ;
;             |system_acl_iface_hps_hps_io:hps_io|                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                   ; system       ;
;                |system_acl_iface_hps_hps_io_border:border|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border                                                                                                                                                                                                                                                                                                                         ; system       ;
;                   |hps_sdram:hps_sdram_inst|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                ; system       ;
;                      |altera_mem_if_dll_cyclonev:dll|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                 ; system       ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                           ; system       ;
;                      |altera_mem_if_oct_cyclonev:oct|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                 ; system       ;
;                      |hps_sdram_p0:p0|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                ; system       ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                           ; system       ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                    ; system       ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                 ; system       ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                            ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                  ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                                                                                                 ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                                                                                                 ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                                                                                                 ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                  ; system       ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                   ; system       ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                          ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                             ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                              ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                          ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                     ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                     ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                     ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                     ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                         ; system       ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                           ; system       ;
;                      |hps_sdram_pll:pll|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                              ; system       ;
;          |system_acl_iface_mm_interconnect_0:mm_interconnect_0|                                       ; 559.3 (0.0)          ; 588.8 (0.0)                      ; 30.9 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 884 (0)             ; 645 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|                              ; 11.3 (11.3)          ; 12.1 (12.1)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                               ; system       ;
;                |altsyncram:mem_rtl_0|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                          ; work         ;
;                   |altsyncram_00n1:auto_generated|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                                                                                                           ; work         ;
;             |altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|                                ; 54.0 (54.0)          ; 63.0 (63.0)                      ; 9.0 (9.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|                ; 29.2 (29.2)          ; 29.7 (29.7)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 38 (38)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|                  ; 20.3 (20.3)          ; 20.3 (20.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|                                     ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                      ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|                                       ; 17.4 (17.4)          ; 18.7 (18.7)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (25)             ; 42 (42)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                                 ; 72.3 (35.6)          ; 72.4 (36.9)                      ; 1.7 (1.3)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 120 (65)            ; 26 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                                                                                                  ; system       ;
;                |altera_merlin_address_alignment:align_address_to_size|                                ; 36.7 (36.7)          ; 35.5 (35.5)                      ; 0.3 (0.3)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 55 (55)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                            ; system       ;
;             |altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|                           ; 89.2 (0.0)           ; 94.2 (0.0)                       ; 4.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (0)             ; 118 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter                                                                                                                                                                                                                                                                                                            ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|      ; 89.2 (88.6)          ; 94.2 (93.5)                      ; 4.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 108 (107)           ; 118 (118)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                            ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                      ; system       ;
;             |altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|             ; 89.8 (0.0)           ; 92.6 (0.0)                       ; 2.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter                                                                                                                                                                                                                                                                                              ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|      ; 89.8 (88.8)          ; 92.6 (91.9)                      ; 2.8 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 115 (114)           ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                              ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                             ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                        ; system       ;
;             |altera_merlin_burst_adapter:version_id_s_burst_adapter|                                  ; 20.1 (0.0)           ; 22.1 (0.0)                       ; 2.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 36 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter                                                                                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|      ; 20.1 (20.1)          ; 22.1 (22.1)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                                                                                                   ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|                                     ; 19.2 (8.1)           ; 20.2 (9.0)                       ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (14)             ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent                                                                                                                                                                                                                                                                                                                      ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 11.2 (11.2)          ; 11.2 (11.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                        ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|                       ; 12.2 (2.8)           ; 12.7 (3.2)                       ; 0.5 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (8)              ; 10 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent                                                                                                                                                                                                                                                                                                        ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 9.3 (9.3)            ; 9.5 (9.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                          ; system       ;
;             |altera_merlin_slave_agent:version_id_s_agent|                                            ; 11.3 (2.0)           ; 11.3 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent                                                                                                                                                                                                                                                                                                                             ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                               ; system       ;
;             |altera_merlin_slave_translator:version_id_s_translator|                                  ; 0.9 (0.9)            ; 2.6 (2.6)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator                                                                                                                                                                                                                                                                                                                   ; system       ;
;             |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                          ; 11.7 (11.7)          ; 11.7 (11.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                                                                                                           ; system       ;
;             |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                          ; 7.8 (7.8)            ; 8.8 (8.8)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                                                                                                           ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux|                                  ; 1.8 (1.8)            ; 2.5 (2.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                                   ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux_001|                              ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|                                      ; 4.7 (3.0)            ; 4.7 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                       ; system       ;
;                |altera_merlin_arbitrator:arb|                                                         ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                          ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|                                  ; 20.3 (17.3)          ; 21.7 (18.0)                      ; 1.4 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (65)             ; 4 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_arbitrator:arb|                                                         ; 3.0 (3.0)            ; 3.7 (3.7)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|                                  ; 20.4 (16.4)          ; 21.6 (17.1)                      ; 1.2 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (62)             ; 5 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_arbitrator:arb|                                                         ; 4.0 (4.0)            ; 4.5 (4.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; system       ;
;             |system_acl_iface_mm_interconnect_0_router:router|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                         ; system       ;
;             |system_acl_iface_mm_interconnect_0_router:router_001|                                    ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                                                                                     ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001|                              ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002|                              ; 1.3 (1.3)            ; 2.5 (2.5)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                                                               ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux|                                      ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001|                                  ; 31.7 (31.7)          ; 31.7 (31.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; system       ;
;          |system_acl_iface_mm_interconnect_2:mm_interconnect_2|                                       ; 164.2 (0.0)          ; 170.3 (0.0)                      ; 6.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 288 (0)             ; 185 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2                                                                                                                                                                                                                                                                                                                                                                          ; system       ;
;             |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                ; 74.5 (74.5)          ; 77.7 (77.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 116 (116)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|           ; 0.9 (0.9)            ; 1.5 (1.5)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent                                                                                                                                                                                                                                                                                            ; system       ;
;             |altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator| ; 68.7 (68.7)          ; 69.7 (69.7)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 133 (133)           ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator                                                                                                                                                                                                                                                                                  ; system       ;
;             |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                     ; 20.0 (2.5)           ; 21.5 (3.5)                       ; 1.5 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (5)              ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                                                                                                      ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                        ; 17.5 (17.5)          ; 18.0 (18.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (31)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                        ; system       ;
;          |system_acl_iface_pll:pll|                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll                                                                                                                                                                                                                                                                                                                                                                                                      ; system       ;
;             |altera_pll:altera_pll_i|                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                              ; work         ;
+-------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; fpga_led_output[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; emac_mdc            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_ctl         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_clk         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_clk              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart_tx             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; emac_mdio           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd              ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[0]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[1]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[2]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[3]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led                 ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_rxd[0]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[1]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[2]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[3]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_clk         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_ctl         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart_rx             ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_clk_50         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_reset_n        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; emac_mdio                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sd_d[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; led                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; emac_rxd[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_ctl                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; uart_rx                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; async_counter_30:AC30|count_a[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X57_Y1_N41                                ; 16      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_AA16                                     ; 1982    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; PIN_AA14                                     ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_write                                                                                                                                                                                                                                                                                                                                                                                                                 ; FF_X17_Y36_N29                               ; 19      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0|write_count_enable_out~0                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y52_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                    ; FF_X23_Y50_N35                               ; 27      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                    ; FF_X25_Y52_N8                                ; 27      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y55_N57                          ; 257     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X27_Y55_N24                          ; 257     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~0                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y54_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~1                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y54_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~10                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y56_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~11                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y56_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~12                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y56_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~13                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y55_N39                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~14                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y55_N36                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~15                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y55_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~16                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y55_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~17                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y55_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~18                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y55_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~19                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~2                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y55_N30                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~20                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~21                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~22                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~23                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~24                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y56_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~25                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y56_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~26                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y56_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~27                                                                                                                                                                                                                                                                                             ; MLABCELL_X34_Y56_N0                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~28                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y56_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~29                                                                                                                                                                                                                                                                                             ; LABCELL_X35_Y56_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~3                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y56_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~30                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~31                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y57_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~32                                                                                                                                                                                                                                                                                             ; LABCELL_X33_Y57_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~33                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~34                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N15                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~35                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~36                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~37                                                                                                                                                                                                                                                                                             ; LABCELL_X29_Y57_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~38                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y56_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~39                                                                                                                                                                                                                                                                                             ; LABCELL_X31_Y55_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~4                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y54_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~40                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y57_N45                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~41                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y57_N42                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~42                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y57_N39                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~43                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y56_N42                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~44                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y57_N36                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~45                                                                                                                                                                                                                                                                                             ; MLABCELL_X25_Y57_N6                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~46                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~47                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N15                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~48                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N45                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~49                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N18                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~5                                                                                                                                                                                                                                                                                              ; LABCELL_X23_Y56_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~50                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N48                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~51                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~52                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~53                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~54                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N30                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~55                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~56                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~57                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~58                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N27                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~59                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~6                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y55_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~60                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~61                                                                                                                                                                                                                                                                                             ; LABCELL_X23_Y56_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~62                                                                                                                                                                                                                                                                                             ; LABCELL_X22_Y54_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~7                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y55_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~8                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y55_N18                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data_hold~9                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y56_N3                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y55_N57                         ; 150     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                 ; LABCELL_X23_Y55_N39                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read                                                                                                                                                                                                                                                                                                                        ; LABCELL_X23_Y55_N45                          ; 584     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|Equal0~0                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y36_N18                         ; 64      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~1                                                                                                                                                                                                                                           ; LABCELL_X7_Y37_N15                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|_~4                                                                                                                                                                                                                                           ; MLABCELL_X6_Y37_N3                           ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|pulse_ram_output~2                                                                                                                                                                                                                            ; MLABCELL_X6_Y37_N24                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][19]~2                                                                                                                                                                                                                                                                                 ; MLABCELL_X8_Y37_N24                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[1][27]~25                                                                                                                                                                                                                                                                                ; LABCELL_X4_Y37_N54                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[0][3]~10                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y39_N18                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[0][3]~11                                                                                                                                                                                                                                                                                  ; MLABCELL_X8_Y37_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[1][4]~12                                                                                                                                                                                                                                                                                  ; LABCELL_X2_Y36_N39                           ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[1][4]~13                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y37_N27                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[2][19]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X11_Y35_N36                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[2][19]~9                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y36_N42                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|just_seen_last_in_group~1                                                                                                                                                                                                                                                                                                                    ; LABCELL_X7_Y37_N6                            ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][55]~0                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y32_N42                          ; 96      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[0].counter|counter[63]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y44_N54                          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[11].counter|counter[44]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y52_N42                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[12].counter|counter[45]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y50_N42                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[13].counter|counter[43]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X11_Y52_N39                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[14].counter|counter[23]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y52_N57                          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[15].counter|counter[23]~0                                                                                                                                                                                                                                                                                         ; MLABCELL_X21_Y47_N36                         ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[16].counter|counter[51]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y50_N12                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[17].counter|counter[9]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y52_N45                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[19].counter|counter[8]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X19_Y55_N18                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[1].counter|counter[49]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y41_N51                           ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[20].counter|counter[10]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X18_Y62_N3                           ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[21].counter|counter[22]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X17_Y62_N3                           ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[22].counter|counter[17]~0                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y59_N42                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[23].counter|counter[7]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y58_N15                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[24].counter|counter[2]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X15_Y62_N24                         ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[2].counter|counter[50]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y43_N57                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[3].counter|counter[50]~1                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y48_N24                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[5].counter|counter[18]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y46_N6                            ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[6].counter|counter[29]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X3_Y45_N54                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[7].counter|counter[30]~0                                                                                                                                                                                                                                                                                          ; LABCELL_X10_Y48_N18                          ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[8].counter|counter[12]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y47_N12                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[9].counter|counter[43]~0                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y47_N33                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][26]~0                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y33_N33                          ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][26]~1                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y33_N9                           ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][15]~0                                                                                                                                                                                                                                                                                                               ; LABCELL_X9_Y34_N36                           ; 64      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][15]~1                                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y33_N24                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][21]~2                                                                                                                                                                                                                                                                                                               ; MLABCELL_X8_Y33_N6                           ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][21]~3                                                                                                                                                                                                                                                                                                               ; LABCELL_X10_Y33_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|started~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y33_N12                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|valid_out[0]                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y33_N45                          ; 13      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|avs_cra_readdatavalid                                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y37_N1                                ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[26]~6                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y36_N48                         ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[39]~5                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X17_Y36_N6                           ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[130]~2                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y44_N21                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[136]~1                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y44_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[144]~4                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X19_Y41_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[152]~3                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y44_N6                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[16]~9                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X16_Y39_N21                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[24]~8                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X15_Y44_N54                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[2]~7                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y41_N18                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[66]~12                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y44_N24                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[72]~11                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y44_N27                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[80]~14                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X13_Y42_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[88]~13                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y44_N57                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|kernel_arguments_NO_SHIFT_REG[8]~6                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X12_Y44_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][0]~3                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y37_N42                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][16]~9                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y39_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][24]~10                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y36_N21                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][8]~8                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y37_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][0]~4                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y35_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][16]~12                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y34_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][24]~13                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y34_N42                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][8]~11                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X12_Y34_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][0]~1                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y37_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][16]~6                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y39_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][24]~7                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y36_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][8]~5                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X13_Y37_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|branch_var__output_regs_ready                                                                                                                                                                                                                                                              ; LABCELL_X16_Y41_N51                          ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|input_global_id_0_staging_reg_NO_SHIFT_REG[7]~0                                                                                                                                                                                                                                            ; LABCELL_X16_Y41_N30                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|merge_node_valid_in_staging_reg_NO_SHIFT_REG                                                                                                                                                                                                                                               ; FF_X8_Y37_N50                                ; 68      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|merge_stalled_by_successors                                                                                                                                                                                                                                                                ; LABCELL_X16_Y41_N6                           ; 66      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                         ; LABCELL_X27_Y45_N9                           ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                         ; LABCELL_X27_Y45_N15                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                     ; FF_X27_Y45_N23                               ; 72      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1__29_i_0_reg_167_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                            ; FF_X33_Y43_N50                               ; 37      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                     ; LABCELL_X19_Y43_N27                          ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                     ; LABCELL_X19_Y43_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                 ; FF_X19_Y43_N50                               ; 73      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                            ; LABCELL_X22_Y43_N15                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                            ; MLABCELL_X21_Y43_N42                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                        ; FF_X19_Y43_N56                               ; 72      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                     ; LABCELL_X19_Y43_N39                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                     ; LABCELL_X19_Y43_N36                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                 ; FF_X19_Y43_N14                               ; 64      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_or_cond_NEG_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                             ; LABCELL_X17_Y49_N12                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                              ; LABCELL_X16_Y44_N48                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                              ; LABCELL_X16_Y44_N45                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                          ; FF_X7_Y42_N5                                 ; 72      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                              ; LABCELL_X7_Y41_N39                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                              ; LABCELL_X7_Y41_N12                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                          ; FF_X7_Y42_N2                                 ; 73      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|_~6                                                                                                                                                 ; MLABCELL_X28_Y45_N42                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|_~7                                                                                                                                                 ; LABCELL_X29_Y45_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|pulse_ram_output~2                                                                                                                                  ; LABCELL_X29_Y45_N57                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|valid_wreq                                                                                                                                          ; LABCELL_X16_Y42_N57                          ; 23      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|_~6                                                                                                                                             ; LABCELL_X18_Y44_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|_~7                                                                                                                                             ; MLABCELL_X15_Y45_N54                         ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|pulse_ram_output~2                                                                                                                              ; MLABCELL_X15_Y45_N27                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|valid_wreq                                                                                                                                      ; LABCELL_X16_Y44_N27                          ; 24      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|_~6                                                                                                                                             ; LABCELL_X12_Y44_N6                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|_~7                                                                                                                                             ; MLABCELL_X3_Y44_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|pulse_ram_output~2                                                                                                                              ; MLABCELL_X3_Y44_N27                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|valid_wreq                                                                                                                                      ; LABCELL_X13_Y44_N39                          ; 23      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|_~6                                                                                                                                     ; LABCELL_X17_Y42_N30                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                          ; LABCELL_X7_Y42_N39                           ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                          ; LABCELL_X7_Y42_N45                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                      ; FF_X7_Y42_N32                                ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                          ; LABCELL_X13_Y44_N54                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                          ; LABCELL_X13_Y44_N9                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                      ; FF_X13_Y44_N23                               ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                    ; LABCELL_X10_Y44_N54                          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                    ; LABCELL_X10_Y44_N6                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                ; FF_X11_Y43_N2                                ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                    ; LABCELL_X7_Y44_N39                           ; 44      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                    ; LABCELL_X7_Y44_N27                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                ; FF_X7_Y44_N5                                 ; 80      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|_~6                                                                                                                                     ; LABCELL_X11_Y49_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|_~7                                                                                                                                     ; MLABCELL_X6_Y53_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|pulse_ram_output~2                                                                                                                      ; MLABCELL_X6_Y53_N30                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|valid_wreq                                                                                                                              ; LABCELL_X11_Y49_N0                           ; 23      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6                                                                                                                                      ; LABCELL_X7_Y43_N57                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7                                                                                                                                      ; MLABCELL_X8_Y43_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~2                                                                                                                       ; MLABCELL_X8_Y43_N21                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq                                                                                                                               ; LABCELL_X11_Y43_N18                          ; 23      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6                                                                                                                                      ; MLABCELL_X3_Y41_N45                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~7                                                                                                                                      ; LABCELL_X2_Y41_N54                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~2                                                                                                                       ; LABCELL_X2_Y41_N27                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq                                                                                                                               ; LABCELL_X7_Y41_N6                            ; 24      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|_~5                                                                                                                                           ; LABCELL_X29_Y42_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|_~6                                                                                                                                           ; LABCELL_X24_Y42_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|pulse_ram_output~0                                                                                                                            ; LABCELL_X29_Y42_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|valid_wreq                                                                                                                                    ; LABCELL_X29_Y42_N51                          ; 17      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                 ; FF_X27_Y45_N59                               ; 69      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|branch_node_valid_out_0_NO_SHIFT_REG~0                                                                                                                                                                                                                                                     ; LABCELL_X17_Y41_N24                          ; 163     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|input_global_id_1_1_staging_reg_NO_SHIFT_REG[0]~0                                                                                                                                                                                                                                          ; MLABCELL_X15_Y42_N51                         ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|input_indvars_iv_0_staging_reg_NO_SHIFT_REG[0]~0                                                                                                                                                                                                                                           ; LABCELL_X16_Y42_N21                          ; 128     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1__21_i~11                                                                                                                                                                                                                                                                         ; LABCELL_X36_Y42_N33                          ; 66      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1__31_i                                                                                                                                                                                                                                                                            ; LABCELL_X31_Y45_N3                           ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_c0_exit_c0_exi1_valid_out_NO_SHIFT_REG~0                                                                                                                                                                                                                                         ; LABCELL_X22_Y43_N18                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__output_regs_ready                                                                                                                                                                                                                                                            ; MLABCELL_X25_Y49_N39                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_output_regs_ready                                                                                                                                                                                                                                                         ; LABCELL_X36_Y45_N36                          ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[3]~0                                                                                                                                                                                               ; LABCELL_X7_Y47_N24                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|o_stall                                                                                                                                                                            ; MLABCELL_X6_Y47_N48                          ; 45      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|addr_hold[23]~0                                                                                                                                                                            ; LABCELL_X7_Y54_N15                           ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|always0~0                                                                                                                                                                                  ; LABCELL_X2_Y55_N15                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|o_page_addr_valid                                                                                                                                                                          ; FF_X7_Y55_N56                                ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|reset_cnt                                                                                                                                                                                  ; LABCELL_X7_Y55_N24                           ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|thread_cnt[2]~1                                                                                                                                                                            ; LABCELL_X7_Y55_N21                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|time_out_cnt[1]~2                                                                                                                                                                          ; LABCELL_X4_Y54_N54                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|always1~0                                                                                                                                                                                                                     ; MLABCELL_X6_Y45_N33                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|cache~8                                                                                                                                                                                                                       ; LABCELL_X4_Y49_N51                           ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|fifo_din_en                                                                                                                                                                                                                   ; FF_X11_Y50_N50                               ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data                                                                                                                                                                          ; FF_X29_Y48_N4                                ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data~1                                                                                                                                                                        ; LABCELL_X29_Y48_N18                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|offset_stall~0                                                                                                                                                                     ; LABCELL_X29_Y48_N12                          ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|_~0                                                                                        ; MLABCELL_X8_Y48_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|_~5                                                                                        ; LABCELL_X29_Y48_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|valid_rreq                                                                                 ; LABCELL_X7_Y48_N54                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|_~4                                                                                                           ; MLABCELL_X28_Y48_N48                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|_~5                                                                                                           ; LABCELL_X29_Y48_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|_~4                                                                                                         ; LABCELL_X9_Y52_N30                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|_~5                                                                                                         ; LABCELL_X9_Y52_N48                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|valid_rreq~0                                                                                                ; LABCELL_X9_Y52_N24                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_valid                                                                                                                                                                                                                       ; FF_X4_Y49_N2                                 ; 64      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|sync_rstn_MS[1]                                                                                                                                                                                                                                               ; FF_X3_Y53_N14                                ; 125     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[0]~0                                                                                                                                                                                                  ; LABCELL_X7_Y45_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|o_stall                                                                                                                                                                               ; MLABCELL_X8_Y46_N21                          ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|addr_hold[20]~0                                                                                                                                                                               ; LABCELL_X10_Y50_N33                          ; 25      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|always0~0                                                                                                                                                                                     ; LABCELL_X9_Y51_N27                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|o_page_addr_valid                                                                                                                                                                             ; FF_X11_Y53_N50                               ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|reset_cnt                                                                                                                                                                                     ; LABCELL_X11_Y53_N45                          ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|thread_cnt[5]~1                                                                                                                                                                               ; LABCELL_X11_Y53_N54                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|time_out_cnt[1]~2                                                                                                                                                                             ; LABCELL_X9_Y51_N39                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|always1~0                                                                                                                                                                                                                        ; LABCELL_X7_Y45_N18                           ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|cache~8                                                                                                                                                                                                                          ; MLABCELL_X6_Y45_N30                          ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|fifo_din_en                                                                                                                                                                                                                      ; FF_X8_Y46_N41                                ; 22      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data                                                                                                                                                                             ; FF_X13_Y48_N38                               ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data~1                                                                                                                                                                           ; LABCELL_X13_Y48_N36                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|offset_stall~0                                                                                                                                                                        ; LABCELL_X13_Y48_N27                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|_~0                                                                                           ; LABCELL_X10_Y46_N36                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|_~5                                                                                           ; LABCELL_X11_Y48_N24                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|valid_rreq                                                                                    ; MLABCELL_X8_Y46_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|_~4                                                                                                              ; LABCELL_X13_Y48_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|_~5                                                                                                              ; LABCELL_X13_Y48_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|_~4                                                                                                            ; LABCELL_X4_Y52_N6                            ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|_~5                                                                                                            ; LABCELL_X12_Y52_N54                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|valid_rreq~0                                                                                                   ; LABCELL_X9_Y52_N45                           ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_valid                                                                                                                                                                                                                          ; FF_X8_Y46_N17                                ; 64      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|sync_rstn_MS[1]                                                                                                                                                                                                                                                  ; FF_X10_Y53_N14                               ; 125     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_block_selector_NO_SHIFT_REG~0                                                                                                                                                                                                                                                        ; LABCELL_X16_Y41_N36                          ; 133     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_node_valid_in_0_staging_reg_NO_SHIFT_REG                                                                                                                                                                                                                                             ; FF_X16_Y41_N50                               ; 69      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_stalled_by_successors                                                                                                                                                                                                                                                                ; LABCELL_X16_Y42_N0                           ; 133     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|rstag_162to162_bb1_ld__staging_valid_NO_SHIFT_REG                                                                                                                                                                                                                                          ; FF_X24_Y48_N11                               ; 71      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|rstag_162to162_bb1_ld__u4_staging_valid_NO_SHIFT_REG                                                                                                                                                                                                                                       ; FF_X27_Y48_N26                               ; 69      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                            ; MLABCELL_X21_Y46_N57                         ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                            ; MLABCELL_X21_Y48_N51                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                        ; FF_X21_Y46_N2                                ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                              ; MLABCELL_X28_Y46_N57                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                              ; LABCELL_X31_Y46_N27                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                          ; FF_X28_Y46_N8                                ; 74      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_or_cond_NEG_RM_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                       ; MLABCELL_X28_Y46_N30                         ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                                                                                                                                   ; LABCELL_X22_Y46_N3                           ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|input_mul_RM_staging_reg_NO_SHIFT_REG[1]~0                                                                                                                                                                                                                                                 ; LABCELL_X22_Y46_N45                          ; 89      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|always1~0                                                                                                                                                                                                               ; MLABCELL_X21_Y48_N21                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:ack_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_p3d1:auto_generated|a_dpfifo_j6a1:dpfifo|_~6                                                       ; LABCELL_X22_Y49_N54                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                             ; MLABCELL_X21_Y54_N21                         ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                             ; MLABCELL_X21_Y54_N0                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                         ; FF_X19_Y52_N56                               ; 54      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|_~5                                                      ; MLABCELL_X21_Y49_N18                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|_~6                                                      ; LABCELL_X13_Y52_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|pulse_ram_output~2                                       ; LABCELL_X13_Y52_N9                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|valid_wreq~0                                             ; LABCELL_X19_Y48_N9                           ; 16      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                              ; LABCELL_X46_Y48_N27                          ; 294     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_hold~0                                                                              ; LABCELL_X46_Y48_N21                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                          ; FF_X46_Y48_N41                               ; 583     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|_~5                                                       ; LABCELL_X45_Y48_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|_~6                                                       ; MLABCELL_X21_Y48_N45                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|q_b[24]~FITTER_CREATED_COMB_LOGIC ; LABCELL_X46_Y48_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|pulse_ram_output~2                                        ; LABCELL_X45_Y48_N33                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|valid_wreq~1                                              ; LABCELL_X19_Y48_N48                          ; 36      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr_p1[2]~0                                                                                                                          ; LABCELL_X19_Y48_N3                           ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|o_new_page                                                                                                                                      ; LABCELL_X19_Y48_N0                           ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|ready                                                                                                                                           ; LABCELL_X19_Y48_N36                          ; 42      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|thread_counter[2]~0                                                                                                                             ; LABCELL_X16_Y48_N57                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|timeout_counter[3]~2                                                                                                                            ; LABCELL_X19_Y48_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|clear_nop_cnt                                                                                                                                                                ; MLABCELL_X21_Y48_N36                         ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[110]~4                                                                                                                                                          ; LABCELL_X42_Y47_N21                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[145]~5                                                                                                                                                          ; LABCELL_X42_Y47_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[177]~6                                                                                                                                                          ; LABCELL_X42_Y47_N54                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[217]~7                                                                                                                                                          ; LABCELL_X43_Y44_N57                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[240]~8                                                                                                                                                          ; LABCELL_X42_Y47_N39                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[48]~2                                                                                                                                                           ; LABCELL_X42_Y47_N18                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[4]~1                                                                                                                                                            ; LABCELL_X42_Y47_N0                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[78]~3                                                                                                                                                           ; LABCELL_X42_Y47_N51                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|write_accepted~0                                                                                                                                                             ; LABCELL_X19_Y52_N42                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|o_stall                                                                                                                                                                                                                 ; MLABCELL_X21_Y48_N0                          ; 42      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[4]                                                                                                                                                                                                    ; FF_X18_Y48_N38                               ; 141     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|sync_rstn_MS[1]                                                                                                                                                                                                                                           ; FF_X37_Y57_N26                               ; 788     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|merge_node_valid_in_staging_reg_NO_SHIFT_REG                                                                                                                                                                                                                                               ; FF_X22_Y46_N11                               ; 94      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|merge_stalled_by_successors                                                                                                                                                                                                                                                                ; LABCELL_X22_Y46_N21                          ; 90      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][0]~1                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y33_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][16]~5                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y34_N39                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][24]~7                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y32_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][8]~6                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X16_Y34_N36                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][0]~3                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X15_Y37_N51                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][16]~8                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X13_Y38_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][24]~10                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y36_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][8]~9                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y37_N3                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][0]~4                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y33_N0                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][16]~11                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y34_N45                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][24]~13                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X12_Y33_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][8]~12                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y33_N57                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                               ; FF_X15_Y36_N14                               ; 1698    ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[16]~6                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y34_N30                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[24]~7                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X12_Y33_N33                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[2]~4                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y34_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[8]~5                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X17_Y34_N6                           ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_reset_n_wire                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y38_N33                          ; 1600    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[0]~1                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y39_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[16]~5                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y39_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[24]~7                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y37_N36                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[32]~2                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y35_N39                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[40]~4                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y34_N3                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[48]~6                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X17_Y34_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[56]~8                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y35_N33                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[8]~3                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y39_N36                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[0]~2                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y39_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[16]~6                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y38_N12                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[24]~8                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y38_N51                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[32]~3                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y35_N9                           ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[40]~5                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y35_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[48]~7                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y34_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[56]~9                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y35_N57                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[8]~4                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X18_Y39_N42                          ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|start_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                                                         ; FF_X18_Y37_N26                               ; 524     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|started_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                                                       ; FF_X18_Y37_N14                               ; 68      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|status_NO_SHIFT_REG[8]~3                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y36_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|status_NO_SHIFT_REG~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y36_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[0]~4                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y33_N15                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[16]~2                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X16_Y34_N48                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[24]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y32_N18                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|workgroup_size_NO_SHIFT_REG[8]~3                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X15_Y33_N0                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y51_N27                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y52_N6                           ; 21      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_out_rd_ptr~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X43_Y55_N12                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                       ; LABCELL_X42_Y52_N24                          ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[4]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X43_Y54_N27                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                        ; FF_X48_Y45_N14                               ; 136     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                        ; FF_X46_Y41_N56                               ; 42      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                        ; FF_X46_Y54_N14                               ; 138     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                            ; FF_X43_Y36_N26                               ; 621     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34                                                                                                                                                                                                                                                       ; LABCELL_X37_Y23_N57                          ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~41                                                                                                                                                                                                                                                       ; MLABCELL_X39_Y23_N45                         ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13]~0                                                                                                                                                                                                                                      ; MLABCELL_X39_Y23_N30                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                                                                                                                                                                                                                                      ; LABCELL_X37_Y23_N33                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]~0                                                                                                                                                                                                              ; MLABCELL_X15_Y20_N30                         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]~1                                                                                                                                                                                                              ; LABCELL_X16_Y20_N51                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15]~0                                                                                                                                                                                                           ; LABCELL_X36_Y27_N27                          ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15]~1                                                                                                                                                                                                           ; MLABCELL_X34_Y27_N54                         ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                                                                               ; LABCELL_X33_Y21_N18                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                                                                            ; FF_X21_Y21_N50                               ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y25_N42                         ; 36      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~0                                                                                                                                                                                                                                  ; LABCELL_X40_Y25_N54                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~1                                                                                                                                                                                                                                  ; LABCELL_X40_Y25_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                                                         ; LABCELL_X40_Y25_N51                          ; 592     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[2]~1                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y27_N42                         ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]~0                                                                                                                                                                                                                                                   ; LABCELL_X17_Y22_N24                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]~6                                                                                                                                                                                                                                                   ; LABCELL_X17_Y22_N6                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]~7                                                                                                                                                                                                                                                   ; LABCELL_X17_Y22_N21                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]~3                                                                                                                                                                                                                                                    ; LABCELL_X19_Y22_N36                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]~2                                                                                                                                                                                                                                                    ; LABCELL_X19_Y22_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2]~4                                                                                                                                                                                                                                                    ; LABCELL_X22_Y21_N21                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]~1                                                                                                                                                                                                                                                    ; LABCELL_X17_Y22_N57                          ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]~5                                                                                                                                                                                                                                                    ; LABCELL_X17_Y22_N15                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]~4                                                                                                                                                                                                                                                    ; LABCELL_X16_Y23_N6                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1]~0                                                                                                                                                                                                                                                   ; LABCELL_X17_Y22_N18                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]~6                                                                                                                                                                                                                                                   ; LABCELL_X17_Y22_N0                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]~7                                                                                                                                                                                                                                                   ; LABCELL_X23_Y26_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]~5                                                                                                                                                                                                                                                    ; LABCELL_X17_Y23_N21                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]~3                                                                                                                                                                                                                                                    ; LABCELL_X19_Y22_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]~2                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y22_N30                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~1                                                                                                                                                                                                                                                    ; LABCELL_X22_Y21_N12                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15]~0                                                                                                                                                                                                                                         ; LABCELL_X17_Y22_N45                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]~1                                                                                                                                                                                                                                         ; LABCELL_X23_Y26_N27                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[0]~1                                                                                                                                                                                                                                                    ; LABCELL_X37_Y25_N54                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7]~0                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y24_N30                         ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[1]~4                                                                                                                                                                                                                                                         ; LABCELL_X40_Y26_N48                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[0]~0                                                                                                                                                                                                                                                ; LABCELL_X37_Y25_N57                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]~0                                                                                                                                                                                                                                               ; LABCELL_X37_Y26_N39                          ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y24_N33                         ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2]~0                                                                                                                                                                                                                                                        ; LABCELL_X40_Y24_N3                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0                                                                                                                                                                                                                                              ; LABCELL_X42_Y26_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6]~0                                                                                                                                                                                                                                                      ; MLABCELL_X39_Y25_N39                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                                                                                ; FF_X43_Y31_N34                               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                 ; FF_X42_Y31_N14                               ; 145     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                         ; FF_X39_Y32_N41                               ; 154     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[5]~1                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y30_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 10758   ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                                                                                                                                                                                                                                                              ; PLLOUTPUTCOUNTER_X0_Y8_N1                    ; 1       ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X37_Y30_N3                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                        ; LABCELL_X37_Y30_N57                          ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                          ; LABCELL_X37_Y30_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                                                               ; MLABCELL_X39_Y31_N33                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X42_Y28_N6                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                   ; LABCELL_X42_Y28_N18                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                   ; LABCELL_X42_Y28_N27                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]~3                                                                                                                                                                                                                               ; LABCELL_X42_Y26_N21                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                         ; LABCELL_X40_Y30_N54                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                         ; LABCELL_X40_Y32_N30                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                                                     ; LABCELL_X40_Y32_N27                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y31_N3                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                                                                                                 ; LABCELL_X40_Y31_N48                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                        ; LABCELL_X37_Y30_N36                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                          ; LABCELL_X45_Y30_N15                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent|m0_write~0                                                                                                                                                                                                                                                              ; LABCELL_X37_Y30_N51                          ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent|m0_write~0                                                                                                                                                                                                                                                         ; LABCELL_X45_Y30_N3                           ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                         ; LABCELL_X40_Y31_N3                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                                      ; LABCELL_X45_Y30_N51                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|wren~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y31_N15                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][12]~0                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y33_N33                         ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][16]~1                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y33_N36                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][24]~2                                                                                                                                                                                                                                                                                                ; LABCELL_X35_Y33_N21                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y34_N30                          ; 60      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|use_reg                                                                                                                                                                                                                                                                                                                              ; FF_X37_Y37_N5                                ; 58      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wait_rise                                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y34_N39                          ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X27_Y37_N45                          ; 81      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|use_reg                                                                                                                                                                                                                                                                                                                                ; FF_X28_Y36_N32                               ; 79      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|wait_rise                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X28_Y36_N6                          ; 78      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~DUPLICATE                                                                                                                                                                                                                                  ; FF_X1_Y36_N41                                ; 3169    ; Async. clear                          ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|merged_reset~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y36_N45                          ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                             ; FF_X43_Y36_N20                               ; 369     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                             ; FF_X43_Y36_N2                                ; 37      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                        ; FF_X43_Y34_N13                               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                         ; FF_X43_Y34_N53                               ; 406     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[7]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X43_Y35_N54                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|slave_readdata                                                                                                                                                                                                                                                                                                                                          ; FF_X42_Y35_N41                               ; 5       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                    ; LABCELL_X27_Y37_N21                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                   ; LABCELL_X35_Y33_N27                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                     ; LABCELL_X35_Y33_N18                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                         ; LABCELL_X30_Y36_N6                           ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                         ; LABCELL_X30_Y36_N12                          ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                           ; LABCELL_X31_Y36_N18                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                  ; LABCELL_X33_Y35_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                               ; LABCELL_X33_Y36_N33                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                   ; MLABCELL_X39_Y36_N45                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                           ; LABCELL_X42_Y36_N33                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                           ; LABCELL_X42_Y36_N0                           ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                                                       ; LABCELL_X42_Y36_N45                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                         ; FF_X42_Y36_N8                                ; 14      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                               ; LABCELL_X36_Y36_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                  ; LABCELL_X35_Y33_N39                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                    ; LABCELL_X37_Y34_N45                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                      ; LABCELL_X31_Y36_N45                          ; 38      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                      ; LABCELL_X35_Y33_N54                          ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                        ; LABCELL_X37_Y34_N48                          ; 46      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent|m0_write~0                                                                                                                                                                                                                                           ; LABCELL_X42_Y35_N51                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                                                                               ; LABCELL_X37_Y36_N24                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|save_dest_id~0                                                                                                                                                                                                                            ; MLABCELL_X34_Y34_N9                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always10~0                                                                                                                                                                                                           ; LABCELL_X33_Y32_N6                           ; 33      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|wren~0                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y36_N30                          ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                      ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                                                                                           ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 6       ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                             ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                            ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                            ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                                                                                            ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                             ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                              ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                               ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                       ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                        ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                    ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                               ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                              ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                      ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                      ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                   ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                        ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                    ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                               ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                              ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                      ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                      ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                   ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                        ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                    ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                               ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                              ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                      ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                      ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                   ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                        ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                    ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                               ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                              ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                      ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                      ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                   ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                        ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                             ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                       ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                                                                               ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                                                                                ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X43_Y33_N42                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y33_N42                          ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y35_N6                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y34_N48                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y34_N12                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y34_N15                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                            ; FF_X46_Y35_N41                               ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                            ; FF_X46_Y35_N38                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                            ; FF_X46_Y35_N32                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]~4                                                                                                                                                                                                                                                                                                          ; LABCELL_X46_Y35_N54                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y40_N54                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y40_N30                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                                   ; LABCELL_X40_Y40_N18                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                     ; LABCELL_X42_Y41_N3                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~0                                                                                                                                                                                                                                                         ; MLABCELL_X47_Y40_N6                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X46_Y36_N54                          ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                ; LABCELL_X46_Y36_N15                          ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                 ; LABCELL_X46_Y36_N0                           ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                  ; LABCELL_X43_Y40_N18                          ; 67      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                   ; LABCELL_X37_Y37_N9                           ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                       ; LABCELL_X43_Y41_N9                           ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                        ; LABCELL_X43_Y41_N45                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y35_N27                         ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y41_N9                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                                                                                 ; LABCELL_X48_Y38_N51                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y38_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y40_N0                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N51                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y55_N57                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y55_N0                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y55_N3                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y55_N6                           ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N30                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N33                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N12                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N15                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N18                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N21                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N36                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N39                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y55_N54                          ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y55_N57                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y51_N12                          ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|av_readdatavalid~0                                                                                                                                                                                                                                                                                ; LABCELL_X45_Y54_N0                           ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[13]~1                                                                                                                                                                                                                                                                  ; LABCELL_X46_Y57_N33                          ; 41      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                                                            ; LABCELL_X45_Y53_N42                          ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X40_Y55_N42                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X89_Y2_N1                   ; 288     ; Clock                                 ; yes    ; Global Clock         ; GCLK11           ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                             ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; fpga_clk_50                                                                                                                                                                                                                                      ; PIN_AA16                              ; 1982    ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                             ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 10758   ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]                             ; PLLOUTPUTCOUNTER_X0_Y8_N1             ; 1       ; Global Clock         ; GCLK4            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~DUPLICATE ; FF_X1_Y36_N41                         ; 3169    ; Global Clock         ; GCLK2            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                          ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK8            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                                                                                   ; FRACTIONALPLL_X89_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                                                     ; PLLOUTPUTCOUNTER_X89_Y2_N1            ; 288     ; Global Clock         ; GCLK11           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[0]                                                                                                                                                                                                                                                                                                                                                               ; 1698    ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_reset_n_wire                                                                                                                                                                                                                                                                                                                                                                       ; 1600    ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|sync_rstn_MS[1]                                                                                                                                                                                                                                                           ; 788     ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                            ; 621     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                                                                                                         ; 592     ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|rf_read                                                                                                                                                                                                                                                                                                                                        ; 584     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                                          ; 583     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|start_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                                                                         ; 524     ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                          ; 452     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                         ; 406     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; 369     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                              ; 294     ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[1].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                                     ; 257     ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_master_endpoint:m[0].m_endp|datavalid~0                                                                                                                                                                                                                                                                                                                                                     ; 257     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                             ; 198     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|branch_node_valid_out_0_NO_SHIFT_REG~0                                                                                                                                                                                                                                                                     ; 163     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                         ; 154     ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_hold~0                                                                                                                                                                                                                                                                                                              ; 150     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                                                                                                 ; 145     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_lsu_i_address[4]                                                                                                                                                                                                                    ; 141     ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                        ; 138     ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                        ; 136     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_stalled_by_successors                                                                                                                                                                                                                                                                                ; 133     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_block_selector_NO_SHIFT_REG~0                                                                                                                                                                                                                                                                        ; 133     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[17].counter|counter[9]~0                                                                                                                                                                                                                                                                                                          ; 128     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[11].counter|counter[44]~0                                                                                                                                                                                                                                                                                                         ; 128     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[3].counter|counter[50]~1                                                                                                                                                                                                                                                                                                          ; 128     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|input_indvars_iv_0_staging_reg_NO_SHIFT_REG[0]~0                                                                                                                                                                                                                                                           ; 128     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|sync_rstn_MS[1]                                                                                                                                                                                                                                                               ; 125     ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|sync_rstn_MS[1]                                                                                                                                                                                                                                                                  ; 125     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|combout                                                                                                                                                                                                                                                ; 112     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                   ; 110     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                   ; 110     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                   ; 110     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                   ; 110     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                                  ; 100     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~1                                                                                                                                                                                                                                                                             ; 100     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|grant[0]~1                                                                                                                                                                                                                                                                                                  ; 97      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_kernel_finish_detector:kernel_finish_detector|acl_multistage_accumulator:ndrange_sum|stages[0][55]~0                                                                                                                                                                                                                                                                                   ; 96      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|merge_node_valid_in_staging_reg_NO_SHIFT_REG                                                                                                                                                                                                                                                               ; 94      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|merge_stalled_by_successors                                                                                                                                                                                                                                                                                ; 90      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|input_mul_RM_staging_reg_NO_SHIFT_REG[1]~0                                                                                                                                                                                                                                                                 ; 89      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_in_cache                                                                                                                                                                                            ; 81      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_in_cache                                                                                                                                                                                         ; 81      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                ; 81      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                      ; 81      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_offset[2]                                                                                                                                                                                           ; 80      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_offset[1]                                                                                                                                                                                           ; 80      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_offset[0]                                                                                                                                                                                           ; 80      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_offset[2]                                                                                                                                                                                        ; 80      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_offset[1]                                                                                                                                                                                        ; 80      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_offset[0]                                                                                                                                                                                        ; 80      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                ; 80      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                       ; 80      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|use_reg                                                                                                                                                                                                                                                                                                                                                ; 79      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra|wait_rise                                                                                                                                                                                                                                                                                                                                              ; 78      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[2]                                                                                                                                                                                                                                                                                                                                       ; 76      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                          ; 74      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                 ; 73      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                          ; 73      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                     ; 72      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                        ; 72      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                          ; 72      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                                   ; 72      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~1                                                                                                                                                                                                                                                                   ; 72      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|rstag_162to162_bb1_ld__staging_valid_NO_SHIFT_REG                                                                                                                                                                                                                                                          ; 71      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                 ; 69      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|merge_node_valid_in_0_staging_reg_NO_SHIFT_REG                                                                                                                                                                                                                                                             ; 69      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|rstag_162to162_bb1_ld__u4_staging_valid_NO_SHIFT_REG                                                                                                                                                                                                                                                       ; 69      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                                  ; 69      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|branch_var__output_regs_ready                                                                                                                                                                                                                                                                              ; 68      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|merge_node_valid_in_staging_reg_NO_SHIFT_REG                                                                                                                                                                                                                                                               ; 68      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|started_NO_SHIFT_REG                                                                                                                                                                                                                                                                                                                                                                       ; 68      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                                  ; 68      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item~0                                                                                                                                                                                                                                                                                                                               ; 67      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                  ; 67      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~6                                                                                                                                                                                                                                                                                ; 67      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~0                                                                                                                                                                                                                                                                   ; 67      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1__21_i~11                                                                                                                                                                                                                                                                                         ; 66      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|just_seen_last_in_group                                                                                                                                                                                                                                                                                            ; 66      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|merge_stalled_by_successors                                                                                                                                                                                                                                                                                ; 66      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|cur_read_item.valid~DUPLICATE                                                                                                                                                                                                                                                                                                                  ; 65      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                      ; 65      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|avs_cra_readdatavalid                                                                                                                                                                                                                                                                                                                                                                      ; 65      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr_copy[0]                                                                                                                                                                                                                                                                                                             ; 65      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~30                                                                                                                                                                                                                                                                                                                                                                             ; 65      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~29                                                                                                                                                                                                                                                                                                                                                                             ; 65      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~28                                                                                                                                                                                                                                                                                                                                                                             ; 65      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~27                                                                                                                                                                                                                                                                                                                                                                             ; 65      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~26                                                                                                                                                                                                                                                                                                                                                                             ; 65      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                ; 65      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~10                                                                                                                                                                                                                                                                               ; 65      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[24].counter|counter[2]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[23].counter|counter[7]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[22].counter|counter[17]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[21].counter|counter[22]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[20].counter|counter[10]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[19].counter|counter[8]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[16].counter|counter[51]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[15].counter|counter[23]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[13].counter|counter[43]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[12].counter|counter[45]~0                                                                                                                                                                                                                                                                                                         ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[9].counter|counter[43]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[8].counter|counter[12]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[6].counter|counter[29]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[5].counter|counter[18]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_0:matMul_basic_block_0|input_global_id_0_staging_reg_NO_SHIFT_REG[7]~0                                                                                                                                                                                                                                                            ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[2].counter|counter[50]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|just_seen_last_in_group                                                                                                                                                                                                                                                                                                                                      ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[1].counter|counter[49]~0                                                                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|input_global_id_1_1_staging_reg_NO_SHIFT_REG[0]~0                                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_input_global_id_1_NO_SHIFT_REG[2]~0                                                                                                                                                                                                                                                              ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                 ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][15]~1                                                                                                                                                                                                                                                                                                                               ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[1][15]~0                                                                                                                                                                                                                                                                                                                               ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][26]~1                                                                                                                                                                                                                                                                                                                     ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|global_id_base_out[0][26]~0                                                                                                                                                                                                                                                                                                                     ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                   ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                      ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_staging_reg:staging_reg|r_valid                                                                                                                                                                                                                        ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|p_valid                                                                                                                                                                                                                                          ; 64      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|p_valid                                                                                                                                                                                                                                       ; 64      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~319                                                                                                                                                                                                                                                                                                                                                                            ; 63      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~16                                                                                                                                                                                                                                                                               ; 61      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_waitrequest~0                                                                                                                                                                                                                                                                                                                                    ; 60      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~8                                                                                                                                                                                                                                                                                ; 60      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[14].counter|counter[23]~0                                                                                                                                                                                                                                                                                                         ; 59      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[7].counter|counter[30]~0                                                                                                                                                                                                                                                                                                          ; 59      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_profiler:profiler_inst|acl_profile_counter:counter_n[0].counter|counter[63]~0                                                                                                                                                                                                                                                                                                          ; 59      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|use_reg                                                                                                                                                                                                                                                                                                                                              ; 58      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                   ; 58      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~1                                                                                                                                                                                                                                                                                ; 58      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~4                                                                                                                                                                                                                                                                                ; 56      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~0                                                                                                                                                                                                                                                                             ; 56      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_staging_reg:staging_reg|r_valid                                                                                                         ; 54      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                 ; 52      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wait_rise                                                                                                                                                                                                                                                                                                                                            ; 51      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~12                                                                                                                                                                                                                                                                               ; 50      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~5                                                                                                                                                                                                                                                                                ; 47      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|o_stall                                                                                                                                                                                               ; 46      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                                                                                                        ; 46      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001|src1_valid~0                                                                                                                                                                                                                                                                                                                         ; 46      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002|src1_valid~0                                                                                                                                                                                                                                                                                                                         ; 46      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_io_pipeline:GEN_PIPE_INPUT.in_pipeline|o_stall                                                                                                                                                                                            ; 45      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                    ; 44      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|valid_wreq~1                                                              ; 44      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                                     ; 44      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                                                                                                                    ; 43      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~17                                                                                                                                                                                                                                                                               ; 43      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~9                                                                                                                                                                                                                                                                                ; 43      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~7                                                                                                                                                                                                                                                                                ; 43      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_0_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                    ; 42      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|o_stall                                                                                                                                                                                                                                 ; 42      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|ready                                                                                                                                                           ; 42      ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                        ; 42      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~4                                                                                                                                                                                                                                           ; 42      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~0                                                                                                                                                                                                                                                                                ; 42      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|address_register[13]~1                                                                                                                                                                                                                                                                                  ; 41      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][3]                                                                                                                                                                                                                         ; 40      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator|read_latency_shift_reg[1]                                                                                                                                                                                                                      ; 40      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~4                                                                                                                                                                                                                                                                             ; 39      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                                                                                                                                                                                                                                          ; 39      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][4]                                                                                                                                                                                                                         ; 38      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; 38      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|internal_begintransfer~0                                                                                                                                                                                                                                                                                ; 38      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1__29_i_0_reg_167_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                            ; 37      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__u4_output_regs_ready                                                                                                                                                                                                                                                                         ; 37      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|Equal0~13                                                                                                                                                                                                                                                                                                          ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                             ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|internal_beginbursttransfer~0                                                                                                                                                                                                                                                                           ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                                                                                                                                                                                                                           ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~15                                                                                                                                                                                                                                                                               ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~3                                                                                                                                                                                                                                                                                ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~2                                                                                                                                                                                                                                                                                ; 37      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                                                                                                                                                                                                                                    ; 37      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[0][19]~2                                                                                                                                                                                                                                                                                                 ; 36      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_177to178_indvars_iv_0_reg_178_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                     ; 36      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|ShiftLeft1~5                                                                                                                                                                                 ; 36      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|ShiftLeft1~4                                                                                                                                                                                 ; 36      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|ShiftLeft1~1                                                                                                                                                                                 ; 36      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|ShiftLeft1~0                                                                                                                                                                                 ; 36      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                             ; 36      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|av_waitrequest                                                                                                                                                                                                                                                                                                    ; 36      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                         ; 36      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_done_q~0                                                                                                                                                                                                                                                                           ; 36      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~13                                                                                                                                                                                                                                                                               ; 36      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1|combout                                                                                                                                                                                                          ; 36      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                               ; 35      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                               ; 35      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                               ; 35      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                               ; 35      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                                           ; 35      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~11                                                                                                                                                                                                                                                                               ; 35      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2|combout                                                                                                                                                                                                          ; 35      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_indvars_iv_next_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                            ; 34      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_c0_exit_c0_exi1_valid_out_NO_SHIFT_REG~0                                                                                                                                                                                                                                                         ; 34      ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                                    ; 34      ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.valid                                                                                                                                                                                                                                                                                                                    ; 34      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|Equal1~13                                                                                                                                                                                                                                                                                                          ; 34      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|offset_stall~0                                                                                                                                                                                        ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                                                                      ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                                        ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|always2~0                                                                                                                                                                                                                                                                                               ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                                                                                                                                                                                                                           ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~2                                                                                                                                                                                                                                                                     ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~5                                                                                                                                                                                                                                                                             ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~2                                                                                                                                                                                                                                                                             ; 34      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                                                                                             ; 33      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                             ; 33      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                             ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                         ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_cmp37_i_0_reg_172_fifo|r_data[0][0]                                                                                                                                                                                                                                       ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                         ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|global_id[1][27]~25                                                                                                                                                                                                                                                                                                ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_ld__output_regs_ready                                                                                                                                                                                                                                                                            ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|offset_stall~0                                                                                                                                                                                     ; 33      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_bb2_add15_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                            ; 33      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always10~0                                                                                                                                                                                                                           ; 33      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~18                                                                                                                                                                                                                                                                       ; 33      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[0]                                                                                                                                                                                                                                                                          ; 33      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                             ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator|read_latency_shift_reg[1]~DUPLICATE                                                                                                                                                                                                                                          ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and149_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][1]                                                                                                                                                                                                                         ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_1_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                              ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_input_global_id_0_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                              ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[39]~5                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[39]~4                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[39]~3                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[1][4]~13                                                                                                                                                                                                                                                                                                  ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[1][4]~12                                                                                                                                                                                                                                                                                                  ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[0][3]~11                                                                                                                                                                                                                                                                                                  ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[0][3]~10                                                                                                                                                                                                                                                                                                  ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[2][19]~9                                                                                                                                                                                                                                                                                                  ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_work_item_iterator:work_item_iterator|local_id[2][19]~0                                                                                                                                                                                                                                                                                                  ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][21]~3                                                                                                                                                                                                                                                                                                                               ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|group_id[2][21]~2                                                                                                                                                                                                                                                                                                                               ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to2_c0_exe1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                              ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[240]~8                                                                                                                                                                          ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[217]~7                                                                                                                                                                          ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[177]~6                                                                                                                                                                          ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[145]~5                                                                                                                                                                          ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[110]~4                                                                                                                                                                          ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[78]~3                                                                                                                                                                           ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[48]~2                                                                                                                                                                           ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|wm_writedata[4]~1                                                                                                                                                                            ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|always1~0                                                                                                                                                                                                                               ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                        ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent|m0_write~0                                                                                                                                                                                                                                                                              ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                         ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                        ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[12]~0                                                                                                                                                                                                                                                                        ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rdata_fifo|always4~0                                                                                                                                                                                                                         ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                                                                              ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                                                                                              ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~6                                                                                                                                                                                                                                                                             ; 32      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                                                                                                                                                                                                                               ; 32      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_or102_i[0]~0                                                                                                                                                                                                                                                                                     ; 31      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][1]                                                                                                                                                                                                                         ; 31      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_or2804_i                                                                                                                                                                                                                                                                                         ; 31      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~14                                                                                                                                                                                                                                                                      ; 31      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~19                                                                                                                                                                                                                                                                       ; 31      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__23_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][31]                                                                                                                                                                                                                           ; 30      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|uav_burstcount[9]~2                                                                                                                                                                                                                                                                                     ; 30      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|uav_burstcount[8]~1                                                                                                                                                                                                                                                                                     ; 30      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~14                                                                                                                                                                                                                                                                               ; 30      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and149_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                         ; 29      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][4]                                                                                                                                                                                                                          ; 29      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][31]                                                                                                                                                                                                                           ; 29      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|next_in_wr_ptr~1                                                                                                                                                                                                                                                                                                                                       ; 29      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~3                                                                                                                                                                                                                                                                           ; 29      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_lnot23_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][0]~DUPLICATE                                                                                                                                                                                                               ; 28      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]~DUPLICATE                                                                                                                                                                                                       ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[1]~DUPLICATE                                                                                                                                                                                                                                                               ; 28      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_178to179_bb1_mul_RM_0_reg_179_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                     ; 28      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u2_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                          ; 28      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_bb1_var__u3_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|data_hold~0                                                                                                                                                                                                          ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                                                                                    ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always3~0                                                                                                                                                                                                                                                                                ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|m0_write~0                                                                                                                                                                                                                                                                                                                                  ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                            ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_write                                                                                                                                                                                                                                                                                                                                            ; 28      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                  ; 27      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                                                                                                  ; 27      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]                                                                                                                                                                                               ; 27      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|wready~0                                                                                                                                                                                                                                                                                                                                ; 27      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                    ; 26      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[11]~DUPLICATE                                                                                                                                                                                                                                                               ; 26      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|grant[1]~0                                                                                                                                                                                                                                                                                                      ; 26      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mgmt_waitrequest~3                                                                                                                                                                                                                                                                       ; 26      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~10                                                                                                                                                                                                                                                                    ; 26      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~4                                                                                                                                                                                                                                                                           ; 26      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[15]                                                                                                                                                                                                                                                                         ; 26      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1__31_i                                                                                                                                                                                                                                                                                            ; 25      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|valid_wreq                                                                                                                                                      ; 25      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq                                                                                                                                               ; 25      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|addr_hold[20]~0                                                                                                                                                                                               ; 25      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|addr_hold[23]~0                                                                                                                                                                                            ; 25      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|next_in_wr_ptr~0                                                                                                                                                                                                                                                                                                                                       ; 25      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|req~0                                                                                                                                                                                                                                                                                                                                                                              ; 25      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                            ; 25      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[2]                                                                                                                                                                                                                              ; 25      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                                                                                                                                                                                                                           ; 25      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~7                                                                                                                                                                                                                                                                             ; 25      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                                                                                                                                                                                                                                         ; 25      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                                                                                                      ; 25      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][2]~DUPLICATE                                                                                                                                                                                                                ; 24      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|Equal24~1                                                                                                                                                                                                                                                                                                  ; 24      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|valid_wreq                                                                                                                                                      ; 24      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|valid_wreq                                                                                                                                                          ; 24      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_wreq                                                                                                                                               ; 24      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|valid_wreq                                                                                                                                              ; 24      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                                                                                      ; 24      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_agent:address_span_extender_kernel_expanded_master_agent|av_readdatavalid~0                                                                                                                                                                                                                                                                                                ; 24      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                            ; 24      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                            ; 24      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 24      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[12]                                                                                                                                                                                                                                                                         ; 24      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2h_sdram0_READDATAVALID[0]                                                                                                                                                                                                                                                                                                                                            ; 24      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 23      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_and225_i[0]~0                                                                                                                                                                                                                                                                                    ; 23      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|fifo_din_en                                                                                                                                                                                                                                      ; 23      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|fifo_din_en                                                                                                                                                                                                                                   ; 23      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[0]~0                                                                                                                                                                                                                                                               ; 23      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|o_page_addr_valid                                                                                                                                                                                             ; 23      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|o_page_addr_valid                                                                                                                                                                                          ; 23      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TEN                                                                                                                                                                                                                                                                      ; 23      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d[1]~257                                                                                                                                                                                                                                                                      ; 23      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SIX                                                                                                                                                                                                                                                                      ; 23      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_odd_duty_div_en                                                                                                                                                                                                                                                                ; 23      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_RREADY[0]                                                                                                                                                                                                                                                                                                                                                       ; 23      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][3]~DUPLICATE                                                                                                                                                                                                                ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_enable_wire                                                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[9][3]~5                                                                                                                                                                                                                                                                    ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_byteen[0]~0                                                                                                                                                                                                                                               ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                              ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_valid                                                                                                                                                                                                         ; 22      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~7                                                                                                                                                                                                                                           ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~1                                                                                                                                                                                                                                                                       ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~1                                                                                                                                                                                                                                           ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_bypass_en                                                                                                                                                                                                                                                                      ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[15]                                                                                                                                                                                                                                                                        ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[4]                                                                                                                                                                                                                                                                         ; 22      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                              ; 21      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                              ; 21      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                              ; 21      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                ; 21      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|out_valid                                                                                                                                                                                                                                                                                                                                              ; 21      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~0                                                                                                                                                                                                                                                                       ; 21      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                         ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[9]~DUPLICATE                                                                                                                                                                                                                                                                ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                                                                                                                                                                                                                               ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                                                                                                                ; 20      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|o_new_page                                                                                                                                                      ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7]~0                                                                                                                                                                                                                                                                        ; 20      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|comb~0                                                                                                                                                                                       ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[7][2]~4                                                                                                                                                                                                                                                                    ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][5]~3                                                                                                                                                                                                                                                                    ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][5]~1                                                                                                                                                                                                                                                                    ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write                                                                                                                                                                                                                                                                                                                                  ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                     ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~22                                                                                                                                                                                                                                                                               ; 20      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|m0_read~0                                                                                                                                                                                                                                                                                                                                                                             ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                           ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                                                                                                                                                                                                                           ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                                                                                                                                                                                                                           ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~4                                                                                                                                                                                                                                                                       ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~19                                                                                                                                                                                                                                                                          ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~6                                                                                                                                                                                                                                           ; 20      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                                                                                                                                                                                                                                               ; 19      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[0]~0                                                                                                                                                                                                                                                                                                                                                         ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[1][4]~5                                                                                                                                                                                                                                                                    ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[5][1]~1                                                                                                                                                                                                                                                                    ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]~0                                                                                                                                                                                                                                                                   ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.EIGHT                                                                                                                                                                                                                                                                    ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem[0][320]                                                                                                                                                                                                                                                                                                                            ; 19      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[1]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 19      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_write                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                                                                                                        ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                                                                                                                                                                                                                           ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.ONE                                                                                                                                                                                                                                                                      ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~26                                                                                                                                                                                                                                                                          ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[1]                                                                                                                                                                                                                                                                          ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[0]                                                                                                                                                                                                                                                                          ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[7]                                                                                                                                                                                                                                                                          ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[4]                                                                                                                                                                                                                                                                          ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                                                                                                                                                                                                                                        ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                                                                                                                                                                                                                                          ; 19      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                                                                                                                                                                                                                                                ; 18      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|valid_wreq                                                                                                                                                    ; 18      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|cache~3                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|cache~3                                                                                                                                                                                                                                       ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_hi[2]~0                                                                                                                                                                                                                                                                        ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_odd_duty_div_en~0                                                                                                                                                                                                                                                              ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[16][5]~7                                                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][4]~7                                                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[17]~1                                                                                                                                                                                                                                                         ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[15]~0                                                                                                                                                                                                                                                         ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[13][6]~6                                                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][1]~6                                                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[0][7]~4                                                                                                                                                                                                                                                                    ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][7]~3                                                                                                                                                                                                                                                                    ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]~2                                                                                                                                                                                                                                                                    ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][7]~2                                                                                                                                                                                                                                                                    ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[12][1]~0                                                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always4~0                                                                                                                                                                                                                                   ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~10                                                                                                                                                                                                                                                                            ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~41                                                                                                                                                                                                                                                                       ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                            ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~1                                                                                                                                                                                                                                                                            ; 18      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[3]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|empty                                                                                                                                                                                                                                                                                                                                       ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                                                                       ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~0                                                                                                                                                                                                                                                                     ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~2                                                                                                                                                                                                                                           ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[7]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[5]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[4]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[2]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[5]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[3]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[2]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0]                                                                                                                                                                                                                                                                          ; 18      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[2]                                                                                                                                                                                                                                                                                                                                                       ; 18      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]~DUPLICATE                                                                                                                                                                                                          ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[6]~DUPLICATE                                                                                                                                                                                                                                                                ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[1]~DUPLICATE                                                                                                                                                                                                                                                                ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                      ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                      ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                      ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                      ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|valid_rreq~0                                                                                                                                                    ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|valid_rreq~0                                                                                                                                                    ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_161to162_sum_03_0_reg_162_fifo|acl_data_fifo:fifo|write~0                                                                                                                                                                                                                              ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq~0                                                                                                                                             ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|valid_rreq~0                                                                                                                                             ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|valid_rreq~0                                                                                                                                            ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[26]~6                                                                                                                                                                                                                                                                                                                                                        ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|reg_i_nop                                                                                                                                                                                                                               ; 17      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|valid_wreq~0                                                             ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[13]~0                                                                                                                                                                                                                                                      ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]~0                                                                                                                                                                                                                              ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~9                                                                                                                                                                                                                                            ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                                                                                                         ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_num_shifts[6]~0                                                                                                                                                                                                                                                                      ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~34                                                                                                                                                                                                                                                                       ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~8                                                                                                                                                                                                                                            ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_read                                                                                                                                                                                                                                                                                                                                             ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[1]                                                                                                                                                                                                                                                                                                                                                       ; 17      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[14]~DUPLICATE                                                                                                                                                                                                                                                              ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_lnot23_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                         ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[4]                                        ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[3]                                        ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[2]                                        ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[1]                                        ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|cntr_igb:wr_ptr|counter_reg_bit[0]                                        ; 16      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|pulse_ram_output~2                                                        ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[12]~0                                                                                                                                                                                                                                                      ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[14]~1                                                                                                                                                                                                                              ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector30~4                                                                                                                                                                                                                                                                             ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~3                                                                                                                                                                                                                                                                            ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15]~0                                                                                                                                                                                                                           ; 16      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|m0_write                                                                                                                                                                                                                                                                                                                                                                              ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                                                                                                      ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                                                                                                       ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0                                                                                                                                                                                                                                     ; 16      ;
; async_counter_30:AC30|count_a[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~7                                                                                                                                                                                                                                                                           ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[12]                                                                                                                                                                                                                                                                        ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                                                                                                                                                                                                                                          ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWSIZE[0]                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[2]                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                       ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.NINE~DUPLICATE                                                                                                                                                                                                                                                           ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                                                                                                                     ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                              ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                              ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                              ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                              ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data                                                                                                                                                                                             ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data                                                                                                                                                                                          ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[0]~2                                                                                                                                                                                                                                                                                                                                                         ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|cra_readdata_st1_NO_SHIFT_REG[0]~1                                                                                                                                                                                                                                                                                                                                                         ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|GEN_ENABLE_CACHE.flush_cnt[8]                                                                                                                                                                                                                    ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|last_page_addr_p1[2]~0                                                                                                                                          ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector61~0                                                                                                                                                                                                                                                                             ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15]~1                                                                                                                                                                                                                           ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                         ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[76]~1                                                                                                                                                                                                                                                                                                                           ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[76]~0                                                                                                                                                                                                                                                                                                                           ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|m0_read~0                                                                                                                                                                                                                                                        ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO                                                                                                                                                                                                                                                                      ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|uav_burstcount[7]~4                                                                                                                                                                                                                                                                                     ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|uav_burstcount[6]~3                                                                                                                                                                                                                                                                                     ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|m0_burstcount~0                                                                                                                                                                                                                                                                                                                             ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_master_translator:address_span_extender_kernel_expanded_master_translator|uav_burstcount[5]~0                                                                                                                                                                                                                                                                                     ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002|src0_valid~0                                                                                                                                                                                                                                                                                                                         ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001|src0_valid~0                                                                                                                                                                                                                                                                                                                         ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mgmt_waitrequest~1                                                                                                                                                                                                                                                                       ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~50                                                                                                                                                                                                                                                                          ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[47]        ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                                                                                                                                                                                                                                         ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[7]                                                                                                                                                                                                                                                                          ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[1]                                                                                                                                                                                                                                                                                                                                                       ; 15      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_BREADY[0]                                                                                                                                                                                                                                                                                                                                                       ; 15      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_170to172_bb1_cmp37_i_0_reg_172_fifo|r_data[0][0]~DUPLICATE                                                                                                                                                                                                                             ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                                                                                                                       ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                                                                                                                                                                                                                           ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                                                                                                                                                                                                                                ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                            ; 14      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|valid_wreq                                                                                                                                              ; 14      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[8]~4                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|write~0                                                                                                                   ; 14      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|write~0                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[0]~15                                                                                                                                                                                                                                           ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~31                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~26                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~22                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~21                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~16                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~15                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~14                                                                                                                                                                                                                                                                  ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~4                                                                                                                                                                                                                                                                   ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~3                                                                                                                                                                                                                                                                   ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                         ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~0                                                                                                                                                                                                                                                                            ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                                                                                            ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~0                                                                                                                                                                                                                                                                           ; 14      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                         ; 13      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|data_stall~0                                                                                                                                                                                          ; 13      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|data_stall~0                                                                                                                                                                                       ; 13      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_work_group_dispatcher:group_dispatcher|valid_out[0]                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|valid                                                                                                                                                           ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; 13      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|full                                                                                                                                                                                                                                                                                                                                                   ; 13      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|avm_read                                                                                                                                                                                              ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~4                                                                                                                                                                                                                                                                            ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|comb~0                                                                                                                                                                                                                                                                                   ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                                                                                         ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                 ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001|src_payload~2                                                                                                                                                                                                                                                                                                                            ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|Equal2~0                                                                                                                                                                                                                                                          ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|mgmt_waitrequest~2                                                                                                                                                                                                                                                                       ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|lock                                                                                                                                                                                                                                                   ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]                                                                                                                                                                                                                                                                         ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[1]                                                                                                                                                                                                                                                                                                                                                      ; 13      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARSIZE[0]                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                     ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg~DUPLICATE                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                                                                                                    ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                                                                                                              ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][24]~10                                                                                                                                                                                                                                                                                                                                                          ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|empty_dff                                                                                                     ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|empty_dff                                                                                                  ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|reset_cnt                                                                                                                                                                                                     ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|reset_cnt                                                                                                                                                                                                  ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|bursting_coalescer:coalescer|timeout_counter[4]                                                                                                                                              ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|valid_rreq~0                                                                                                                   ; 12      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|valid_rreq~0                                                                                                                ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector90~0                                                                                                                                                                                                                                                                             ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector79~0                                                                                                                                                                                                                                                                             ; 12      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[0].a|mux_sel~0                                                                                                                                                                                                                                                                                                                                                                          ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent|m0_write~0                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                            ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|LessThan0~0                                                                                                                                                                                                                                                                                   ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                              ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                                                                                   ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent|m0_write~0                                                                                                                                                                                                                                                                         ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[6]                                                                                                                                                                                                                                            ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|write~1                                                                                                                                                                                                                                                                       ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~21                                                                                                                                                                                                                                                                       ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                            ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_d~12                                                                                                                                                                                                                                                                          ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~3                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[31]                                                                                                                                                                                                                                                                                                                 ; 12      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[19]                                                                                                                                                                                                                                                                                                                 ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[4]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[5]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[5]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[4]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[3]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[2]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[1]                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0|combout                                                                                                                                                                                                          ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                                                                                                                                                             ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                                                                                                          ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[7]                                                                                                                                                                                                                                                                         ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                                                                                                                                                                                                                                        ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[3]                                                                                                                                                                                                                                                                                                                                                        ; 12      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                        ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|manual_dprio_changed~DUPLICATE                                                                                                                                                                                                                                                           ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                                                                                                                ; 11      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[8]~3                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[32]~2                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data~1                                                                                                                                                                                           ; 11      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data~1                                                                                                                                                                                        ; 11      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|issue~0                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_writedata~54                                                                                                                                                                                                                                                                  ; 11      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~2                                                                                                                                                                                                                                                                                                                                   ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                                                                                                            ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always8~1                                                                                                                                                                                                                                                                                ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|save_dest_id~0                                                                                                                                                                                                                                                                      ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                                                                                               ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                                                                              ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_write_done~3                                                                                                                                                                                                                                                                       ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|break_loop~3                                                                                                                                                                                                                                                                             ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[61]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[58]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[56]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[55]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[53]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[45]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[42]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[41]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[39]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[37]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[34]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[33]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[27]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[25]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[22]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[21]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[17]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[15]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[13]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[10]                                                                                                                                                                                                                                                                                                                 ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[8]                                                                                                                                                                                                                                                                                                                  ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[7]                                                                                                                                                                                                                                                                                                                  ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[5]                                                                                                                                                                                                                                                                                                                  ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                            ; 11      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[2]                                                                                                                                                                                                                                                                                                                  ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                            ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                           ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                            ; 11      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                            ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                           ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4|combout                                                                                                                                                                                                          ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                                                                                                                                                            ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                                                                                                                             ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                                                                                                                                                                                                                                       ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                                                                                                                                                                                                                                         ; 11      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[0]                                                                                                                                                                                                                                                                                                                                                        ; 11      ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|empty~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                  ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[28]~DUPLICATE                                                                                                                                                                                                                                                                                                       ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[24]~DUPLICATE                                                                                                                                                                                                                                                                                                       ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]~DUPLICATE                                                                                                                                                                                                                                                                ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1|~QUARTUS_CREATED_VCC~I                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|pulse_ram_output~1                                                                                                                                                  ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|pulse_ram_output~0                                                                                                                                                  ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1__22_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][21]                                                                                                                                                                                                                           ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|Add11~1                                                                                                                                                                                                                                                                                                    ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|pulse_ram_output~1                                                                                                                                              ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|pulse_ram_output~0                                                                                                                                              ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~1                                                                                                                                       ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~0                                                                                                                                       ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~1                                                                                                                                       ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|pulse_ram_output~0                                                                                                                                       ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|pulse_ram_output~1                                                                                                                                              ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|pulse_ram_output~0                                                                                                                                              ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|pulse_ram_output~1                                                                                                                                      ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|pulse_ram_output~0                                                                                                                                      ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][24]~13                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6                                                                                                                                                      ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data~0                                                                                                                                                                                           ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|R_rd_data~0                                                                                                                                                                                        ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                  ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|always1~0                                                                                                                                                                                                                                        ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|always1~0                                                                                                                                                                                                                                     ; 10      ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[7]~1                                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|valid_wreq~0                                                              ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[5]~1                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_arb2:a[1].a|stall~0                                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|write_accepted~0                                                                                                                                                                             ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                           ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                                                                                                   ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~1                                                                                                                                                                                                                                                  ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[5]~0                                                                                                                                                                                                                                                  ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|src_data[78]                                                                                                                                                                                                                                                                                                                             ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                                                                                                                                                                      ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                                                                                                                               ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|src_data[78]                                                                                                                                                                                                                                                                                                                             ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~2                                                                                                                                                                                                                                                                                   ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0                                                                                                                                                                                                                       ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                                                                      ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                                                                                                 ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~0                                                                                                                                                                                                                                           ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                                                                                                                                                                    ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[60]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[59]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[52]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[51]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[50]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[49]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[48]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[47]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[46]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[38]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[26]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[16]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[12]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[11]                                                                                                                                                                                                                                                                                                                 ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[4]                                                                                                                                                                                                                                                                                                                  ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[2]                                                                                ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[3]                                                                                ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[6]                                                                             ; 10      ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[3]                                                                                                                                                                                                                                                                                                                  ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                            ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                            ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                            ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3|combout                                                                                                                                                                                                          ; 10      ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[3]                                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|acl_data_fifo:rnode_1to6_input_acl_hw_wg_id_0_reg_6_fifo|acl_staging_reg:staging_reg|r_valid~DUPLICATE                                                                                                                                                                                                     ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]~DUPLICATE                                                                                                                                                                                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[40]~DUPLICATE                                                                                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[20]~DUPLICATE                                                                                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[6]~DUPLICATE                                                                                                                                                                                                                                                               ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct                                                                                                    ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_166to167_bb1_or581_i_0_reg_167_fifo|r_data_NO_SHIFT_REG[0][0]                                                                                                                                                                                                                          ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_171to172_bb1__and_i_i_0_reg_172_fifo|r_data_NO_SHIFT_REG[0][2]                                                                                                                                                                                                                         ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_bb1_reduction_0_i25[0]                                                                                                                                                                                                                                                                               ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|_~6                                                                                                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_input_acl_hw_wg_id_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|_~6                                                                                                                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[56]~8                                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[56]~9                                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[24]~7                                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[16]~6                                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[40]~4                                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[32]~3                                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][0]~3                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[2]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|_~0                                                                                                           ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[4]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[29]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[14]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[13]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[24]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[10]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[28]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[27]                                                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[7]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[6]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[5]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_byteena[1]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[8]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|clear_nop_cnt                                                                                                                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to2_input_global_id_1_0_reg_2_fifo|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]                                                                                                                                                                                                   ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|input_accepted~1                                                                                                                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|acl_stall_free_coalescer:coalescer|always0~0                                                                                                                                                                                                  ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|_~5                                                                                                                            ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|ram_read_address[4]~4                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|ram_read_address[3]~3                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|ram_read_address[2]~2                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|ram_read_address[1]~1                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|ram_read_address[0]~0                                                     ; 9       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|next_read_item                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                                   ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                                   ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                   ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                                   ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~101                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst|dprio_writedata[14]~100                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|pending_read_count[4]~0                                                                                                                                                                                                                                                                                                                                                               ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|mem_rd_ptr[0]~0                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]                                                                                                                                                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|internal_out_ready~1                                                                                                                                                                                                                                                                                                                                   ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                     ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]                                                                                                                                                                                                                                    ; 9       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_byteena[0]                                                                                                                                                                                                                                                                                                                                                                                                                            ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2                                                                                                                                                                                                                                    ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router|Equal1~0                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                                                                                                     ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|has_pending_responses                                                                                                                                                                                                                                                               ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_done                                                                                                                                                                                                                                            ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0                                                                                                                                                                                                                                                ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_done_q                                                                                                                                                                                                                                                                        ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|Selector21~0                                                                                                                                                                                                                                                                             ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|always5~19                                                                                                                                                                                                                                                                               ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|avmm_dprio_address~8                                                                                                                                                                                                                                                                     ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|cp_ready~0                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[44]                                                                                                                                                                                                                                                                                                                 ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[4]                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[5]                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[6]                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[7]                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[8]                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[9]                                                                                ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[2]                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[3]                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[4]                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[5]                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[7]                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[8]                                                                             ; 9       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|q_b[9]                                                                             ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|Add1~25                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|Add1~21                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|Add1~17                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|Add1~13                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|Add1~9                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|Add1~5                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[0]                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                           ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][71]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[4]                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[6]                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[3]                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                                                                                                                                                                                                                               ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[5]                                                                                                                                                                                                                                                                          ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[5]                                                                                                                                                                                                                                                                         ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWLEN[0]                                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_ARLEN[1]                                                                                                                                                                                                                                                                                                                                                        ; 9       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|mem[0][70]~DUPLICATE                                                                                                                                                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|avm_read~DUPLICATE                                                                                                                                                                                 ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_data_fifo:fifo_outer|acl_data_fifo:fifo|acl_ll_fifo:fifo|wptr_copy[0]~DUPLICATE                                                                                  ; 8       ;
; system:the_system|cra_ring_node:avs_matmul_cra_cra_ring|avm_writedata[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                                                ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[30]~DUPLICATE                                                                                                                                                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[29]~DUPLICATE                                                                                                                                                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[9]~DUPLICATE                                                                                                                                                                                                                                                                                                        ; 8       ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|wptr[6]~DUPLICATE                                                                                                                                                                                                                                                                                                        ; 8       ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|in_wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_2:mm_interconnect_2|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem[0][69]~DUPLICATE                                                                                                                                                                                                                                ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg4FITTER_CREATED_FF ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg3FITTER_CREATED_FF ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg2FITTER_CREATED_FF ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg1FITTER_CREATED_FF ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ram_block1a24~portb_address_reg0FITTER_CREATED_FF ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|q_b[24]~FITTER_CREATED_COMB_LOGIC                 ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                                                                                     ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                                                                                     ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                                                                                     ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|lfifo_rden                                                                                                     ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[3]                                                                                                                                                                                                                                   ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[2]                                                                                                                                                                                                                                   ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[1]                                                                                                                                                                                                                                   ; 8       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|phy_ddio_dqslogic_fiforeset[0]                                                                                                                                                                                                                                   ; 8       ;
; system:the_system|matMul_system:matmul_system|acl_profiler_external_memory:mem_profiler__bank0_port0_kernel0|write_count_enable_out~0                                                                                                                                                                                                                                                                                                                                                             ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[7]                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[6]                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[5]                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[4]                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[3]                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[2]                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[7]~7                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[6]~6                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[5]~5                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[4]~4                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[3]~3                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[2]~2                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[1]~1                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[0]~0                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[7]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[6]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[5]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[4]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[3]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[2]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[1]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0]                                                                                               ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[7]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[6]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[5]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[3]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[2]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[1]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|ENABLE_CACHE.R_cache_addr[0]                                                                                                                                                                       ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[7]~7                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[6]~6                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[5]~5                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[4]~4                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[3]~3                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[2]~2                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[1]~1                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|ram_read_address[0]~0                                                                                                         ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[7]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[6]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[5]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[4]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[3]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[2]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[1]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0]                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|Add0~0                                                                                                                                                                                                                                                                    ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][3]                                                                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_169to170_bb1_and93_i_0_reg_170_fifo|r_data_NO_SHIFT_REG[0][2]                                                                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|pulse_ram_output~0                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|_~6                                                                                                                                                             ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|_~6                                                                                                                                                                 ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][16]~12                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[1][8]~11                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][16]~9                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[0][8]~8                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][24]~7                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][16]~6                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|local_size_NO_SHIFT_REG[2][8]~5                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][24]~13                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][8]~12                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[2][16]~11                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][24]~10                                                                                                                                                                                                                                                                                                                                                          ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][8]~9                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[1][16]~8                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][24]~7                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][8]~6                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|num_groups_NO_SHIFT_REG[0][16]~5                                                                                                                                                                                                                                                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|_~4                                                                                                                              ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|_~4                                                                                                                           ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|_~6                                                                                                                                                      ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|_~6                                                                                                                                                     ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[24]~7                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[24]~8                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[48]~6                                                                                                                                                                                                                                                                                                                                                     ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_ctrl_NO_SHIFT_REG[16]~6                                                                                                                                                                                                                                                                                                                                                            ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_stop_cycle_NO_SHIFT_REG[48]~7                                                                                                                                                                                                                                                                                                                                                      ; 8       ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|profile_start_cycle_NO_SHIFT_REG[16]~5                                                                                                                                                                                                                                                                                                                                                     ; 8       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                 ; Location                                                                                                                               ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|acl_id_iterator:id_iter_inst0|acl_fifo:group_id_fifo|scfifo:scfifo_component|scfifo_25d1:auto_generated|a_dpfifo_s7a1:dpfifo|altsyncram_75k1:FIFOram|ALTSYNCRAM                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 192          ; 4            ; 192          ; yes                    ; no                      ; yes                    ; yes                     ; 768   ; 4                           ; 64                          ; 4                           ; 64                          ; 256                 ; 2           ; 0          ; None                ; M10K_X5_Y36_N0, M10K_X5_Y37_N0                                                                                                         ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_164to167_bb1_c0_ene3_0_reg_167_fifo|altshift_taps:r_data_rtl_0|shift_taps_ruu:auto_generated|altsyncram_fr91:altsyncram4|ALTSYNCRAM                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 3            ; 32           ; 3            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 96    ; 3                           ; 32                          ; 3                           ; 32                          ; 96                  ; 1           ; 0          ; None                ; M10K_X38_Y43_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ALTSYNCRAM                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                ; M10K_X26_Y43_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to177_indvars_iv_0_reg_177_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_17d1:auto_generated|a_dpfifo_r9a1:dpfifo|altsyncram_19k1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 64           ; 256          ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                ; M10K_X14_Y45_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to178_bb1_mul_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_t6d1:auto_generated|a_dpfifo_n9a1:dpfifo|altsyncram_n8k1:FIFOram|ALTSYNCRAM                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 28                          ; 256                         ; 28                          ; 7168                ; 1           ; 0          ; None                ; M10K_X5_Y46_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_bb1_or_cond_NEG_RM_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_85d1:auto_generated|a_dpfifo_28a1:dpfifo|altsyncram_f5k1:FIFOram|ALTSYNCRAM                                                                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                ; M10K_X5_Y53_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_0_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_n8k1:FIFOram|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                ; M10K_X14_Y43_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_2to178_input_global_id_1_0_reg_178_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_s6d1:auto_generated|a_dpfifo_m9a1:dpfifo|altsyncram_n8k1:FIFOram|ALTSYNCRAM                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 8192  ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 1           ; 0          ; None                ; M10K_X5_Y40_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_b5k1:FIFOram|ALTSYNCRAM                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 64           ; 32           ; 64           ; yes                    ; no                      ; yes                    ; yes                     ; 2048  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                ; M10K_X26_Y42_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0|altsyncram_h3m1:auto_generated|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                ; M10K_X5_Y49_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0|altsyncram_ekn1:auto_generated|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 256          ; 256          ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 256                         ; 256                         ; 256                         ; 256                         ; 65536               ; 7           ; 0          ; None                ; M10K_X26_Y47_N0, M10K_X38_Y47_N0, M10K_X38_Y48_N0, M10K_X26_Y46_N0, M10K_X38_Y46_N0, M10K_X38_Y45_N0, M10K_X26_Y45_N0                  ; Don't care           ; New data        ; New data        ; No - Clock Enable Usage on Port B                   ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 13           ; 256          ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 3328  ; 256                         ; 13                          ; 256                         ; 13                          ; 3328                ; 1           ; 0          ; None                ; M10K_X5_Y48_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ALTSYNCRAM                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 256          ; 256          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 256                         ; 256                         ; 256                         ; 256                         ; 65536               ; 7           ; 0          ; None                ; M10K_X26_Y49_N0, M10K_X38_Y49_N0, M10K_X38_Y51_N0, M10K_X26_Y50_N0, M10K_X38_Y50_N0, M10K_X41_Y49_N0, M10K_X26_Y48_N0                  ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|altsyncram_j8k1:FIFOram|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 30           ; 256          ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 7680  ; 256                         ; 30                          ; 256                         ; 30                          ; 7680                ; 1           ; 0          ; None                ; M10K_X14_Y57_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|altsyncram:cache_rtl_0|altsyncram_h3m1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608  ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                ; M10K_X5_Y45_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|altsyncram:ENABLE_CACHE.GEN_ALIGNED.cache_rtl_0|altsyncram_ekn1:auto_generated|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 256          ; 256          ; 256          ; yes                    ; no                      ; yes                    ; no                      ; 65536 ; 256                         ; 256                         ; 256                         ; 256                         ; 65536               ; 7           ; 0          ; None                ; M10K_X14_Y53_N0, M10K_X26_Y52_N0, M10K_X14_Y50_N0, M10K_X14_Y49_N0, M10K_X14_Y51_N0, M10K_X14_Y56_N0, M10K_X14_Y54_N0                  ; Don't care           ; New data        ; New data        ; No - Clock Enable Usage on Port B                   ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:GEN_WORD_OFFSET_FIFO.offset_fifo|scfifo_gqc1:auto_generated|a_dpfifo_6ca1:dpfifo|altsyncram_l8k1:FIFOram|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 13           ; 256          ; 13           ; yes                    ; no                      ; yes                    ; yes                     ; 3328  ; 256                         ; 13                          ; 256                         ; 13                          ; 3328                ; 1           ; 0          ; None                ; M10K_X5_Y50_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 256          ; 256          ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 65536 ; 256                         ; 256                         ; 256                         ; 256                         ; 65536               ; 7           ; 0          ; None                ; M10K_X26_Y53_N0, M10K_X26_Y51_N0, M10K_X26_Y54_N0, M10K_X14_Y48_N0, M10K_X14_Y52_N0, M10K_X26_Y56_N0, M10K_X14_Y47_N0                  ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_request_fifo|scfifo_t3g1:auto_generated|a_dpfifo_5ca1:dpfifo|altsyncram_j8k1:FIFOram|ALTSYNCRAM                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 30           ; 256          ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 7680  ; 256                         ; 30                          ; 256                         ; 30                          ; 7680                ; 1           ; 0          ; None                ; M10K_X5_Y51_N0                                                                                                                         ; Don't care           ; New data        ; New data        ; No - Unsupported Depth                              ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo2|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_t4d1:auto_generated|a_dpfifo_n7a1:dpfifo|altsyncram_t4k1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; yes                     ; 960   ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 1           ; 0          ; None                ; M10K_X14_Y55_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_2:matMul_basic_block_2|lsu_top:lsu_local_bb2_st_c0_exe1|lsu_bursting_write:bursting_write|lsu_bursting_write_internal:bursting_write|acl_data_fifo:req_fifo|acl_fifo:fifo_inner|scfifo:scfifo_component|scfifo_u6d1:auto_generated|a_dpfifo_o9a1:dpfifo|altsyncram_r8k1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 297          ; 32           ; 297          ; yes                    ; no                      ; yes                    ; yes                     ; 9504  ; 32                          ; 288                         ; 32                          ; 288                         ; 9216                ; 7           ; 8          ; None                ; M10K_X41_Y46_N0, M10K_X41_Y47_N0, M10K_X41_Y48_N0, M10K_X49_Y46_N0, M10K_X49_Y48_N0, M10K_X49_Y47_N0, M10K_X41_Y45_N0, LAB_X47_Y48_N0  ; Don't care           ; New data        ; New data        ; Yes                                                 ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_g9j1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 320          ; 64           ; 320          ; yes                    ; no                      ; yes                    ; yes                     ; 20480 ; 64                          ; 320                         ; 64                          ; 320                         ; 20480               ; 8           ; 0          ; None                ; M10K_X41_Y55_N0, M10K_X49_Y64_N0, M10K_X41_Y63_N0, M10K_X41_Y64_N0, M10K_X49_Y53_N0, M10K_X49_Y52_N0, M10K_X49_Y51_N0, M10K_X41_Y62_N0 ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B           ;
; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 256          ; 64           ; 256          ; yes                    ; no                      ; yes                    ; yes                     ; 16384 ; 64                          ; 256                         ; 64                          ; 256                         ; 16384               ; 7           ; 0          ; None                ; M10K_X38_Y53_N0, M10K_X41_Y53_N0, M10K_X38_Y55_N0, M10K_X38_Y54_N0, M10K_X41_Y56_N0, M10K_X38_Y56_N0, M10K_X41_Y54_N0                  ; Don't care           ; New data        ; New data        ; No - Read Address Using Clock 1 on Port B           ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Dual Clocks  ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; pll_rom.hex         ; M10K_X41_Y31_N0                                                                                                                        ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Clock 1 ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                   ; AUTO ; Single Port      ; Dual Clocks  ; 512          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 32768 ; 512                         ; 64                          ; --                          ; --                          ; 32768               ; 4           ; 0          ; sys_description.hex ; M10K_X38_Y35_N0, M10K_X41_Y37_N0, M10K_X38_Y36_N0, M10K_X38_Y37_N0                                                                     ; Don't care           ; New data        ; New data        ; No - Address Too Wide                               ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                ; M10K_X41_Y33_N0                                                                                                                        ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------+
; Fitter DSP Block Usage Summary                ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 27x27               ; 1           ;
; Total number of DSP blocks      ; 1           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 1           ;
+---------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Mode              ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_int_mult:int_module_local_bb1_mul_i_i|sv_mult27:the_multiplier|sv_mult27_mult_add_cfq3:sv_mult27_mult_add_cfq3_component|altera_mult_add:altera_mult_add1|altera_mult_add_vl9g:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block|data_out_wire[0] ; Independent 27x27 ; DSP_X32_Y45_N0 ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------+
; Routing Usage Summary                                                  ;
+---------------------------------------------+--------------------------+
; Routing Resource Type                       ; Usage                    ;
+---------------------------------------------+--------------------------+
; Block interconnects                         ; 25,611 / 289,320 ( 9 % ) ;
; C12 interconnects                           ; 378 / 13,420 ( 3 % )     ;
; C2 interconnects                            ; 8,580 / 119,108 ( 7 % )  ;
; C4 interconnects                            ; 4,692 / 56,300 ( 8 % )   ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )          ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )           ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )          ;
; Direct links                                ; 3,450 / 289,320 ( 1 % )  ;
; Global clocks                               ; 6 / 16 ( 38 % )          ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )            ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )           ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )           ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )           ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )          ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )          ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 332 / 852 ( 39 % )       ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 258 / 408 ( 63 % )       ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )          ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )       ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 1 / 64 ( 2 % )           ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )           ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )          ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )           ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )           ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )          ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )          ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )            ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )           ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )           ;
; Local interconnects                         ; 5,598 / 84,580 ( 7 % )   ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )           ;
; R14 interconnects                           ; 517 / 12,676 ( 4 % )     ;
; R14/C12 interconnect drivers                ; 834 / 20,720 ( 4 % )     ;
; R3 interconnects                            ; 10,641 / 130,992 ( 8 % ) ;
; R6 interconnects                            ; 16,018 / 266,960 ( 6 % ) ;
; Spine clocks                                ; 22 / 360 ( 6 % )         ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )       ;
+---------------------------------------------+--------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 103       ; 103       ; 0            ; 32           ; 103       ; 103       ; 0            ; 0            ; 0            ; 0            ; 2            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 103       ; 103       ; 32           ;
; Total Unchecked     ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 103          ; 0         ; 0         ; 103          ; 71           ; 0         ; 0         ; 103          ; 103          ; 103          ; 103          ; 101          ; 57           ; 32           ; 103          ; 103          ; 103          ; 103          ; 57           ; 78           ; 103          ; 103          ; 103          ; 57           ; 78           ; 0         ; 0         ; 71           ;
; Total Fail          ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; fpga_led_output[0]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[1]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[2]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[3]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_a[0]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[3]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[4]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[5]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[6]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[7]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[8]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[9]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[10]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[11]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[12]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[13]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[14]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ck       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_ck_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_cke      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cs_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ras_n    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cas_n    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_we_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_reset_n  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_odt      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[3]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_mdc            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_ctl         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_clk         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_clk              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_tx             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dq[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[3]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[4]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[5]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[6]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[7]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[8]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[9]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[10]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[11]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[12]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[13]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[14]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[15]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[16]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[17]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[18]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[19]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[20]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[21]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[22]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[23]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[24]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[25]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[26]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[27]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[28]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[29]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[30]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[31]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dqs[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[0] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[1] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[2] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[3] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_mdio           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_cmd              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; led                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_sda             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_scl             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_rxd[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_clk         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_ctl         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_rx             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_oct_rzqin    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_clk_50         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_reset_n        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                           ; Destination Clock(s)                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 1155.8            ;
; fpga_clk_50                                                                                               ; fpga_clk_50                                                                                               ; 174.6             ;
; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk                           ; 131.1             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                  ; Destination Register                                                                                                                                                                                                                                                                                                                                                                                                         ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 1.028             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.996             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.995             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|waitrequest_reset_override                                                                                                                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.994             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 0.993             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[2]                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.980             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.970             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.970             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.941             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 0.923             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.897             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                                                                                   ; 0.887             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[1]                                                                                                                                                                                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[0]                                                                                                                                                                                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                               ; 0.876             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]                                                                                                                                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 0.854             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                                                                                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                                                                                   ; 0.821             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.817             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[2]                                                                                                                                                   ; 0.782             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                             ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wr_reg_waitrequest                                                                                                                                                                                                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; 0.755             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]                                                                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                       ; 0.730             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; 0.716             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                       ; 0.709             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1905                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a179~porta_datain_reg0                                                                                                                                                                                              ; 0.704             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1917                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a167~porta_datain_reg0                                                                                                                                                                                              ; 0.695             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[49][4]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][4]                                                                                                                                                                                                                                         ; 0.680             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1822                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a118~porta_datain_reg0                                                                                                                                                                                              ; 0.668             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[4] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.667             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|rd_ptr_lsb                   ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_stall_free_sink:local_bb1_c0_exit_c0_exi1_instance|acl_fifo:fifo|scfifo:scfifo_component|scfifo_45d1:auto_generated|a_dpfifo_u7a1:dpfifo|altsyncram_b5k1:FIFOram|ram_block1a48~portb_address_reg0                                 ; 0.656             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1902                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a182~porta_datain_reg0                                                                                                                                                                                              ; 0.653             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[6] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.652             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][0]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[47][0]                                                                                                                                                                                                                                         ; 0.649             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                       ; 0.649             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[3] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.645             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][2]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[47][2]                                                                                                                                                                                                                                         ; 0.642             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[49][3]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][3]                                                                                                                                                                                                                                         ; 0.637             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1904                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a180~porta_datain_reg0                                                                                                                                                                                              ; 0.636             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[5] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.634             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[2] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.634             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1908                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a176~porta_datain_reg0                                                                                                                                                                                              ; 0.634             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1937                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a147~porta_datain_reg0                                                                                                                                                                                              ; 0.632             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1941                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a143~porta_datain_reg0                                                                                                                                                                                              ; 0.631             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][6]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[47][6]                                                                                                                                                                                                                                         ; 0.631             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1955                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a129~porta_datain_reg0                                                                                                                                                                                              ; 0.629             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][5]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[47][5]                                                                                                                                                                                                                                         ; 0.628             ;
; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[49][1]                                                                                                                                                                             ; system:the_system|matMul_system:matmul_system|interconnect_2:gmem0_.global_icgmem0_port_0_0_rw|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|acl_ll_fifo:read_fifo|data[48][1]                                                                                                                                                                                                                                         ; 0.628             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1749                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a47~porta_datain_reg0                                                                                                                                                                                               ; 0.626             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[0] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.623             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1907                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a177~porta_datain_reg0                                                                                                                                                                                              ; 0.623             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[7] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.621             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1818                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a122~porta_datain_reg0                                                                                                                                                                                              ; 0.620             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|cntr_lgb:wr_ptr|counter_reg_bit[1] ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a27~porta_address_reg0                                       ; 0.617             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1949                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a135~porta_datain_reg0                                                                                                                                                                                              ; 0.614             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1821                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a119~porta_datain_reg0                                                                                                                                                                                              ; 0.611             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[142]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a142~porta_datain_reg0 ; 0.606             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[206]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a206~porta_datain_reg0 ; 0.606             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[13]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a13~porta_datain_reg0                                        ; 0.601             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[30]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a30~porta_datain_reg0                                        ; 0.601             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[14]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a14~porta_datain_reg0                                        ; 0.601             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[15]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a15~porta_datain_reg0                                        ; 0.601             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[23]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a23~porta_datain_reg0                                        ; 0.601             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[13]                                                                                                                                                                                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a13~porta_datain_reg0  ; 0.601             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem[0][114]                                                                                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                                       ; 0.600             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                                       ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1773                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a23~porta_datain_reg0                                                                                                                                                                                               ; 0.591             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1909                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a175~porta_datain_reg0                                                                                                                                                                                              ; 0.591             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_1|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[183]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld_|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a183~porta_datain_reg0    ; 0.590             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[14]                                                                                                                                                                                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a14~porta_datain_reg0  ; 0.590             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[46]                                                                                                                                                                                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a46~porta_datain_reg0  ; 0.590             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[78]                                                                                                                                                                                ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a78~porta_datain_reg0  ; 0.590             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[29]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a29~porta_datain_reg0                                        ; 0.581             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[12]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a12~porta_datain_reg0                                        ; 0.581             ;
; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|local_lvm_sum_03_NO_SHIFT_REG[18]                                                                                                                                         ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|acl_data_fifo:rnode_1to161_sum_03_0_reg_161_fifo|acl_fifo:fifo|scfifo:scfifo_component|scfifo_l6d1:auto_generated|a_dpfifo_f9a1:dpfifo|altsyncram_n8k1:FIFOram|ram_block1a18~porta_datain_reg0                                        ; 0.581             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[230]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a230~porta_datain_reg0 ; 0.581             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[239]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a239~porta_datain_reg0 ; 0.581             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[109]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a109~porta_datain_reg0 ; 0.581             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[173]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a173~porta_datain_reg0 ; 0.581             ;
; system:the_system|matMul_system:matmul_system|interconnect_0:gmem0_.global_ic_preroutegmem0_router_0|acl_ic_slave_endpoint:s.s_endp|acl_ic_slave_rrp:rrp|slave_read_pipe.data[205]                                                                                                                                                                               ; system:the_system|matMul_system:matmul_system|matMul_top_wrapper:matMul|matMul_function_wrapper:kernel|matMul_function:matMul_function_inst0|matMul_basic_block_1:matMul_basic_block_1|lsu_top:lsu_local_bb1_ld__u4|lsu_bursting_read:bursting_read|lsu_bursting_pipelined_read:pipelined_read|scfifo:rd_back_wfifo|scfifo_96b1:auto_generated|a_dpfifo_4d91:dpfifo|altsyncram_7ck1:FIFOram|ram_block1a205~porta_datain_reg0 ; 0.581             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1936                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a148~porta_datain_reg0                                                                                                                                                                                              ; 0.580             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1934                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a150~porta_datain_reg0                                                                                                                                                                                              ; 0.574             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1935                                                                                                                                                                                                                       ; system:the_system|system_acl_iface:acl_iface|altera_avalon_mm_clock_crossing_bridge:clock_cross_kernel_mem1|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_0aj1:auto_generated|ram_block1a149~porta_datain_reg0                                                                                                                                                                                              ; 0.570             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                        ;
+------------------------------------------------+------------------------------------------------------------------------+
; Option                                         ; Usage                                                                  ;
+------------------------------------------------+------------------------------------------------------------------------+
; Initialization file:                           ; /home/uc2019231352@student.uc.pt/CHAD/Lab_7/ex2/bin_matMul/quartus.ini ;
; enable_sin_legality_checker                    ; off                                                                    ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                    ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                    ;
; fsv_skip_power_down                            ; on                                                                     ;
+------------------------------------------------+------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 4 clocks (4 global)
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G4
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 14768 fanout uses global clock CLKCTRL_G5
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G8
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1153 fanout uses global clock CLKCTRL_G11
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): fpga_clk_50~inputCLKENA0 with 2117 fanout uses global clock CLKCTRL_G6
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 3243 fanout uses global clock CLKCTRL_G3
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net
Warning (332049): Ignored create_clock at top.sdc(5): Argument <targets> is not an object ID
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck}
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tdi could not be matched with a port
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tck could not be matched with a clock
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument <targets> is an empty collection
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi]
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument -clock is not an object ID
Warning (332174): Ignored filter at top.sdc(7): altera_reserved_tms could not be matched with a port
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument <targets> is an empty collection
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms]
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument -clock is not an object ID
Warning (332174): Ignored filter at top.sdc(8): altera_reserved_tdo could not be matched with a port
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument <targets> is an empty collection
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo]
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument -clock is not an object ID
Warning (332174): Ignored filter at top.sdc(14): fpga_button_pio[0] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to *
Warning (332174): Ignored filter at top.sdc(15): fpga_button_pio[1] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to *
Warning (332174): Ignored filter at top.sdc(16): fpga_dipsw_pio[0] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to *
Warning (332174): Ignored filter at top.sdc(17): fpga_dipsw_pio[1] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(17): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to *
Warning (332174): Ignored filter at top.sdc(18): fpga_dipsw_pio[2] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to *
Warning (332174): Ignored filter at top.sdc(19): fpga_dipsw_pio[3] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(19): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to *
Warning (332174): Ignored filter at top.sdc(20): fpga_led_pio[0] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(20): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}]
Warning (332174): Ignored filter at top.sdc(21): fpga_led_pio[1] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}]
Warning (332174): Ignored filter at top.sdc(22): fpga_led_pio[2] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(22): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}]
Warning (332174): Ignored filter at top.sdc(23): fpga_led_pio[3] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(23): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}]
Warning (332174): Ignored filter at top.sdc(26): hps_emac1_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(26): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}] 
Warning (332174): Ignored filter at top.sdc(27): hps_emac1_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}] 
Warning (332174): Ignored filter at top.sdc(28): hps_emac1_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(28): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}] 
Warning (332174): Ignored filter at top.sdc(29): hps_emac1_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(29): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}] 
Warning (332174): Ignored filter at top.sdc(30): hps_emac1_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}] 
Warning (332174): Ignored filter at top.sdc(31): hps_emac1_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}] 
Warning (332174): Ignored filter at top.sdc(32): hps_emac1_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}] 
Warning (332174): Ignored filter at top.sdc(33): hps_qspi_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}] 
Warning (332174): Ignored filter at top.sdc(34): hps_qspi_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}] 
Warning (332174): Ignored filter at top.sdc(35): hps_sdio_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}] 
Warning (332174): Ignored filter at top.sdc(36): hps_usb1_STP could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}] 
Warning (332174): Ignored filter at top.sdc(37): hps_spim0_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}] 
Warning (332174): Ignored filter at top.sdc(38): hps_spim0_MOSI could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}] 
Warning (332174): Ignored filter at top.sdc(39): hps_spim0_SS0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}] 
Warning (332174): Ignored filter at top.sdc(40): hps_uart0_TX could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}] 
Warning (332174): Ignored filter at top.sdc(41): hps_can0_TX could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(41): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}] 
Warning (332174): Ignored filter at top.sdc(42): hps_trace_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(42): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}] 
Warning (332174): Ignored filter at top.sdc(43): hps_trace_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}] 
Warning (332174): Ignored filter at top.sdc(44): hps_trace_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}] 
Warning (332174): Ignored filter at top.sdc(45): hps_trace_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}] 
Warning (332174): Ignored filter at top.sdc(46): hps_trace_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}] 
Warning (332174): Ignored filter at top.sdc(47): hps_trace_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}] 
Warning (332174): Ignored filter at top.sdc(48): hps_trace_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}] 
Warning (332174): Ignored filter at top.sdc(49): hps_trace_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}] 
Warning (332174): Ignored filter at top.sdc(50): hps_trace_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}] 
Warning (332174): Ignored filter at top.sdc(52): hps_emac1_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}] 
Warning (332174): Ignored filter at top.sdc(53): hps_qspi_IO0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}] 
Warning (332174): Ignored filter at top.sdc(54): hps_qspi_IO1 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}] 
Warning (332174): Ignored filter at top.sdc(55): hps_qspi_IO2 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}] 
Warning (332174): Ignored filter at top.sdc(56): hps_qspi_IO3 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}] 
Warning (332174): Ignored filter at top.sdc(57): hps_sdio_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}] 
Warning (332174): Ignored filter at top.sdc(58): hps_sdio_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}] 
Warning (332174): Ignored filter at top.sdc(59): hps_sdio_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}] 
Warning (332174): Ignored filter at top.sdc(60): hps_sdio_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}] 
Warning (332174): Ignored filter at top.sdc(61): hps_sdio_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}] 
Warning (332174): Ignored filter at top.sdc(62): hps_usb1_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}] 
Warning (332174): Ignored filter at top.sdc(63): hps_usb1_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}] 
Warning (332174): Ignored filter at top.sdc(64): hps_usb1_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}] 
Warning (332174): Ignored filter at top.sdc(65): hps_usb1_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}] 
Warning (332174): Ignored filter at top.sdc(66): hps_usb1_D4 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}] 
Warning (332174): Ignored filter at top.sdc(67): hps_usb1_D5 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}] 
Warning (332174): Ignored filter at top.sdc(68): hps_usb1_D6 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(68): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}] 
Warning (332174): Ignored filter at top.sdc(69): hps_usb1_D7 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}] 
Warning (332174): Ignored filter at top.sdc(70): hps_i2c0_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}] 
Warning (332174): Ignored filter at top.sdc(71): hps_i2c0_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}] 
Warning (332174): Ignored filter at top.sdc(72): hps_gpio_GPIO09 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}] 
Warning (332174): Ignored filter at top.sdc(73): hps_gpio_GPIO35 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}] 
Warning (332174): Ignored filter at top.sdc(74): hps_gpio_GPIO41 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}] 
Warning (332174): Ignored filter at top.sdc(75): hps_gpio_GPIO42 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}] 
Warning (332174): Ignored filter at top.sdc(76): hps_gpio_GPIO43 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}] 
Warning (332174): Ignored filter at top.sdc(77): hps_gpio_GPIO44 could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}] 
Warning (332049): Ignored set_false_path at top.sdc(79): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to *
Warning (332049): Ignored set_false_path at top.sdc(80): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to *
Warning (332049): Ignored set_false_path at top.sdc(81): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to *
Warning (332049): Ignored set_false_path at top.sdc(82): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to *
Warning (332049): Ignored set_false_path at top.sdc(83): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to *
Warning (332049): Ignored set_false_path at top.sdc(84): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to *
Warning (332049): Ignored set_false_path at top.sdc(85): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to *
Warning (332049): Ignored set_false_path at top.sdc(86): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to *
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to *
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to *
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to *
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to *
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to *
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to *
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to *
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to *
Warning (332049): Ignored set_false_path at top.sdc(95): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to *
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to *
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to *
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to *
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to *
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to *
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to *
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to *
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to *
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to *
Warning (332174): Ignored filter at top.sdc(106): hps_usb1_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to *
Warning (332174): Ignored filter at top.sdc(107): hps_usb1_DIR could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to *
Warning (332174): Ignored filter at top.sdc(108): hps_usb1_NXT could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to *
Warning (332174): Ignored filter at top.sdc(109): hps_spim0_MISO could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to *
Warning (332174): Ignored filter at top.sdc(110): hps_uart0_RX could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to *
Warning (332174): Ignored filter at top.sdc(111): hps_can0_RX could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to *
Warning (332174): Ignored filter at top.sdc(121): led[0] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {led[0]}] -to *
Warning (332174): Ignored filter at top.sdc(122): led[1] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(122): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {led[1]}] -to *
Warning (332174): Ignored filter at top.sdc(123): led[2] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {led[2]}] -to *
Warning (332174): Ignored filter at top.sdc(124): led[3] could not be matched with a port
Warning (332049): Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports {led[3]}] -to *
Warning (332049): Ignored set_false_path at top.sdc(140): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {led[0]}]
Warning (332049): Ignored set_false_path at top.sdc(141): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {led[1]}]
Warning (332049): Ignored set_false_path at top.sdc(142): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {led[2]}]
Warning (332049): Ignored set_false_path at top.sdc(143): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports {led[3]}]
Warning (332174): Ignored filter at top.sdc(158): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at top.sdc(158): Argument <from> is not an object ID
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to *
Warning (332174): Ignored filter at top.sdc(159): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at top.sdc(159): Argument <from> is not an object ID
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to *
Warning (332174): Ignored filter at top.sdc(163): system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_min_delay at top.sdc(163): Argument <from> is not an object ID
    Info (332050): set_min_delay -from system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 0.5
Warning (332049): Ignored set_min_delay at top.sdc(164): Argument <to> is not an object ID
    Info (332050): set_min_delay -to system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 1.0
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|vco0ph[0]} -divide_by 2 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'top_clean.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(550): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(550): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to *
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL]
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to *
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53]
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[0] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|cmd_port_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_739
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_7
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_6
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_5
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|rd_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_4
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_0  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_3
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_1  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_2
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_2  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_1
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|f2sdram|wr_clk_3  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|f2sdram~FF_0
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 24 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  fpga_clk_50
    Info (332111):  300.000      i2c_scl
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    7.140 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    3.570 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[1].output_counter|divclk
    Info (332111):    1.785 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.500 the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 704 registers into blocks of type EC
    Extra Info (176218): Packed 96 registers into blocks of type DSP block
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "memory_mem_dm[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs_n[4]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:38
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 8 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 8 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:37
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:45
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 6% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X33_Y46 to location X44_Y57
Info (170194): Fitter routing operations ending: elapsed time is 00:01:27
Info (11888): Total time spent on timing analysis during the Fitter is 57.66 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:49
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file /home/uc2019231352@student.uc.pt/CHAD/Lab_7/ex2/bin_matMul/top.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 272 warnings
    Info: Peak virtual memory: 3559 megabytes
    Info: Processing ended: Mon Dec 11 23:36:29 2023
    Info: Elapsed time: 00:05:11
    Info: Total CPU time (on all processors): 00:09:45


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/uc2019231352@student.uc.pt/CHAD/Lab_7/ex2/bin_matMul/top.fit.smsg.


