{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654771302519 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654771302520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 09 07:41:42 2022 " "Processing started: Thu Jun 09 07:41:42 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654771302520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654771302520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654771302520 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654771302620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654771302850 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654771302850 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771302894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771302894 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "522 " "The Timing Analyzer is analyzing 522 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654771303073 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654771303100 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303101 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_pc clk_pc " "create_clock -period 1.000 -name clk_pc clk_pc" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_mem clk_mem " "create_clock -period 1.000 -name clk_mem clk_mem" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " "create_clock -period 1.000 -name super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_k clk_k " "create_clock -period 1.000 -name clk_k clk_k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_reg clk_reg " "create_clock -period 1.000 -name clk_reg clk_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\] " "create_clock -period 1.000 -name decoder:inst1\|ALUC\[0\] decoder:inst1\|ALUC\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654771303103 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654771303103 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datac  to: combout " "Cell: inst5\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654771303107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[6\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654771303107 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654771303107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654771303109 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654771303111 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654771303112 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654771303120 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654771303173 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654771303173 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.528 " "Worst-case setup slack is -11.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.528            -164.558 decoder:inst1\|ALUC\[0\]  " "  -11.528            -164.558 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.118            -147.345 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -6.118            -147.345 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.336            -108.749 clk_reg  " "   -5.336            -108.749 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.645             -55.403 clk_pc  " "   -4.645             -55.403 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.493             -67.510 clk_k  " "   -4.493             -67.510 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543             -23.021 clk_mem  " "   -3.543             -23.021 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.133            -309.305 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "   -2.133            -309.305 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.662 " "Worst-case hold slack is -1.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -16.397 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.662             -16.397 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.358              -2.794 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "   -0.358              -2.794 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 decoder:inst1\|ALUC\[0\]  " "    0.271               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clk_pc  " "    0.358               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 clk_mem  " "    0.475               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 clk_k  " "    0.925               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734               0.000 clk_reg  " "    1.734               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303184 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654771303187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654771303189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.000 clk_reg  " "   -3.000             -25.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.740 clk_mem  " "   -3.000             -24.740 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_k  " "   -3.000             -19.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.000 clk_pc  " "   -3.000             -15.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.293             -16.029 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.293             -16.029 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245               0.000 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "    0.245               0.000 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414               0.000 decoder:inst1\|ALUC\[0\]  " "    0.414               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303191 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654771303364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654771303381 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654771303749 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datac  to: combout " "Cell: inst5\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654771303817 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[6\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654771303817 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654771303817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654771303819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654771303836 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654771303836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.280 " "Worst-case setup slack is -10.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.280            -146.226 decoder:inst1\|ALUC\[0\]  " "  -10.280            -146.226 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.566            -131.038 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -5.566            -131.038 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.752             -96.459 clk_reg  " "   -4.752             -96.459 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.131             -49.253 clk_pc  " "   -4.131             -49.253 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.983             -59.879 clk_k  " "   -3.983             -59.879 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.126             -19.861 clk_mem  " "   -3.126             -19.861 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.847            -259.085 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "   -1.847            -259.085 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.513 " "Worst-case hold slack is -1.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.513             -14.609 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.513             -14.609 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -0.948 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "   -0.183              -0.948 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 decoder:inst1\|ALUC\[0\]  " "    0.259               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_pc  " "    0.312               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk_mem  " "    0.452               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.838               0.000 clk_k  " "    0.838               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.571               0.000 clk_reg  " "    1.571               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654771303859 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654771303863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.000 clk_reg  " "   -3.000             -25.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -24.740 clk_mem  " "   -3.000             -24.740 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clk_k  " "   -3.000             -19.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.000 clk_pc  " "   -3.000             -15.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251             -11.987 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.251             -11.987 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "    0.361               0.000 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 decoder:inst1\|ALUC\[0\]  " "    0.472               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771303869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771303869 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654771304075 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst5\|Mux16~0  from: datac  to: combout " "Cell: inst5\|Mux16~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654771304149 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[6\] " "From: rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  to: inst\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[6\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654771304149 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654771304149 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654771304151 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654771304159 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654771304159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.096 " "Worst-case setup slack is -6.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.096             -83.066 decoder:inst1\|ALUC\[0\]  " "   -6.096             -83.066 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.480             -74.797 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.480             -74.797 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.615             -52.940 clk_reg  " "   -2.615             -52.940 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.189             -32.243 clk_k  " "   -2.189             -32.243 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.066             -24.583 clk_pc  " "   -2.066             -24.583 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.633              -9.244 clk_mem  " "   -1.633              -9.244 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.848             -27.872 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "   -0.848             -27.872 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771304166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.008 " "Worst-case hold slack is -1.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.008             -11.136 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -1.008             -11.136 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.239              -1.298 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "   -0.239              -1.298 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 clk_pc  " "    0.062               0.000 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 decoder:inst1\|ALUC\[0\]  " "    0.115               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 clk_mem  " "    0.211               0.000 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.233               0.000 clk_k  " "    0.233               0.000 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.967               0.000 clk_reg  " "    0.967               0.000 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304181 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771304181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654771304190 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654771304198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -25.980 clk_reg  " "   -3.000             -25.980 clk_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.902 clk_k  " "   -3.000             -19.902 clk_k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -15.660 clk_pc  " "   -3.000             -15.660 clk_pc " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.204 clk_mem  " "   -3.000             -14.204 clk_mem " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.021              -0.031 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0  " "   -0.021              -0.031 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_mr91:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190               0.000 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\]  " "    0.190               0.000 super_register_bank:inst2\|Block2:block2\|SEL_REG\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 decoder:inst1\|ALUC\[0\]  " "    0.309               0.000 decoder:inst1\|ALUC\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654771304205 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654771304205 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654771304786 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654771304787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654771304905 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 09 07:41:44 2022 " "Processing ended: Thu Jun 09 07:41:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654771304905 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654771304905 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654771304905 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654771304905 ""}
