Vivado Simulator v2023.1.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L blk_mem_gen_v8_4_6 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sgp_tb_behav xil_defaultlib.sgp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'secret' [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/steganography_system.v:162]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'i_data' [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/sgp_alu.v:72]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 32 for port 'dout' [D:/CE/DAKTMT/Vivado/DATN/DATN.srcs/sources_1/new/write_sgp.v:116]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.COVER_TEST
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.SECRET_TEST
Compiling module xil_defaultlib.bram_mux
Compiling module xil_defaultlib.steganography_control
Compiling module xil_defaultlib.counter(DATA_W=32)
Compiling module xil_defaultlib.counter(DATA_W=16)
Compiling module xil_defaultlib.read_cover(ADDR_W=32)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=3)
Compiling module xil_defaultlib.read_secret(ADDR_W=32)
Compiling module xil_defaultlib.pipeline(DATA_W=1)
Compiling module xil_defaultlib.pipeline
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=2)
Compiling module xil_defaultlib.pipeline(STAGES=2)
Compiling module xil_defaultlib.pipeline(STAGES=3)
Compiling module xil_defaultlib.split_cover_data_default
Compiling module xil_defaultlib.counter(DATA_W=2)
Compiling module xil_defaultlib.combine_cover
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=3)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=6)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=6)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=9)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=9)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=12)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=12)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=15)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=15)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=18)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=18)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=21)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=21)
Compiling module xil_defaultlib.split_secret_data_default
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18 [\mult_gen_v12_0_18(c_xdevicefami...]
Compiling architecture u_mult_16_arch of entity xil_defaultlib.u_mult_16 [u_mult_16_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(dreg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_6.xbip_dsp48_addsub_v3_0_6_viv [\xbip_dsp48_addsub_v3_0_6_viv(c_...]
Compiling architecture synth of entity xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv [\xbip_addsub_v3_0_6_viv(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_15.c_addsub_v12_0_15 [\c_addsub_v12_0_15(c_xdevicefami...]
Compiling architecture u_add_16_arch of entity xil_defaultlib.u_add_16 [u_add_16_default]
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=4)
Compiling module xil_defaultlib.extraction_function(ADDR_W=16)
Compiling module xil_defaultlib.pipeline(DATA_W=4,STAGES=4)
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_15.c_addsub_v12_0_15 [\c_addsub_v12_0_15(c_xdevicefami...]
Compiling architecture u_sub_16_arch of entity xil_defaultlib.u_sub_16 [u_sub_16_default]
Compiling module xil_defaultlib.decision
Compiling module xil_defaultlib.pipeline(DATA_W=16,STAGES=2)
Compiling module xil_defaultlib.pipeline(DATA_W=24,STAGES=2)
Compiling module xil_defaultlib.pipeline(DATA_W=16,STAGES=3)
Compiling module xil_defaultlib.pipeline(DATA_W=1,STAGES=5)
Compiling module xil_defaultlib.pipeline(STAGES=4)
Compiling module xil_defaultlib.embed_func_default
Compiling module xil_defaultlib.combine_secret
Compiling module xil_defaultlib.sgp_alu
Compiling module xil_defaultlib.pipeline(DATA_W=9)
Compiling module xil_defaultlib.pipeline(DATA_W=9,STAGES=2)
Compiling module xil_defaultlib.split_cover(ADDR_W=16)
Compiling module xil_defaultlib.write_sgp
Compiling module xil_defaultlib.steganography_system
Compiling module xil_defaultlib.testing_sgp
Compiling module xil_defaultlib.sgp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sgp_tb_behav
