// Seed: 3990093730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_4;
  assign id_3 = id_1;
  wor id_5;
  assign id_3 = 1;
  uwire id_6;
  assign id_6 = id_5;
  type_13(
      id_4
  );
  reg id_7, id_8;
  logic id_9;
  assign id_4 = 1;
  always begin
    id_8 <= 1;
    id_6[1 : 1] = id_2;
    id_7 <= id_8;
  end
  assign id_4 = 1;
  logic id_10;
endmodule
