# RISC-V Vector Floating-point Adder for AI

# Verilog Gen Examples
```
make verilog_fadd
```
