#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Nov 15 17:45:40 2020
# Process ID: 26088
# Current directory: /home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.runs/synth_1
# Command line: vivado -log critical_path_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source critical_path_test.tcl
# Log file: /home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.runs/synth_1/critical_path_test.vds
# Journal file: /home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source critical_path_test.tcl -notrace
Command: synth_design -top critical_path_test -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26203 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1857.051 ; gain = 201.719 ; free physical = 220 ; free virtual = 3904
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'critical_path_test' [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/sources_1/new/critical_path_test.vhd:49]
	Parameter width_A bound to: 257 - type: integer 
	Parameter width_B bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CSA_multiplier' [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/sources_1/new/CSA_multiplier.vhd:39]
	Parameter width_A bound to: 257 - type: integer 
	Parameter width_B bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CSA_adder_for_mult' [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/sources_1/new/CSA_adder.vhd:39]
	Parameter width bound to: 272 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CSA_adder_for_mult' (1#1) [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/sources_1/new/CSA_adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'CSA_multiplier' (2#1) [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/sources_1/new/CSA_multiplier.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'critical_path_test' (3#1) [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/sources_1/new/critical_path_test.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1918.801 ; gain = 263.469 ; free physical = 255 ; free virtual = 3928
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1924.738 ; gain = 269.406 ; free physical = 254 ; free virtual = 3927
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1924.738 ; gain = 269.406 ; free physical = 254 ; free virtual = 3927
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.22 . Memory (MB): peak = 1924.738 ; gain = 0.000 ; free physical = 239 ; free virtual = 3912
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/constrs_1/imports/new/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/constrs_1/imports/new/PYNQ-Z1_C.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.srcs/constrs_1/imports/new/PYNQ-Z1_C.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/critical_path_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/critical_path_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.301 ; gain = 0.000 ; free physical = 186 ; free virtual = 3797
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2126.301 ; gain = 0.000 ; free physical = 186 ; free virtual = 3797
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 265 ; free virtual = 4135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 265 ; free virtual = 4135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 265 ; free virtual = 4135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 252 ; free virtual = 4127
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input    273 Bit         XORs := 15    
+---Registers : 
	              273 Bit    Registers := 2     
	              257 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input    271 Bit        Muxes := 1     
	   2 Input    270 Bit        Muxes := 1     
	   2 Input    269 Bit        Muxes := 1     
	   2 Input    268 Bit        Muxes := 1     
	   2 Input    267 Bit        Muxes := 1     
	   2 Input    266 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 1     
	   2 Input    264 Bit        Muxes := 1     
	   2 Input    263 Bit        Muxes := 1     
	   2 Input    262 Bit        Muxes := 1     
	   2 Input    261 Bit        Muxes := 1     
	   2 Input    260 Bit        Muxes := 1     
	   2 Input    259 Bit        Muxes := 1     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module critical_path_test 
Detailed RTL Component Info : 
+---Registers : 
	              273 Bit    Registers := 2     
	              257 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module CSA_adder_for_mult 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input    273 Bit         XORs := 1     
Module CSA_multiplier 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    272 Bit        Muxes := 1     
	   2 Input    271 Bit        Muxes := 1     
	   2 Input    270 Bit        Muxes := 1     
	   2 Input    269 Bit        Muxes := 1     
	   2 Input    268 Bit        Muxes := 1     
	   2 Input    267 Bit        Muxes := 1     
	   2 Input    266 Bit        Muxes := 1     
	   2 Input    265 Bit        Muxes := 1     
	   2 Input    264 Bit        Muxes := 1     
	   2 Input    263 Bit        Muxes := 1     
	   2 Input    262 Bit        Muxes := 1     
	   2 Input    261 Bit        Muxes := 1     
	   2 Input    260 Bit        Muxes := 1     
	   2 Input    259 Bit        Muxes := 1     
	   2 Input    258 Bit        Muxes := 1     
	   2 Input    257 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\carry_out_reg_reg[0] )
INFO: [Synth 8-3886] merging instance 'sum_out_reg_reg[272]' (FDR) to 'carry_out_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[1]' (FDR) to 'carry_out_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[2]' (FDR) to 'carry_out_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[3]' (FDR) to 'carry_out_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[4]' (FDR) to 'carry_out_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[5]' (FDR) to 'carry_out_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[6]' (FDR) to 'carry_out_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[7]' (FDR) to 'carry_out_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[8]' (FDR) to 'carry_out_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[9]' (FDR) to 'carry_out_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[10]' (FDR) to 'carry_out_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[11]' (FDR) to 'carry_out_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[12]' (FDR) to 'carry_out_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[13]' (FDR) to 'carry_out_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[14]' (FDR) to 'carry_out_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'carry_out_reg_reg[15]' (FDR) to 'carry_out_reg_reg[272]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\carry_out_reg_reg[272] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 234 ; free virtual = 3985
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 166 ; free virtual = 4036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:01 ; elapsed = 00:01:08 . Memory (MB): peak = 2126.301 ; gain = 470.969 ; free physical = 167 ; free virtual = 3940
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:12 ; elapsed = 00:01:20 . Memory (MB): peak = 2607.410 ; gain = 952.078 ; free physical = 714 ; free virtual = 3807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 787 ; free virtual = 3725
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 787 ; free virtual = 3725
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 779 ; free virtual = 3720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 779 ; free virtual = 3720
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 823 ; free virtual = 3728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 823 ; free virtual = 3728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |  2282|
|4     |LUT4 |  2549|
|5     |LUT5 |   760|
|6     |LUT6 |  4340|
|7     |FDRE |   881|
|8     |IBUF |   275|
|9     |OBUF |   546|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       | 11635|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2616.316 ; gain = 960.984 ; free physical = 823 ; free virtual = 3728
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:18 ; elapsed = 00:01:25 . Memory (MB): peak = 2616.316 ; gain = 759.422 ; free physical = 883 ; free virtual = 3788
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 2616.324 ; gain = 960.984 ; free physical = 883 ; free virtual = 3788
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2616.324 ; gain = 0.000 ; free physical = 911 ; free virtual = 3854
WARNING: [Netlist 29-101] Netlist 'critical_path_test' is not ideal for floorplanning, since the cellview 'critical_path_test' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.332 ; gain = 0.000 ; free physical = 853 ; free virtual = 3799
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:37 ; elapsed = 00:01:52 . Memory (MB): peak = 2648.332 ; gain = 1212.594 ; free physical = 995 ; free virtual = 3941
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2648.332 ; gain = 0.000 ; free physical = 994 ; free virtual = 3942
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/aleksw/NTNU/First_Year/DDS/Project/Components/CSA_multiplier_V2/CSA_multiplier_V2.runs/synth_1/critical_path_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file critical_path_test_utilization_synth.rpt -pb critical_path_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 15 17:47:49 2020...
