git clone --depth 1 --no-tags https://github.com/anshangPro/CPUProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494088117
git clone --depth 1 --no-tags https://github.com/TanItech/Stack-Queue-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493905850
git clone --depth 1 --no-tags https://github.com/frank355325/homework4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494059430
git clone --depth 1 --no-tags https://github.com/harikrishnadarapuneni/Test_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493626124
git clone --depth 1 --no-tags https://github.com/Orbin-Ahmed/VLSI_lab_task-cse460-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493746803
git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220513.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493733767
git clone --depth 1 --no-tags https://github.com/Wwtfly89/prandom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493741251
git clone --depth 1 --no-tags https://github.com/AndrianDevFPGA/PassthroughIP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493567277
git clone --depth 1 --no-tags https://github.com/soooch/1-Hz-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492157558
git clone --depth 1 --no-tags https://github.com/atl1502/FPGA_Tank_Trouble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492288465
git clone --depth 1 --no-tags https://github.com/JAYJUN0125/Digital-Logio-Design-homework5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492287603
git clone --depth 1 --no-tags https://github.com/hirenkhurana/RISC_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488769310
git clone --depth 1 --no-tags https://github.com/lospo109/dldp4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489062300
git clone --depth 1 --no-tags https://github.com/EmbeddedSystemsLearningProject/Test_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492353805
git clone --depth 1 --no-tags https://github.com/merajhasan88/automatic-car-lane-changer-simple.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487785082
git clone --depth 1 --no-tags https://github.com/tonminhce/fifo-buffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487782947
git clone --depth 1 --no-tags https://github.com/tyleryouk/analyzingwaveforms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488049175
git clone --depth 1 --no-tags https://github.com/Bio-HO/MCP3008_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488402450
git clone --depth 1 --no-tags https://github.com/s1410932004/hw4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488891099
git clone --depth 1 --no-tags https://github.com/Kento-yang/LP_CMOS_IC_proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489689198
git clone --depth 1 --no-tags https://github.com/ShoichiroKitano/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487825097
git clone --depth 1 --no-tags https://github.com/Gozzman/Matrix-display-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488482526
git clone --depth 1 --no-tags https://github.com/frank355325/homework5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494092695
git clone --depth 1 --no-tags https://github.com/Ahmed0100/ethernet_packet_detector_ip_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490366561
git clone --depth 1 --no-tags https://github.com/alexvetsavong/ECE411---MPs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493348093
git clone --depth 1 --no-tags https://github.com/alex0652/HW5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493479152
git clone --depth 1 --no-tags https://github.com/joongyeoncho0823/8-bit-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492711629
git clone --depth 1 --no-tags https://github.com/tanviPDX/ECE-593-MIPS32-Pipeline-Verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494190246
git clone --depth 1 --no-tags https://github.com/sminnaar123/camouse.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493179924
git clone --depth 1 --no-tags https://github.com/praveenbr2002/ComputerArchitecture-CourseWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493215797
git clone --depth 1 --no-tags https://github.com/Samaksh36/Open-Source_VLSI-Design-Flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492920950
git clone --depth 1 --no-tags https://github.com/FIUSCIS-CDA/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493827111
git clone --depth 1 --no-tags https://github.com/lospo109/dldp5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493952643
git clone --depth 1 --no-tags https://github.com/Paul-Twist/Paul-Twist.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488376363
git clone --depth 1 --no-tags https://github.com/QuaATran/comp_arch_lab_8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488061423
git clone --depth 1 --no-tags https://github.com/0907yF/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488870704
git clone --depth 1 --no-tags https://github.com/TangChiaHui/Homework4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488891118
git clone --depth 1 --no-tags https://github.com/qqo60710/bcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489112252
git clone --depth 1 --no-tags https://github.com/koppe-pan/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489197032
git clone --depth 1 --no-tags https://github.com/Ideasay/hdlbits_exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489241432
git clone --depth 1 --no-tags https://github.com/BiprarshiD/Design-of-Single-Cycle-CPU-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491109046
git clone --depth 1 --no-tags https://github.com/BeatrizA2/Projeto-de-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489449904
git clone --depth 1 --no-tags https://github.com/IMMarcus09/Fpga-Music-Player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489578486
git clone --depth 1 --no-tags https://github.com/Ahmed0100/systolic_fft_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492418055
git clone --depth 1 --no-tags https://github.com/01fe21mve005/Advance-digital-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491867003
git clone --depth 1 --no-tags https://github.com/vukasinn-vtool/lab3-jasper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490613881
git clone --depth 1 --no-tags https://github.com/gritvik/FPGA-garage-band.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489985424
git clone --depth 1 --no-tags https://github.com/MihaiN99/Square-Root-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490016492
git clone --depth 1 --no-tags https://github.com/shikye/sel_risc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490084346
git clone --depth 1 --no-tags https://github.com/miaochenlu/MCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492701271
git clone --depth 1 --no-tags https://github.com/sicajc/VLSI_LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492672976
git clone --depth 1 --no-tags https://github.com/Eduard2609/LDH-Etapa-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492504090
git clone --depth 1 --no-tags https://github.com/nishata24/ECE-251-Computer-Architecture-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492384986
git clone --depth 1 --no-tags https://github.com/Venkateshcho/Final_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492374921
git clone --depth 1 --no-tags https://github.com/Ahmed0100/img_inv_dma_uart_microblaze_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491462495
git clone --depth 1 --no-tags https://github.com/andrew-hsieh-ch/School_Verilog-lessons.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490636012
git clone --depth 1 --no-tags https://github.com/yumeow0122/Verilog-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489937912
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-RISC-V_32_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488774065
git clone --depth 1 --no-tags https://github.com/cuesta22/FINAL-PROJECT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488824776
git clone --depth 1 --no-tags https://github.com/thanhloc2742/RealTimeClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488968832
git clone --depth 1 --no-tags https://github.com/MarcusWheeler/CS271Final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491587900
git clone --depth 1 --no-tags https://github.com/ianafp/PipelineCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491477466
git clone --depth 1 --no-tags https://github.com/Amisha-Mathew/vending-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488982741
git clone --depth 1 --no-tags https://github.com/jasonsogod/jasonsssssssssssssssssssss.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488878689
git clone --depth 1 --no-tags https://github.com/537Cheese/FINALLAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488827650
git clone --depth 1 --no-tags https://github.com/Palacios1337/FinalLabCompArch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488735683
git clone --depth 1 --no-tags https://github.com/JYDbeg/Seminar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489925804
git clone --depth 1 --no-tags https://github.com/theintrigued/12Bit-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492698629
git clone --depth 1 --no-tags https://github.com/javierespinoza09/Temporal_MicroProc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/492907063
git clone --depth 1 --no-tags https://github.com/ChenxiLiao/Pseudo-Random-Pattern-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493583832
git clone --depth 1 --no-tags https://github.com/park-hyeonbeen/verilog_programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493239596
git clone --depth 1 --no-tags https://github.com/ShreedeviAngadi/codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493158924
git clone --depth 1 --no-tags https://github.com/shwetamutalikdesai/verilogcode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493206505
git clone --depth 1 --no-tags https://github.com/Joynercc/USTC_COD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/494079927
git clone --depth 1 --no-tags https://github.com/hackme199/AlarmClk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490004755
git clone --depth 1 --no-tags https://github.com/dbs261/Minor-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489878973
git clone --depth 1 --no-tags https://github.com/Mr-Moore/BCD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489064341
git clone --depth 1 --no-tags https://github.com/0901122/bcd0506.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489186430
git clone --depth 1 --no-tags https://github.com/Namerlok/Designing_digital_devices_on_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/489174368
git clone --depth 1 --no-tags https://github.com/M-Kunkle/comp-design-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488134355
git clone --depth 1 --no-tags https://github.com/wufei-png/ME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488491750
git clone --depth 1 --no-tags https://github.com/alex0652/HW4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488581434
git clone --depth 1 --no-tags https://github.com/NAvi349/rev-cla-16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488581216
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/Lab_7_CU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488436747
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490859165
git clone --depth 1 --no-tags https://github.com/tima8816811/Tetris-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490936701
git clone --depth 1 --no-tags https://github.com/nusriz/Low-Latency-Successive-Cancellation-Polar-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487950928
git clone --depth 1 --no-tags https://github.com/AndreiZamfira22/Maze-solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490704183
git clone --depth 1 --no-tags https://github.com/Sanskruti51/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/487726441
git clone --depth 1 --no-tags https://github.com/VasantJ3/6Bit-Floating-Point-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/490416987
git clone --depth 1 --no-tags https://github.com/anuic3/pll.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/488306165
git clone --depth 1 --no-tags https://github.com/vijaybharath99/32-bit-RISC-processor-with-thermal-management-unit-and-flexible-5-stage-pipelining..git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/491450458
git clone --depth 1 --no-tags https://github.com/AllanRegush/fpga_flip_flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/493894289
