// Seed: 2255945292
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = 1 - 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd24,
    parameter id_1 = 32'd95
) (
    input wire _id_0,
    input wire _id_1
);
  wire [1  +  id_0 : id_1  -  -1 'b0] id_3;
  wire id_4;
  logic [id_0 : 1 'd0] id_5 = id_1;
  wire id_6;
  assign id_5 = id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_3
  );
endmodule
