
.BANK $0000 SLOT 0
.ORGA $0000F636
	rep.b #$00000020 ;Immediate8 ;0000F636
	LDX.B #$00000000 ;Immediate8 ;0000F638
	lda $00000009 ;Direct ;0000F63A
	ORA.W #$00000800 ;0000F63C
	cmp $00000009 ;Direct ;0000F63F
	beq LAB_0000_0000F644 ;0000F641
	CLC ;0000F643
LAB_0000_0000F644:
	AND.W #$0000F700 ;0000F644
	ROR ;0000F647
	LSR ;0000F648
	adc.w #$00002000 ;0000F649
	sta.W $00000D85 ;Absolute ;0000F64C
	CLC ;0000F64F
	adc.w #$00000200 ;0000F650
	sta.W $00000D8F ;Absolute ;0000F653
	LDX.B #$00000000 ;Immediate8 ;0000F656
	lda $0000000A ;Direct ;0000F658
	ORA.W #$00000800 ;0000F65A
	cmp $0000000A ;Direct ;0000F65D
	beq LAB_0000_0000F662 ;0000F65F
	CLC ;0000F661
LAB_0000_0000F662:
	AND.W #$0000F700 ;0000F662
	ROR ;0000F665
	LSR ;0000F666
	adc.w #$00002000 ;0000F667
	sta.W $00000D87 ;Absolute ;0000F66A
	CLC ;0000F66D
	adc.w #$00000200 ;0000F66E
	sta.W $00000D91 ;Absolute ;0000F671
	lda $0000000B ;Direct ;0000F674
	AND.W #$0000FF00 ;0000F676
	LSR ;0000F679
	LSR ;0000F67A
	LSR ;0000F67B
	adc.w #$00002000 ;0000F67C
	sta.W $00000D89 ;Absolute ;0000F67F
	CLC ;0000F682
	adc.w #$00000200 ;0000F683
	sta.W $00000D93 ;Absolute ;0000F686
	lda $0000000C ;Direct ;0000F689
	AND.W #$0000FF00 ;0000F68B
	LSR ;0000F68E
	LSR ;0000F68F
	LSR ;0000F690
	adc.w #$00002000 ;0000F691
	sta.W $00000D99 ;Absolute ;0000F694
	sep.b #$00000020; Immediate8 ;0000F697
	LDA.B #$0000000A; Immediate8 ;0000F699
	sta.W $00000D84 ;Absolute ;0000F69B
	rts ;0000F69E
	nop ; not executed offset: 0000F69F
	nop ; not executed offset: 0000F6A0
	nop ; not executed offset: 0000F6A1
	nop ; not executed offset: 0000F6A2
;stopped writing due to overlap with another section 0000F636
