\hypertarget{struct__SmcStatus_1_1__SmcStatusBits}{}\section{\+\_\+\+Smc\+Status\+::\+\_\+\+Smc\+Status\+Bits Struct Reference}
\label{struct__SmcStatus_1_1__SmcStatusBits}\index{\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct__SmcStatus_1_1__SmcStatusBits_a5abc395e090868859cc63c88b9533371}{smc\+Sts}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{struct__SmcStatus_1_1__SmcStatusBits_ae2117ed2167d3cf7524a539629b17ebb}{xfr\+Done}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{struct__SmcStatus_1_1__SmcStatusBits_a13ce1dee209993dd05e0a4a5f2d43554}{cmd\+Done}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{struct__SmcStatus_1_1__SmcStatusBits_a61b71b2c13211ce8fd0d17a2be77760f}{rb\+Edge}}\+: 1
\item 
uint8\+\_\+t \mbox{\hyperlink{struct__SmcStatus_1_1__SmcStatusBits_ab99fe37cd8208b3e6c576ea063ed2e1c}{hamming\+Ready}}\+: 1
\end{DoxyCompactItemize}


\subsection{Field Documentation}
\mbox{\Hypertarget{struct__SmcStatus_1_1__SmcStatusBits_a13ce1dee209993dd05e0a4a5f2d43554}\label{struct__SmcStatus_1_1__SmcStatusBits_a13ce1dee209993dd05e0a4a5f2d43554}} 
\index{\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}!cmdDone@{cmdDone}}
\index{cmdDone@{cmdDone}!\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}}
\subsubsection{\texorpdfstring{cmdDone}{cmdDone}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+Smc\+Status\+::\+\_\+\+Smc\+Status\+Bits\+::cmd\+Done}

Command Done \mbox{\Hypertarget{struct__SmcStatus_1_1__SmcStatusBits_ab99fe37cd8208b3e6c576ea063ed2e1c}\label{struct__SmcStatus_1_1__SmcStatusBits_ab99fe37cd8208b3e6c576ea063ed2e1c}} 
\index{\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}!hammingReady@{hammingReady}}
\index{hammingReady@{hammingReady}!\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}}
\subsubsection{\texorpdfstring{hammingReady}{hammingReady}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+Smc\+Status\+::\+\_\+\+Smc\+Status\+Bits\+::hamming\+Ready}

Hamming ecc ready \mbox{\Hypertarget{struct__SmcStatus_1_1__SmcStatusBits_a61b71b2c13211ce8fd0d17a2be77760f}\label{struct__SmcStatus_1_1__SmcStatusBits_a61b71b2c13211ce8fd0d17a2be77760f}} 
\index{\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}!rbEdge@{rbEdge}}
\index{rbEdge@{rbEdge}!\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}}
\subsubsection{\texorpdfstring{rbEdge}{rbEdge}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+Smc\+Status\+::\+\_\+\+Smc\+Status\+Bits\+::rb\+Edge}

Ready/\+Busy Line 3 Edge Detected \mbox{\Hypertarget{struct__SmcStatus_1_1__SmcStatusBits_a5abc395e090868859cc63c88b9533371}\label{struct__SmcStatus_1_1__SmcStatusBits_a5abc395e090868859cc63c88b9533371}} 
\index{\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}!smcSts@{smcSts}}
\index{smcSts@{smcSts}!\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}}
\subsubsection{\texorpdfstring{smcSts}{smcSts}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+Smc\+Status\+::\+\_\+\+Smc\+Status\+Bits\+::smc\+Sts}

N\+A\+ND Flash Controller Status \mbox{\Hypertarget{struct__SmcStatus_1_1__SmcStatusBits_ae2117ed2167d3cf7524a539629b17ebb}\label{struct__SmcStatus_1_1__SmcStatusBits_ae2117ed2167d3cf7524a539629b17ebb}} 
\index{\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}!xfrDone@{xfrDone}}
\index{xfrDone@{xfrDone}!\_SmcStatus::\_SmcStatusBits@{\_SmcStatus::\_SmcStatusBits}}
\subsubsection{\texorpdfstring{xfrDone}{xfrDone}}
{\footnotesize\ttfamily uint8\+\_\+t \+\_\+\+Smc\+Status\+::\+\_\+\+Smc\+Status\+Bits\+::xfr\+Done}

N\+FC Data Transfer Terminated 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/\mbox{\hyperlink{atsam_2include_2libchip_2include_2smc_8h}{smc.\+h}}\end{DoxyCompactItemize}
