// Seed: 3389012218
module module_0 (
    input wor id_0,
    input wire id_1,
    input tri1 id_2,
    input wire id_3,
    output tri0 id_4,
    input wire id_5,
    output tri0 id_6,
    input tri1 id_7,
    input supply0 id_8,
    input wand id_9,
    input wand id_10,
    input supply1 id_11,
    output tri0 id_12,
    input uwire id_13,
    input wand id_14,
    input wand id_15,
    input tri id_16,
    input tri0 id_17
);
  assign id_12 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    input supply1 id_3
);
  always id_0 = 1;
  module_0(
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
endmodule
