{"vcs1":{"timestamp_begin":1681690033.494861943, "rt":0.90, "ut":0.23, "st":0.14}}
{"vcselab":{"timestamp_begin":1681690034.428684632, "rt":1.06, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681690035.507779350, "rt":0.91, "ut":0.05, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681690033.199233258}
{"VCS_COMP_START_TIME": 1681690033.199233258}
{"VCS_COMP_END_TIME": 1681690037.374111252}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341112}}
{"stitch_vcselab": {"peak_mem": 222604}}
