$date
	Wed Sep 17 18:26:09 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module SYS_CTRL_TB $end
$var wire 1 ! clk_div_en_tb $end
$var wire 1 " WrEN_tb $end
$var wire 8 # WrData_tb [7:0] $end
$var wire 8 $ TX_p_data_tb [7:0] $end
$var wire 1 % TX_d_valid_tb $end
$var wire 1 & RdEN_tb $end
$var wire 1 ' CLK_EN_tb $end
$var wire 4 ( Address_tb [3:0] $end
$var wire 4 ) ALU_FUN_tb [3:0] $end
$var wire 1 * ALU_EN_tb $end
$var parameter 32 + Address_width $end
$var parameter 32 , CLK_PERIOD $end
$var parameter 32 - Data_width $end
$var reg 8 . ALU_OUT_tb [7:0] $end
$var reg 1 / CLK_tb $end
$var reg 1 0 FIFO_full_tb $end
$var reg 1 1 OUT_VALID_tb $end
$var reg 1 2 RST_tb $end
$var reg 1 3 RX_d_valid_tb $end
$var reg 8 4 RX_p_data_tb [7:0] $end
$var reg 1 5 RdData_valid_tb $end
$var reg 8 6 Rd_data_tb [7:0] $end
$var integer 32 7 fail_count [31:0] $end
$var integer 32 8 pass_count [31:0] $end
$var integer 32 9 test_count [31:0] $end
$scope module DUT $end
$var wire 8 : ALU_OUT [7:0] $end
$var wire 1 / CLK $end
$var wire 1 0 FIFO_full $end
$var wire 1 1 OUT_VALID $end
$var wire 1 2 RST $end
$var wire 1 3 RX_d_valid $end
$var wire 8 ; RX_p_data [7:0] $end
$var wire 1 5 RdData_valid $end
$var wire 8 < Rd_data [7:0] $end
$var wire 1 ! clk_div_en $end
$var parameter 4 = ALU_OP_code $end
$var parameter 4 > ALU_operand_A $end
$var parameter 4 ? ALU_operand_B $end
$var parameter 4 @ ALU_operation $end
$var parameter 32 A Address_width $end
$var parameter 32 B Data_width $end
$var parameter 4 C Idle $end
$var parameter 4 D Read_operation $end
$var parameter 4 E Receive_Command $end
$var parameter 4 F Register_file_address $end
$var parameter 4 G Register_file_data $end
$var parameter 4 H Send_data_TX $end
$var parameter 4 I Write_operation $end
$var reg 1 * ALU_EN $end
$var reg 4 J ALU_FUN [3:0] $end
$var reg 4 K ALU_fun [3:0] $end
$var reg 4 L Address [3:0] $end
$var reg 1 ' CLK_EN $end
$var reg 4 M Current_state [3:0] $end
$var reg 4 N Next_state [3:0] $end
$var reg 4 O RF_Address [3:0] $end
$var reg 8 P RF_Data [7:0] $end
$var reg 1 & RdEN $end
$var reg 1 % TX_d_valid $end
$var reg 8 Q TX_data [7:0] $end
$var reg 8 R TX_p_data [7:0] $end
$var reg 8 S WrData [7:0] $end
$var reg 1 " WrEN $end
$var reg 8 T command [7:0] $end
$upscope $end
$scope task check_signal $end
$var reg 32 U actual [31:0] $end
$var reg 32 V expected [31:0] $end
$var reg 201 W name [200:0] $end
$upscope $end
$scope task initialize_signals $end
$upscope $end
$scope task print_test_results $end
$upscope $end
$scope task reset_sequence $end
$upscope $end
$scope task send_rx_data $end
$var reg 8 X data [7:0] $end
$var reg 201 Y description [200:0] $end
$upscope $end
$scope task test_alu_addition $end
$upscope $end
$scope task test_alu_no_operand_not $end
$upscope $end
$scope task test_read_05 $end
$upscope $end
$scope task test_write_05_AB $end
$upscope $end
$scope task wait_clock_cycles $end
$var integer 32 Z cycles [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b101 I
b1010 H
b11 G
b10 F
b1 E
b100 D
b0 C
b1000 B
b100 A
b1001 @
b111 ?
b110 >
b1000 =
b1000 -
b10100 ,
b100 +
$end
#0
$dumpvars
bx Z
bx Y
bx X
bx W
bx V
bx U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
05
b0 4
03
02
01
00
0/
b0 .
0*
b0 )
b0 (
0'
0&
0%
b0 $
b0 #
0"
1!
$end
#10000
1/
#20000
0/
#30000
1/
#40000
0/
12
#50000
1/
#60000
b1 N
b0 )
b0 J
13
b10101010 4
b10101010 ;
0/
b1010111011100100110100101110100011001010010000001000011011011110110110101101101011000010110111001100100 Y
b10101010 X
#70000
b10 N
b10101010 T
b0 )
b0 J
b1 M
1/
#80000
b0 )
b0 J
b10000010110010001100100011100100110010101110011011100110010000000110000011110000011000000110101 Y
b101 X
03
0/
#90000
b0 )
b0 J
b10 M
1/
#100000
b11 N
b101 O
b0 )
b0 J
13
b101 4
b101 ;
0/
#110000
b101 P
b101 (
b101 L
b0 )
b0 J
b101 N
b11 M
1/
#120000
b101 #
b101 S
b0 )
b0 J
b11 N
b10001000110000101110100011000010010000000110000011110000100000101000010 Y
b10101011 X
03
0/
#130000
1/
#140000
b101 N
b10101011 P
b0 )
b0 J
13
b10101011 4
b10101011 ;
0/
#150000
b1010 N
1"
b10101011 #
b10101011 S
b0 (
b0 L
b0 )
b0 J
b101 M
b0 O
1/
#160000
1"
b0 )
b0 J
b11 Z
03
0/
#170000
1%
0"
b0 )
b0 J
b0 N
b1010 M
1/
#180000
0/
#190000
0%
b0 )
b0 J
b0 M
1/
#200000
0/
#210000
b10100100110010101100001011001000010000001000011011011110110110101101101011000010110111001100100 Y
b10111011 X
b1 8
b10 7
b11 9
b10101011 V
b10101011 U
b10101110111001001000100011000010111010001100001 W
1/
#220000
b1 N
b0 )
b0 J
13
b10111011 4
b10111011 ;
0/
#230000
b10111011 T
b0 )
b0 J
b10 N
b1 M
1/
#240000
b0 )
b0 J
b10000010110010001100100011100100110010101110011011100110010000000110000011110000011000000110101 Y
b101 X
03
0/
#250000
b0 )
b0 J
b10 M
1/
#260000
b100 N
b101 O
b0 )
b0 J
13
b101 4
b101 ;
0/
#270000
1&
b0 #
b0 S
b101 (
b101 L
b0 )
b0 J
b100 M
b0 P
1/
#280000
1&
b0 )
b0 J
b10 Z
03
0/
#290000
1/
#300000
0/
#310000
1&
b0 )
b0 J
b10101011 Q
b1010 N
b1 Z
15
b10101011 6
b10101011 <
1/
#320000
0/
#330000
1%
b10101011 $
b10101011 R
0&
b0 )
b0 J
b1010 M
b0 N
05
1/
#340000
0/
#350000
0%
b0 $
b0 R
b0 )
b0 J
b0 M
b100000101001100010101010010000001000011011011110110110101101101011000010110111001100100 Y
b11001100 X
b1 V
b1 U
b11 8
b101 9
b1010100010110000101111101100100010111110111011001100001011011000110100101100100 W
1/
#360000
b1 N
b0 )
b0 J
13
b11001100 4
b11001100 ;
0/
#370000
b11001100 T
b0 )
b0 J
b110 N
b1 M
1/
#380000
b0 )
b0 J
b10011110111000001100101011100100110000101101110011001000010000001000001 Y
b10000 X
03
0/
#390000
b0 )
b0 J
b110 M
1/
#400000
b111 N
b10000 #
b10000 S
b0 (
b0 L
1"
b0 )
b0 J
13
b10000 4
b10000 ;
0/
#410000
b10000 #
b10000 S
b1 (
b1 L
1"
b0 )
b0 J
b1000 N
b111 M
1/
#420000
b0 #
b0 S
b101 (
b101 L
0"
b0 )
b0 J
b111 N
b10011110111000001100101011100100110000101101110011001000010000001000010 Y
b100101 X
03
0/
#430000
1/
#440000
b1000 N
b100101 #
b100101 S
b1 (
b1 L
1"
b0 )
b0 J
13
b100101 4
b100101 ;
0/
#450000
b101 K
b0 #
b0 S
b101 (
b101 L
0"
b0 )
b0 J
b1001 N
b1000 M
1/
#460000
b101 )
b101 J
b1000 N
b100011001010101010011100100001100111101010000010110010001100100 Y
b0 X
03
0/
#470000
1/
#480000
b1001 N
b0 K
b101 )
b101 J
13
b0 4
b0 ;
0/
#490000
1*
1'
b0 (
b0 L
b0 )
b0 J
b0 O
b1001 M
1/
#500000
1'
b0 )
b0 J
1*
b10 Z
03
0/
#510000
1/
#520000
0/
#530000
1'
b0 )
b0 J
1*
b110101 Q
b1010 N
b1 Z
11
b110101 .
b110101 :
1/
#540000
0/
#550000
1%
b110101 $
b110101 R
0'
b0 )
b0 J
0*
b1010 M
b0 N
b1000001010011000101010100100000010011100110111100101101010011110111000001100101011100100110000101101110011001000010000001000011011011110110110101101101011000010110111001100100 Y
b11011101 X
b100 7
b111 9
b1 V
b0 U
b1010100010110000101111101100100010111110111011001100001011011000110100101100100 W
01
1/
#560000
1%
b110101 $
b110101 R
b0 )
b0 J
13
b11011101 4
b11011101 ;
0/
#570000
0%
b0 $
b0 R
b0 )
b0 J
b1 N
b0 M
1/
#580000
b0 )
b0 J
b0 N
b100011001010101010011100100001100111101010011100100111101010100 Y
b1 X
03
0/
#590000
1/
#600000
b1 N
b0 )
b0 J
13
b1 4
b1 ;
0/
#610000
b1 T
b0 )
b0 J
b1 N
b1 M
1/
#620000
b0 )
b0 J
b10 Z
03
0/
#630000
1/
#640000
0/
#650000
b1 Z
11
b1010100 .
b1010100 :
1/
#660000
0/
#670000
b110 7
b1001 9
b1 V
b1010100010110000101111101100100010111110111011001100001011011000110100101100100 W
01
1/
