vendor_name = ModelSim
source_file = 1, C:/Thomas/jGW/计歙t参龟叭/1131417_Lab2/Lab2_1_1131417/Lab2_1_1131417.vhd
source_file = 1, C:/Thomas/jGW/计歙t参龟叭/1131417_Lab2/Lab2_1_1131417/db/Lab2_1_1131417.cbx.xml
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/91sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Lab2_1_1131417
instance = comp, \Y~output\, Y~output, Lab2_1_1131417, 1
instance = comp, \B~input\, B~input, Lab2_1_1131417, 1
instance = comp, \D~input\, D~input, Lab2_1_1131417, 1
instance = comp, \C~input\, C~input, Lab2_1_1131417, 1
instance = comp, \A~input\, A~input, Lab2_1_1131417, 1
instance = comp, \Y~0\, Y~0, Lab2_1_1131417, 1
