

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_l_scale_outp_i3_l_j3'
================================================================
* Date:           Wed Sep  6 08:22:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.417 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9231|     9231|  92.310 us|  92.310 us|  9231|  9231|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_scale_outp_i3_l_j3  |     9229|     9229|        15|          1|          1|  9216|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.77>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 18 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i3 = alloca i32 1"   --->   Operation 19 'alloca' 'i3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 20 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v341, void @empty_22, i32 0, i32 0, void @empty_43, i32 4294967295, i32 0, void @empty_43, void @empty_43, void @empty_43, i32 0, i32 0, i32 0, i32 0, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten7"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i3"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %j3"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc39"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i14 %indvar_flatten7" [bert_layer.cpp:62]   --->   Operation 26 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.20ns)   --->   "%icmp_ln62 = icmp_eq  i14 %indvar_flatten7_load, i14 9216" [bert_layer.cpp:62]   --->   Operation 27 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.81ns)   --->   "%add_ln62_1 = add i14 %indvar_flatten7_load, i14 1" [bert_layer.cpp:62]   --->   Operation 28 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc42, void %for.end44.exitStub" [bert_layer.cpp:62]   --->   Operation 29 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j3_load = load i10 %j3" [bert_layer.cpp:63]   --->   Operation 30 'load' 'j3_load' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.77ns)   --->   "%icmp_ln63 = icmp_eq  i10 %j3_load, i10 768" [bert_layer.cpp:63]   --->   Operation 31 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.68ns)   --->   "%select_ln62 = select i1 %icmp_ln63, i10 0, i10 %j3_load" [bert_layer.cpp:62]   --->   Operation 32 'select' 'select_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %select_ln62" [bert_layer.cpp:63]   --->   Operation 33 'zext' 'zext_ln63' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%acc_outp_V_addr = getelementptr i24 %acc_outp_V, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 34 'getelementptr' 'acc_outp_V_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%acc_outp_V_1_addr = getelementptr i24 %acc_outp_V_1, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 35 'getelementptr' 'acc_outp_V_1_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%acc_outp_V_2_addr = getelementptr i24 %acc_outp_V_2, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 36 'getelementptr' 'acc_outp_V_2_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%acc_outp_V_3_addr = getelementptr i24 %acc_outp_V_3, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 37 'getelementptr' 'acc_outp_V_3_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%acc_outp_V_4_addr = getelementptr i24 %acc_outp_V_4, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 38 'getelementptr' 'acc_outp_V_4_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%acc_outp_V_5_addr = getelementptr i24 %acc_outp_V_5, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 39 'getelementptr' 'acc_outp_V_5_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc_outp_V_6_addr = getelementptr i24 %acc_outp_V_6, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 40 'getelementptr' 'acc_outp_V_6_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%acc_outp_V_7_addr = getelementptr i24 %acc_outp_V_7, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 41 'getelementptr' 'acc_outp_V_7_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%acc_outp_V_8_addr = getelementptr i24 %acc_outp_V_8, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 42 'getelementptr' 'acc_outp_V_8_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%acc_outp_V_9_addr = getelementptr i24 %acc_outp_V_9, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 43 'getelementptr' 'acc_outp_V_9_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%acc_outp_V_10_addr = getelementptr i24 %acc_outp_V_10, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 44 'getelementptr' 'acc_outp_V_10_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%acc_outp_V_11_addr = getelementptr i24 %acc_outp_V_11, i64 0, i64 %zext_ln63" [bert_layer.cpp:65]   --->   Operation 45 'getelementptr' 'acc_outp_V_11_addr' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%acc_outp_V_load = load i10 %acc_outp_V_addr" [bert_layer.cpp:65]   --->   Operation 46 'load' 'acc_outp_V_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 47 [2/2] (3.25ns)   --->   "%acc_outp_V_1_load = load i10 %acc_outp_V_1_addr" [bert_layer.cpp:65]   --->   Operation 47 'load' 'acc_outp_V_1_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 48 [2/2] (3.25ns)   --->   "%acc_outp_V_2_load = load i10 %acc_outp_V_2_addr" [bert_layer.cpp:65]   --->   Operation 48 'load' 'acc_outp_V_2_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "%acc_outp_V_3_load = load i10 %acc_outp_V_3_addr" [bert_layer.cpp:65]   --->   Operation 49 'load' 'acc_outp_V_3_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 50 [2/2] (3.25ns)   --->   "%acc_outp_V_4_load = load i10 %acc_outp_V_4_addr" [bert_layer.cpp:65]   --->   Operation 50 'load' 'acc_outp_V_4_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%acc_outp_V_5_load = load i10 %acc_outp_V_5_addr" [bert_layer.cpp:65]   --->   Operation 51 'load' 'acc_outp_V_5_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%acc_outp_V_6_load = load i10 %acc_outp_V_6_addr" [bert_layer.cpp:65]   --->   Operation 52 'load' 'acc_outp_V_6_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 53 [2/2] (3.25ns)   --->   "%acc_outp_V_7_load = load i10 %acc_outp_V_7_addr" [bert_layer.cpp:65]   --->   Operation 53 'load' 'acc_outp_V_7_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 54 [2/2] (3.25ns)   --->   "%acc_outp_V_8_load = load i10 %acc_outp_V_8_addr" [bert_layer.cpp:65]   --->   Operation 54 'load' 'acc_outp_V_8_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%acc_outp_V_9_load = load i10 %acc_outp_V_9_addr" [bert_layer.cpp:65]   --->   Operation 55 'load' 'acc_outp_V_9_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%acc_outp_V_10_load = load i10 %acc_outp_V_10_addr" [bert_layer.cpp:65]   --->   Operation 56 'load' 'acc_outp_V_10_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 57 [2/2] (3.25ns)   --->   "%acc_outp_V_11_load = load i10 %acc_outp_V_11_addr" [bert_layer.cpp:65]   --->   Operation 57 'load' 'acc_outp_V_11_load' <Predicate = (!icmp_ln62)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_1 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln63 = add i10 %select_ln62, i10 1" [bert_layer.cpp:63]   --->   Operation 58 'add' 'add_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln63 = store i14 %add_ln62_1, i14 %indvar_flatten7" [bert_layer.cpp:63]   --->   Operation 59 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln63 = store i10 %add_ln63, i10 %j3" [bert_layer.cpp:63]   --->   Operation 60 'store' 'store_ln63' <Predicate = (!icmp_ln62)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.03>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%i3_load = load i4 %i3" [bert_layer.cpp:62]   --->   Operation 61 'load' 'i3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln62 = add i4 %i3_load, i4 1" [bert_layer.cpp:62]   --->   Operation 62 'add' 'add_ln62' <Predicate = (icmp_ln63)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.02ns)   --->   "%select_ln62_1 = select i1 %icmp_ln63, i4 %add_ln62, i4 %i3_load" [bert_layer.cpp:62]   --->   Operation 63 'select' 'select_ln62_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/2] (3.25ns)   --->   "%acc_outp_V_load = load i10 %acc_outp_V_addr" [bert_layer.cpp:65]   --->   Operation 64 'load' 'acc_outp_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 65 [1/2] (3.25ns)   --->   "%acc_outp_V_1_load = load i10 %acc_outp_V_1_addr" [bert_layer.cpp:65]   --->   Operation 65 'load' 'acc_outp_V_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 66 [1/2] (3.25ns)   --->   "%acc_outp_V_2_load = load i10 %acc_outp_V_2_addr" [bert_layer.cpp:65]   --->   Operation 66 'load' 'acc_outp_V_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 67 [1/2] (3.25ns)   --->   "%acc_outp_V_3_load = load i10 %acc_outp_V_3_addr" [bert_layer.cpp:65]   --->   Operation 67 'load' 'acc_outp_V_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 68 [1/2] (3.25ns)   --->   "%acc_outp_V_4_load = load i10 %acc_outp_V_4_addr" [bert_layer.cpp:65]   --->   Operation 68 'load' 'acc_outp_V_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 69 [1/2] (3.25ns)   --->   "%acc_outp_V_5_load = load i10 %acc_outp_V_5_addr" [bert_layer.cpp:65]   --->   Operation 69 'load' 'acc_outp_V_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 70 [1/2] (3.25ns)   --->   "%acc_outp_V_6_load = load i10 %acc_outp_V_6_addr" [bert_layer.cpp:65]   --->   Operation 70 'load' 'acc_outp_V_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 71 [1/2] (3.25ns)   --->   "%acc_outp_V_7_load = load i10 %acc_outp_V_7_addr" [bert_layer.cpp:65]   --->   Operation 71 'load' 'acc_outp_V_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 72 [1/2] (3.25ns)   --->   "%acc_outp_V_8_load = load i10 %acc_outp_V_8_addr" [bert_layer.cpp:65]   --->   Operation 72 'load' 'acc_outp_V_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 73 [1/2] (3.25ns)   --->   "%acc_outp_V_9_load = load i10 %acc_outp_V_9_addr" [bert_layer.cpp:65]   --->   Operation 73 'load' 'acc_outp_V_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 74 [1/2] (3.25ns)   --->   "%acc_outp_V_10_load = load i10 %acc_outp_V_10_addr" [bert_layer.cpp:65]   --->   Operation 74 'load' 'acc_outp_V_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 75 [1/2] (3.25ns)   --->   "%acc_outp_V_11_load = load i10 %acc_outp_V_11_addr" [bert_layer.cpp:65]   --->   Operation 75 'load' 'acc_outp_V_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 768> <RAM>
ST_2 : Operation 76 [1/1] (2.78ns)   --->   "%v32_V = mux i24 @_ssdm_op_Mux.ap_auto.12i24.i4, i24 %acc_outp_V_load, i24 %acc_outp_V_1_load, i24 %acc_outp_V_2_load, i24 %acc_outp_V_3_load, i24 %acc_outp_V_4_load, i24 %acc_outp_V_5_load, i24 %acc_outp_V_6_load, i24 %acc_outp_V_7_load, i24 %acc_outp_V_8_load, i24 %acc_outp_V_9_load, i24 %acc_outp_V_10_load, i24 %acc_outp_V_11_load, i4 %select_ln62_1" [bert_layer.cpp:65]   --->   Operation 76 'mux' 'v32_V' <Predicate = true> <Delay = 2.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.95ns)   --->   "%switch_ln70 = switch i4 %select_ln62_1, void %arrayidx3823.case.11, i4 0, void %arrayidx3823.case.0, i4 1, void %arrayidx3823.case.1, i4 2, void %arrayidx3823.case.2, i4 3, void %arrayidx3823.case.3, i4 4, void %arrayidx3823.case.4, i4 5, void %arrayidx3823.case.5, i4 6, void %arrayidx3823.case.6, i4 7, void %arrayidx3823.case.7, i4 8, void %arrayidx3823.case.8, i4 9, void %arrayidx3823.case.9, i4 10, void %arrayidx3823.case.10" [bert_layer.cpp:70]   --->   Operation 77 'switch' 'switch_ln70' <Predicate = true> <Delay = 0.95>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln63 = store i4 %select_ln62_1, i4 %i3" [bert_layer.cpp:63]   --->   Operation 78 'store' 'store_ln63' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln63 = br void %for.inc39" [bert_layer.cpp:63]   --->   Operation 79 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.41>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln67 = sext i24 %v32_V" [bert_layer.cpp:67]   --->   Operation 80 'sext' 'sext_ln67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [6/6] (6.41ns)   --->   "%v34 = sitofp i32 %sext_ln67" [bert_layer.cpp:67]   --->   Operation 81 'sitofp' 'v34' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 82 [5/6] (6.41ns)   --->   "%v34 = sitofp i32 %sext_ln67" [bert_layer.cpp:67]   --->   Operation 82 'sitofp' 'v34' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 83 [4/6] (6.41ns)   --->   "%v34 = sitofp i32 %sext_ln67" [bert_layer.cpp:67]   --->   Operation 83 'sitofp' 'v34' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 84 [3/6] (6.41ns)   --->   "%v34 = sitofp i32 %sext_ln67" [bert_layer.cpp:67]   --->   Operation 84 'sitofp' 'v34' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i4 %select_ln62_1" [bert_layer.cpp:62]   --->   Operation 85 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%v341_addr = getelementptr i32 %v341, i64 0, i64 %zext_ln62" [bert_layer.cpp:62]   --->   Operation 86 'getelementptr' 'v341_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (2.32ns)   --->   "%v341_load = load i4 %v341_addr" [bert_layer.cpp:62]   --->   Operation 87 'load' 'v341_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_7 : Operation 88 [2/6] (6.41ns)   --->   "%v34 = sitofp i32 %sext_ln67" [bert_layer.cpp:67]   --->   Operation 88 'sitofp' 'v34' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 89 [1/2] (2.32ns)   --->   "%v341_load = load i4 %v341_addr" [bert_layer.cpp:62]   --->   Operation 89 'load' 'v341_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_8 : Operation 90 [1/6] (6.41ns)   --->   "%v34 = sitofp i32 %sext_ln67" [bert_layer.cpp:67]   --->   Operation 90 'sitofp' 'v34' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.70>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %v341_load" [bert_layer.cpp:62]   --->   Operation 91 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [4/4] (5.70ns)   --->   "%v35 = fmul i32 %v34, i32 %bitcast_ln62" [bert_layer.cpp:68]   --->   Operation 92 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.70>
ST_10 : Operation 93 [3/4] (5.70ns)   --->   "%v35 = fmul i32 %v34, i32 %bitcast_ln62" [bert_layer.cpp:68]   --->   Operation 93 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.70>
ST_11 : Operation 94 [2/4] (5.70ns)   --->   "%v35 = fmul i32 %v34, i32 %bitcast_ln62" [bert_layer.cpp:68]   --->   Operation 94 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.70>
ST_12 : Operation 95 [1/4] (5.70ns)   --->   "%v35 = fmul i32 %v34, i32 %bitcast_ln62" [bert_layer.cpp:68]   --->   Operation 95 'fmul' 'v35' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.88>
ST_13 : Operation 96 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %v35" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:317]   --->   Operation 96 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 97 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 98 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_36 = trunc i32 %data_V"   --->   Operation 99 'trunc' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 100 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:346]   --->   Operation 101 'add' 'add_ln346' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 102 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 103 [1/1] (1.91ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V"   --->   Operation 103 'sub' 'sub_ln1512' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 104 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 105 [1/1] (0.96ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 105 'select' 'ush' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.42>
ST_14 : Operation 106 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_36, i1 0" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 106 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 107 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 108 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 109 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 110 'lshr' 'r_V' <Predicate = (isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_53 = shl i55 %zext_ln15, i55 %zext_ln1488"   --->   Operation 111 'shl' 'r_V_53' <Predicate = (!isNeg)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i55.i32, i55 %r_V, i32 24"   --->   Operation 112 'bitselect' 'tmp' <Predicate = (isNeg)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 113 'zext' 'zext_ln818' <Predicate = (isNeg)> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i55.i32.i32, i55 %r_V_53, i32 24, i32 31"   --->   Operation 114 'partselect' 'tmp_s' <Predicate = (!isNeg)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (4.42ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i8 %zext_ln818, i8 %tmp_s"   --->   Operation 115 'select' 'val' <Predicate = true> <Delay = 4.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.41>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_scale_outp_i3_l_j3_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216"   --->   Operation 117 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln64 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_43" [bert_layer.cpp:64]   --->   Operation 118 'specpipeline' 'specpipeline_ln64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [bert_layer.cpp:63]   --->   Operation 119 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 120 [1/1] (1.91ns)   --->   "%result_V_11 = sub i8 0, i8 %val"   --->   Operation 120 'sub' 'result_V_11' <Predicate = (p_Result_s)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [1/1] (1.24ns)   --->   "%result_V = select i1 %p_Result_s, i8 %result_V_11, i8 %val" [/wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 121 'select' 'result_V' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 122 [1/1] (0.00ns)   --->   "%v13_0_addr = getelementptr i8 %v13_0, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 122 'getelementptr' 'v13_0_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%v13_1_addr = getelementptr i8 %v13_1, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 123 'getelementptr' 'v13_1_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%v13_2_addr = getelementptr i8 %v13_2, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 124 'getelementptr' 'v13_2_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%v13_3_addr = getelementptr i8 %v13_3, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 125 'getelementptr' 'v13_3_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%v13_4_addr = getelementptr i8 %v13_4, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 126 'getelementptr' 'v13_4_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%v13_5_addr = getelementptr i8 %v13_5, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 127 'getelementptr' 'v13_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%v13_6_addr = getelementptr i8 %v13_6, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 128 'getelementptr' 'v13_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%v13_7_addr = getelementptr i8 %v13_7, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 129 'getelementptr' 'v13_7_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%v13_8_addr = getelementptr i8 %v13_8, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 130 'getelementptr' 'v13_8_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.00ns)   --->   "%v13_9_addr = getelementptr i8 %v13_9, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 131 'getelementptr' 'v13_9_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%v13_10_addr = getelementptr i8 %v13_10, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 132 'getelementptr' 'v13_10_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%v13_11_addr = getelementptr i8 %v13_11, i64 0, i64 %zext_ln63" [bert_layer.cpp:70]   --->   Operation 133 'getelementptr' 'v13_11_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_10_addr" [bert_layer.cpp:70]   --->   Operation 134 'store' 'store_ln70' <Predicate = (select_ln62_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 135 'br' 'br_ln70' <Predicate = (select_ln62_1 == 10)> <Delay = 0.00>
ST_15 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_9_addr" [bert_layer.cpp:70]   --->   Operation 136 'store' 'store_ln70' <Predicate = (select_ln62_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 137 'br' 'br_ln70' <Predicate = (select_ln62_1 == 9)> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_8_addr" [bert_layer.cpp:70]   --->   Operation 138 'store' 'store_ln70' <Predicate = (select_ln62_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 139 'br' 'br_ln70' <Predicate = (select_ln62_1 == 8)> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_7_addr" [bert_layer.cpp:70]   --->   Operation 140 'store' 'store_ln70' <Predicate = (select_ln62_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 141 'br' 'br_ln70' <Predicate = (select_ln62_1 == 7)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_6_addr" [bert_layer.cpp:70]   --->   Operation 142 'store' 'store_ln70' <Predicate = (select_ln62_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 143 'br' 'br_ln70' <Predicate = (select_ln62_1 == 6)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_5_addr" [bert_layer.cpp:70]   --->   Operation 144 'store' 'store_ln70' <Predicate = (select_ln62_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 145 'br' 'br_ln70' <Predicate = (select_ln62_1 == 5)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_4_addr" [bert_layer.cpp:70]   --->   Operation 146 'store' 'store_ln70' <Predicate = (select_ln62_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 147 'br' 'br_ln70' <Predicate = (select_ln62_1 == 4)> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_3_addr" [bert_layer.cpp:70]   --->   Operation 148 'store' 'store_ln70' <Predicate = (select_ln62_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 149 'br' 'br_ln70' <Predicate = (select_ln62_1 == 3)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_2_addr" [bert_layer.cpp:70]   --->   Operation 150 'store' 'store_ln70' <Predicate = (select_ln62_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 151 'br' 'br_ln70' <Predicate = (select_ln62_1 == 2)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_1_addr" [bert_layer.cpp:70]   --->   Operation 152 'store' 'store_ln70' <Predicate = (select_ln62_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 153 'br' 'br_ln70' <Predicate = (select_ln62_1 == 1)> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_0_addr" [bert_layer.cpp:70]   --->   Operation 154 'store' 'store_ln70' <Predicate = (select_ln62_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 155 'br' 'br_ln70' <Predicate = (select_ln62_1 == 0)> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (3.25ns)   --->   "%store_ln70 = store i8 %result_V, i10 %v13_11_addr" [bert_layer.cpp:70]   --->   Operation 156 'store' 'store_ln70' <Predicate = (select_ln62_1 == 15) | (select_ln62_1 == 14) | (select_ln62_1 == 13) | (select_ln62_1 == 12) | (select_ln62_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 768> <RAM>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln70 = br void %arrayidx3823.exit" [bert_layer.cpp:70]   --->   Operation 157 'br' 'br_ln70' <Predicate = (select_ln62_1 == 15) | (select_ln62_1 == 14) | (select_ln62_1 == 13) | (select_ln62_1 == 12) | (select_ln62_1 == 11)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 5.78ns
The critical path consists of the following:
	'alloca' operation ('j3') [26]  (0 ns)
	'load' operation ('j3_load', bert_layer.cpp:63) on local variable 'j3' [40]  (0 ns)
	'icmp' operation ('icmp_ln63', bert_layer.cpp:63) [45]  (1.77 ns)
	'select' operation ('select_ln62', bert_layer.cpp:62) [46]  (0.687 ns)
	'add' operation ('add_ln63', bert_layer.cpp:63) [155]  (1.73 ns)
	'store' operation ('store_ln63', bert_layer.cpp:63) of variable 'add_ln63', bert_layer.cpp:63 on local variable 'j3' [158]  (1.59 ns)

 <State 2>: 6.04ns
The critical path consists of the following:
	'load' operation ('acc_outp_V_load', bert_layer.cpp:65) on array 'acc_outp_V' [67]  (3.25 ns)
	'mux' operation ('v32.V', bert_layer.cpp:65) [79]  (2.78 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v34', bert_layer.cpp:67) [81]  (6.41 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v34', bert_layer.cpp:67) [81]  (6.41 ns)

 <State 5>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v34', bert_layer.cpp:67) [81]  (6.41 ns)

 <State 6>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v34', bert_layer.cpp:67) [81]  (6.41 ns)

 <State 7>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v34', bert_layer.cpp:67) [81]  (6.41 ns)

 <State 8>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v34', bert_layer.cpp:67) [81]  (6.41 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', bert_layer.cpp:68) [82]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', bert_layer.cpp:68) [82]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', bert_layer.cpp:68) [82]  (5.7 ns)

 <State 12>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v35', bert_layer.cpp:68) [82]  (5.7 ns)

 <State 13>: 2.88ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [92]  (1.92 ns)
	'select' operation ('ush') [94]  (0.968 ns)

 <State 14>: 4.42ns
The critical path consists of the following:
	'lshr' operation ('r.V') [97]  (0 ns)
	'select' operation ('val') [102]  (4.42 ns)

 <State 15>: 6.42ns
The critical path consists of the following:
	'sub' operation ('result.V') [103]  (1.92 ns)
	'select' operation ('result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59) [104]  (1.25 ns)
	'store' operation ('store_ln70', bert_layer.cpp:70) of variable 'result.V', /wrk/ci/prod/2022.1.2/rdi_builds/continuous/2022_08_05_3605665/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59 on array 'v13_5' [134]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
