*
*---- act defproc: cell::g0n1n2naa_012aax2<> -----
* raw ports:  in[0] in[1] in[2] out
*
.subckt _8_8cell_8_8g0n1n2naa_012aax2 in_20_3 in_21_3 in_22_3 out
*.PININFO in_20_3:I in_21_3:I in_22_3:I out:O
*.POWER VDD Vdd
*.POWER GND GND
*.POWER NSUB GND
*.POWER PSUB Vdd
*
* --- node flags ---
*
* out (state-holding): pup_reff=0.6; pdn_reff=1.2
*
* --- end node flags ---
*
M0_ #9 in_20_3 Vdd Vdd pch W=0.3U L=0.06U
M1_ #fb10# out Vdd Vdd pch W=0.15U L=0.06U
M2_keeper #11 GND Vdd Vdd pch W=0.12U L=0.51U
M3_ #4 in_20_3 GND GND nch W=0.15U L=0.06U
M4_ #fb10# out GND GND nch W=0.15U L=0.06U
M5_keeper #12 Vdd GND GND nch W=0.12U L=1.74U
M6_ out in_22_3 #3 GND nch W=0.15U L=0.06U
M7_ out in_22_3 #8 Vdd pch W=0.3U L=0.06U
M8_keeper out #fb10# #11 Vdd pch W=0.12U L=0.06U
M9_keeper out #fb10# #12 GND nch W=0.12U L=0.06U
M10_ #3 in_21_3 #4 GND nch W=0.15U L=0.06U
M11_ #8 in_21_3 #9 Vdd pch W=0.3U L=0.06U
.ends
*---- end of process: g0n1n2naa_012aax2<> -----
.subckt foo
xt_4cx0 t_4a t_4b t_4q t_4c _8_8cell_8_8g0n1n2naa_012aax2
.ends
