# CNL_RISC-V - AFTAB
## 32-bit RV32IM RISC-V core 

AFTAB is an implementation for the RV32IM RISC-V ISA and it is the first CNL_RISC-V microprocessor architecture implementation. 
The project is currently going on. Further details will be added in the future.  
The project is released under LGPL v3.0 ( https://www.gnu.org/licenses/lgpl-3.0.txt ).
Copyright (C) 2021 CINI Cybersecurity National Laboratory and University of Teheran.