Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Jul 15 00:35:39 2023
| Host         : LAPTOP-JJHABV97 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TT_timing_summary_routed.rpt -pb TT_timing_summary_routed.pb -rpx TT_timing_summary_routed.rpx -warn_on_violation
| Design       : TT
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  436         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (436)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1031)
5. checking no_input_delay (10)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (436)
--------------------------
 There are 436 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1031)
---------------------------------------------------
 There are 1031 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1036          inf        0.000                      0                 1036           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1036 Endpoints
Min Delay          1036 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[6][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.300ns  (logic 0.960ns (7.805%)  route 11.340ns (92.195%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.862    11.409    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.053    11.462 r  vertexDistances_list[6][4]_i_1/O
                         net (fo=5, routed)           0.838    12.300    vertexDistances_list[6][4]_i_1_n_0
    SLICE_X2Y14          FDPE                                         r  vertexDistances_list_reg[6][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[0][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.207ns  (logic 0.960ns (7.864%)  route 11.247ns (92.136%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.957    11.505    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.053    11.558 r  vertexDistances_list[0][4]_i_1/O
                         net (fo=5, routed)           0.649    12.207    vertexDistances_list[0][4]_i_1_n_0
    SLICE_X6Y14          FDPE                                         r  vertexDistances_list_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[0][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.207ns  (logic 0.960ns (7.864%)  route 11.247ns (92.136%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.957    11.505    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.053    11.558 r  vertexDistances_list[0][4]_i_1/O
                         net (fo=5, routed)           0.649    12.207    vertexDistances_list[0][4]_i_1_n_0
    SLICE_X6Y14          FDPE                                         r  vertexDistances_list_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[0][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.207ns  (logic 0.960ns (7.864%)  route 11.247ns (92.136%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.957    11.505    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y17          LUT6 (Prop_lut6_I3_O)        0.053    11.558 r  vertexDistances_list[0][4]_i_1/O
                         net (fo=5, routed)           0.649    12.207    vertexDistances_list[0][4]_i_1_n_0
    SLICE_X6Y14          FDPE                                         r  vertexDistances_list_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[7][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.086ns  (logic 0.960ns (7.943%)  route 11.126ns (92.057%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.717    11.264    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.053    11.317 r  vertexDistances_list[7][4]_i_1/O
                         net (fo=5, routed)           0.769    12.086    vertexDistances_list[7][4]_i_1_n_0
    SLICE_X3Y15          FDPE                                         r  vertexDistances_list_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[7][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.086ns  (logic 0.960ns (7.943%)  route 11.126ns (92.057%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.717    11.264    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.053    11.317 r  vertexDistances_list[7][4]_i_1/O
                         net (fo=5, routed)           0.769    12.086    vertexDistances_list[7][4]_i_1_n_0
    SLICE_X3Y15          FDPE                                         r  vertexDistances_list_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[7][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.086ns  (logic 0.960ns (7.943%)  route 11.126ns (92.057%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.717    11.264    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.053    11.317 r  vertexDistances_list[7][4]_i_1/O
                         net (fo=5, routed)           0.769    12.086    vertexDistances_list[7][4]_i_1_n_0
    SLICE_X3Y15          FDPE                                         r  vertexDistances_list_reg[7][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[6][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.081ns  (logic 0.960ns (7.946%)  route 11.121ns (92.054%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.862    11.409    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I2_O)        0.053    11.462 r  vertexDistances_list[6][4]_i_1/O
                         net (fo=5, routed)           0.619    12.081    vertexDistances_list[6][4]_i_1_n_0
    SLICE_X6Y13          FDPE                                         r  vertexDistances_list_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vertexDistances_list_reg[5][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.067ns  (logic 0.960ns (7.955%)  route 11.107ns (92.045%))
  Logic Levels:           10  (FDCE=1 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.717     6.396    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X12Y23         LUT6 (Prop_lut6_I3_O)        0.053     6.449 r  fifo[11][0]_i_2/O
                         net (fo=83, routed)          2.401     8.850    fifo[11][0]_i_2_n_0
    SLICE_X5Y13          LUT6 (Prop_lut6_I4_O)        0.053     8.903 f  vertexDistances_list[0][4]_i_41/O
                         net (fo=1, routed)           0.000     8.903    vertexDistances_list[0][4]_i_41_n_0
    SLICE_X5Y13          MUXF7 (Prop_muxf7_I0_O)      0.127     9.030 f  vertexDistances_list_reg[0][4]_i_28/O
                         net (fo=1, routed)           0.000     9.030    vertexDistances_list_reg[0][4]_i_28_n_0
    SLICE_X5Y13          MUXF8 (Prop_muxf8_I1_O)      0.054     9.084 f  vertexDistances_list_reg[0][4]_i_17/O
                         net (fo=2, routed)           0.567     9.652    vertexDistances_list_reg[0][4]_i_17_n_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.153     9.805 f  vertexDistances_list[0][4]_i_9/O
                         net (fo=1, routed)           0.690    10.495    vertexDistances_list[0][4]_i_9_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.053    10.548 r  vertexDistances_list[0][4]_i_4/O
                         net (fo=16, routed)          0.704    11.252    vertexDistances_list[0][4]_i_4_n_0
    SLICE_X5Y19          LUT6 (Prop_lut6_I3_O)        0.053    11.305 r  vertexDistances_list[5][4]_i_1/O
                         net (fo=5, routed)           0.762    12.067    vertexDistances_list[5][4]_i_1_n_0
    SLICE_X5Y13          FDPE                                         r  vertexDistances_list_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 currentVertex_ff_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[2][9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.063ns  (logic 0.948ns (7.859%)  route 11.115ns (92.141%))
  Logic Levels:           8  (FDCE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y13         FDCE                         0.000     0.000 r  currentVertex_ff_reg[0]/C
    SLICE_X14Y13         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  currentVertex_ff_reg[0]/Q
                         net (fo=187, routed)         3.796     4.104    currentVertex_ff[0]
    SLICE_X10Y26         LUT6 (Prop_lut6_I4_O)        0.053     4.157 f  vertexDistances_list[0][4]_i_12/O
                         net (fo=1, routed)           0.469     4.625    vertexDistances_list[0][4]_i_12_n_0
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.053     4.678 r  vertexDistances_list[0][4]_i_5/O
                         net (fo=21, routed)          1.777     6.455    vertexDistances_list[0][4]_i_5_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I1_O)        0.053     6.508 r  fifo[11][3]_i_2/O
                         net (fo=42, routed)          1.391     7.899    fifo[11][3]_i_2_n_0
    SLICE_X5Y26          LUT2 (Prop_lut2_I1_O)        0.066     7.965 r  vertexDistances_list[9][4]_i_4/O
                         net (fo=6, routed)           0.583     8.548    vertexDistances_list[9][4]_i_4_n_0
    SLICE_X6Y25          LUT2 (Prop_lut2_I1_O)        0.180     8.728 r  vertexDistances_list[9][4]_i_3/O
                         net (fo=15, routed)          2.110    10.838    vertexDistances_list[9][4]_i_3_n_0
    SLICE_X8Y17          LUT6 (Prop_lut6_I5_O)        0.172    11.010 r  adjacency_matrix[2][9]_i_2/O
                         net (fo=2, routed)           0.990    12.000    adjacency_matrix[2][9]_i_2_n_0
    SLICE_X3Y23          LUT3 (Prop_lut3_I1_O)        0.063    12.063 r  adjacency_matrix[2][9]_i_1/O
                         net (fo=1, routed)           0.000    12.063    adjacency_matrix[2][9]_i_1_n_0
    SLICE_X3Y23          FDCE                                         r  adjacency_matrix_reg[2][9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fifo_reg[5][4]/C
                            (rising edge-triggered cell FDPE)
  Destination:            fifo_reg[4][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.194ns  (logic 0.128ns (65.840%)  route 0.066ns (34.160%))
  Logic Levels:           2  (FDPE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y16         FDPE                         0.000     0.000 r  fifo_reg[5][4]/C
    SLICE_X19Y16         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  fifo_reg[5][4]/Q
                         net (fo=2, routed)           0.066     0.166    fifo_reg[5][4]
    SLICE_X18Y16         LUT4 (Prop_lut4_I2_O)        0.028     0.194 r  fifo[4][4]_i_2/O
                         net (fo=1, routed)           0.000     0.194    fifo[4][4]_i_2_n_0
    SLICE_X18Y16         FDPE                                         r  fifo_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[3][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.128ns (58.074%)  route 0.092ns (41.926%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y16         FDCE                         0.000     0.000 r  fifo_reg[3][3]/C
    SLICE_X17Y16         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fifo_reg[3][3]/Q
                         net (fo=2, routed)           0.092     0.192    fifo_reg[3][3]
    SLICE_X16Y16         LUT3 (Prop_lut3_I2_O)        0.028     0.220 r  fifo[2][3]_i_1/O
                         net (fo=1, routed)           0.000     0.220    fifo[2][3]_i_1_n_0
    SLICE_X16Y16         FDCE                                         r  fifo_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[2][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.221ns  (logic 0.128ns (57.977%)  route 0.093ns (42.023%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y17         FDCE                         0.000     0.000 r  fifo_reg[2][0]/C
    SLICE_X17Y17         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fifo_reg[2][0]/Q
                         net (fo=2, routed)           0.093     0.193    fifo_reg[2][0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I2_O)        0.028     0.221 r  fifo[1][0]_i_1/O
                         net (fo=1, routed)           0.000     0.221    fifo[1][0]_i_1_n_0
    SLICE_X16Y17         FDCE                                         r  fifo_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 visited_list_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            visited_list_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.128ns (54.893%)  route 0.105ns (45.107%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y14         FDCE                         0.000     0.000 r  visited_list_reg[6]/C
    SLICE_X13Y14         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  visited_list_reg[6]/Q
                         net (fo=2, routed)           0.105     0.205    visited_list_reg_n_0_[6]
    SLICE_X13Y14         LUT6 (Prop_lut6_I5_O)        0.028     0.233 r  visited_list[6]_i_1/O
                         net (fo=1, routed)           0.000     0.233    visited_list[6]_i_1_n_0
    SLICE_X13Y14         FDCE                                         r  visited_list_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[8][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[7][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.235ns  (logic 0.146ns (62.187%)  route 0.089ns (37.813%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y15         FDCE                         0.000     0.000 r  fifo_reg[8][0]/C
    SLICE_X16Y15         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  fifo_reg[8][0]/Q
                         net (fo=2, routed)           0.089     0.207    fifo_reg[8][0]
    SLICE_X17Y15         LUT3 (Prop_lut3_I2_O)        0.028     0.235 r  fifo[7][0]_i_1/O
                         net (fo=1, routed)           0.000     0.235    fifo[7][0]_i_1_n_0
    SLICE_X17Y15         FDCE                                         r  fifo_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[4][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.236ns  (logic 0.146ns (61.923%)  route 0.090ns (38.077%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDCE                         0.000     0.000 r  fifo_reg[4][0]/C
    SLICE_X18Y17         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  fifo_reg[4][0]/Q
                         net (fo=3, routed)           0.090     0.208    fifo_reg[4][0]
    SLICE_X19Y17         LUT3 (Prop_lut3_I2_O)        0.028     0.236 r  fifo[3][0]_i_1/O
                         net (fo=1, routed)           0.000     0.236    fifo[3][0]_i_1_n_0
    SLICE_X19Y17         FDCE                                         r  fifo_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[11][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            fifo_reg[10][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (53.933%)  route 0.109ns (46.067%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y15         FDPE                         0.000     0.000 r  fifo_reg[11][1]/C
    SLICE_X15Y15         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  fifo_reg[11][1]/Q
                         net (fo=2, routed)           0.109     0.209    fifo_reg[11][1]
    SLICE_X15Y14         LUT3 (Prop_lut3_I1_O)        0.028     0.237 r  fifo[10][1]_i_1/O
                         net (fo=1, routed)           0.000     0.237    fifo[10][1]_i_1_n_0
    SLICE_X15Y14         FDPE                                         r  fifo_reg[10][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[10][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            fifo_reg[9][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.373%)  route 0.112ns (46.627%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDCE                         0.000     0.000 r  fifo_reg[10][3]/C
    SLICE_X15Y14         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  fifo_reg[10][3]/Q
                         net (fo=2, routed)           0.112     0.212    fifo_reg[10][3]
    SLICE_X17Y14         LUT3 (Prop_lut3_I2_O)        0.028     0.240 r  fifo[9][3]_i_1/O
                         net (fo=1, routed)           0.000     0.240    fifo[9][3]_i_1_n_0
    SLICE_X17Y14         FDCE                                         r  fifo_reg[9][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fifo_reg[10][1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            fifo_reg[9][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.128ns (53.314%)  route 0.112ns (46.686%))
  Logic Levels:           2  (FDPE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y14         FDPE                         0.000     0.000 r  fifo_reg[10][1]/C
    SLICE_X15Y14         FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  fifo_reg[10][1]/Q
                         net (fo=2, routed)           0.112     0.212    fifo_reg[10][1]
    SLICE_X17Y14         LUT3 (Prop_lut3_I1_O)        0.028     0.240 r  fifo[9][1]_i_1/O
                         net (fo=1, routed)           0.000     0.240    fifo[9][1]_i_1_n_0
    SLICE_X17Y14         FDPE                                         r  fifo_reg[9][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 adjacency_matrix_reg[15][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            adjacency_matrix_reg[15][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.532%)  route 0.116ns (47.468%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y25         FDCE                         0.000     0.000 r  adjacency_matrix_reg[15][3]/C
    SLICE_X11Y25         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  adjacency_matrix_reg[15][3]/Q
                         net (fo=2, routed)           0.116     0.216    adjacency_matrix_reg_n_0_[15][3]
    SLICE_X11Y25         LUT6 (Prop_lut6_I5_O)        0.028     0.244 r  adjacency_matrix[15][3]_i_1/O
                         net (fo=1, routed)           0.000     0.244    adjacency_matrix[15][3]_i_1_n_0
    SLICE_X11Y25         FDCE                                         r  adjacency_matrix_reg[15][3]/D
  -------------------------------------------------------------------    -------------------





