<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p390" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_390{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_390{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_390{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_390{left:69px;bottom:844px;letter-spacing:0.16px;}
#t5_390{left:150px;bottom:844px;letter-spacing:0.2px;word-spacing:0.04px;}
#t6_390{left:69px;bottom:820px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t7_390{left:69px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_390{left:69px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_390{left:69px;bottom:770px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_390{left:69px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_390{left:69px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tc_390{left:69px;bottom:701px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_390{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_390{left:69px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.78px;}
#tf_390{left:69px;bottom:651px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#tg_390{left:69px;bottom:634px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#th_390{left:69px;bottom:617px;letter-spacing:-0.32px;word-spacing:-0.34px;}
#ti_390{left:69px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_390{left:69px;bottom:526px;letter-spacing:0.16px;}
#tk_390{left:150px;bottom:526px;letter-spacing:0.22px;word-spacing:-0.04px;}
#tl_390{left:149px;bottom:500px;letter-spacing:0.23px;}
#tm_390{left:69px;bottom:477px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#tn_390{left:69px;bottom:460px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#to_390{left:69px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tp_390{left:69px;bottom:417px;}
#tq_390{left:95px;bottom:420px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tr_390{left:95px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ts_390{left:95px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#tt_390{left:95px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_390{left:69px;bottom:343px;}
#tv_390{left:95px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tw_390{left:95px;bottom:330px;letter-spacing:-0.14px;word-spacing:-1.42px;}
#tx_390{left:95px;bottom:313px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ty_390{left:69px;bottom:287px;}
#tz_390{left:95px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t10_390{left:69px;bottom:264px;}
#t11_390{left:95px;bottom:267px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t12_390{left:95px;bottom:250px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t13_390{left:95px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_390{left:69px;bottom:207px;}
#t15_390{left:95px;bottom:211px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_390{left:95px;bottom:194px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_390{left:69px;bottom:168px;}
#t18_390{left:95px;bottom:171px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t19_390{left:69px;bottom:145px;}
#t1a_390{left:95px;bottom:148px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_390{left:95px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1c_390{left:198px;bottom:1069px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t1d_390{left:284px;bottom:1069px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1e_390{left:84px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1f_390{left:322px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t1g_390{left:107px;bottom:1014px;letter-spacing:-0.22px;}
#t1h_390{left:240px;bottom:1022px;letter-spacing:-0.14px;}
#t1i_390{left:272px;bottom:1005px;letter-spacing:-0.14px;}
#t1j_390{left:101px;bottom:981px;letter-spacing:-0.23px;}
#t1k_390{left:104px;bottom:948px;letter-spacing:-0.17px;}
#t1l_390{left:227px;bottom:956px;letter-spacing:-0.14px;}
#t1m_390{left:437px;bottom:940px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1n_390{left:103px;bottom:915px;letter-spacing:-0.16px;}

.s1_390{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_390{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_390{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_390{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_390{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_390{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_390{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s8_390{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts390" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg390Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg390" style="-webkit-user-select: none;"><object width="935" height="1210" data="390/390.svg" type="image/svg+xml" id="pdf390" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_390" class="t s1_390">15-8 </span><span id="t2_390" class="t s1_390">Vol. 1 </span>
<span id="t3_390" class="t s2_390">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_390" class="t s3_390">15.5 </span><span id="t5_390" class="t s3_390">ACCESSING XMM, YMM, AND ZMM REGISTERS </span>
<span id="t6_390" class="t s4_390">The lower 128 bits of a YMM register is aliased to the corresponding XMM register. Legacy SSE instructions (i.e., </span>
<span id="t7_390" class="t s4_390">SIMD instructions operating on XMM state but not using the VEX prefix, also referred to non-VEX encoded SIMD </span>
<span id="t8_390" class="t s4_390">instructions) will not access the upper bits (MAXVL-1:128) of the YMM registers. AVX and FMA instructions with a </span>
<span id="t9_390" class="t s4_390">VEX prefix and vector length of 128-bits zeroes the upper 128 bits of the YMM register. </span>
<span id="ta_390" class="t s4_390">Upper bits of YMM registers (255:128) can be read and written to by many instructions with a VEX.256 prefix. </span>
<span id="tb_390" class="t s4_390">XSAVE and XRSTOR may be used to save and restore the upper bits of the YMM registers. </span>
<span id="tc_390" class="t s4_390">The lower 256 bits of a ZMM register are aliased to the corresponding YMM register. Legacy SSE instructions (i.e., </span>
<span id="td_390" class="t s4_390">SIMD instructions operating on XMM state but not using the VEX prefix, also referred to non-VEX encoded SIMD </span>
<span id="te_390" class="t s4_390">instructions) will not access the upper bits (MAXVL-1:128) of the ZMM registers, where MAXVL is maximum vector </span>
<span id="tf_390" class="t s4_390">length (currently 512 bits). AVX and FMA instructions with a VEX prefix and vector length of 128-bits zero the upper </span>
<span id="tg_390" class="t s4_390">384 bits of the ZMM register, while the VEX prefix and vector length of 256-bits zeroes the upper 256 bits of the </span>
<span id="th_390" class="t s4_390">ZMM register. </span>
<span id="ti_390" class="t s4_390">Upper bits of ZMM registers (511:256) can be read and written to by instructions with an EVEX.512 prefix. </span>
<span id="tj_390" class="t s3_390">15.6 </span><span id="tk_390" class="t s3_390">ENHANCED VECTOR PROGRAMMING ENVIRONMENT USING EVEX </span>
<span id="tl_390" class="t s3_390">ENCODING </span>
<span id="tm_390" class="t s4_390">EVEX-encoded AVX-512 instructions support an enhanced vector programming environment. The enhanced vector </span>
<span id="tn_390" class="t s4_390">programming environment uses the combination of EVEX bit-field encodings and a set of eight opmask registers to </span>
<span id="to_390" class="t s4_390">provide the following capabilities: </span>
<span id="tp_390" class="t s5_390">• </span><span id="tq_390" class="t s4_390">Conditional vector processing of an EVEX-encoded instruction. Opmask registers k1 through k7 can be used to </span>
<span id="tr_390" class="t s4_390">conditionally govern the per-data-element computational operation and the per-element updates to the </span>
<span id="ts_390" class="t s4_390">destination operand of an AVX-512 Foundation instruction. Each bit of the opmask register governs one vector </span>
<span id="tt_390" class="t s4_390">element operation (a vector element can be 8 bits, 16 bits, 32 bits or 64 bits). </span>
<span id="tu_390" class="t s5_390">• </span><span id="tv_390" class="t s4_390">In addition to providing predication control on vector instructions via EVEX bit-field encoding, the opmask </span>
<span id="tw_390" class="t s4_390">registers can also be used similarly on general-purpose registers as source/destination operands using modR/M </span>
<span id="tx_390" class="t s4_390">encoding for non-mask-related instructions. In this case, an opmask register k0 through k7 can be selected. </span>
<span id="ty_390" class="t s5_390">• </span><span id="tz_390" class="t s4_390">In 64-bit mode, 32 vector registers can be encoded using the EVEX prefix. </span>
<span id="t10_390" class="t s5_390">• </span><span id="t11_390" class="t s4_390">Broadcast may be supported for some instructions on the operand that can be encoded as a memory vector. </span>
<span id="t12_390" class="t s4_390">The data elements of a memory vector may be conditionally fetched or written to, and the vector size is </span>
<span id="t13_390" class="t s4_390">dependent on the data transformation function. </span>
<span id="t14_390" class="t s5_390">• </span><span id="t15_390" class="t s4_390">Flexible rounding control for the register-to-register flavor of EVEX encoded 512-bit and scalar instructions. </span>
<span id="t16_390" class="t s4_390">Four rounding modes are supported by direct encoding within the EVEX prefix, overriding MXCSR settings. </span>
<span id="t17_390" class="t s5_390">• </span><span id="t18_390" class="t s4_390">Broadcast of one element to the rest of the destination vector register. </span>
<span id="t19_390" class="t s5_390">• </span><span id="t1a_390" class="t s4_390">Compressed 8-bit displacement encoding scheme to increase the instruction encoding density for instructions </span>
<span id="t1b_390" class="t s4_390">that normally require disp32 syntax. </span>
<span id="t1c_390" class="t s6_390">Table 15-3. </span><span id="t1d_390" class="t s6_390">Instruction Mnemonics That Do Not Support EVEX.128 Encoding </span>
<span id="t1e_390" class="t s7_390">Instruction Group </span><span id="t1f_390" class="t s7_390">Instruction Mnemonics Supporting EVEX.256 Only Using AVX512VL </span>
<span id="t1g_390" class="t s4_390">AVX512F </span>
<span id="t1h_390" class="t s8_390">VBROADCASTSD, VBROADCASTF32X4, VEXTRACTI32X4, VINSERTF32X4, VINSERTI32X4, VPERMD, </span>
<span id="t1i_390" class="t s8_390">VPERMPD, VPERMPS, VPERMQ, VSHUFF32X4, VSHUFF64X2, VSHUFI32X4, VSHUFI64X2 </span>
<span id="t1j_390" class="t s4_390">AVX512CD </span>
<span id="t1k_390" class="t s8_390">AVX512DQ </span>
<span id="t1l_390" class="t s8_390">VBROADCASTF32X2, VBROADCASTF64X2, VBROADCASTI32X4, VBROADCASTI64X2, VEXTRACTI64X2, </span>
<span id="t1m_390" class="t s8_390">VINSERTF64X2, VINSERTI64X2, </span>
<span id="t1n_390" class="t s8_390">AVX512BW </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
