INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/cresp/FPGA_Projects/UART_proj/UART_proj.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
