[2025-09-17 16:05:27] START suite=gap trace=cc-5
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-5.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2558927 heartbeat IPC: 3.908 cumulative IPC: 3.908 (Simulation time: 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4799991 heartbeat IPC: 4.462 cumulative IPC: 4.167 (Simulation time: 00 hr 02 min 00 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4799991 cumulative IPC: 4.167 (Simulation time: 00 hr 02 min 00 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4799991 cumulative IPC: 4.167 (Simulation time: 00 hr 02 min 00 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 26668951 heartbeat IPC: 0.4573 cumulative IPC: 0.4573 (Simulation time: 00 hr 05 min 36 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 48273278 heartbeat IPC: 0.4629 cumulative IPC: 0.4601 (Simulation time: 00 hr 09 min 07 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 68559536 heartbeat IPC: 0.4929 cumulative IPC: 0.4705 (Simulation time: 00 hr 12 min 35 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 89451069 heartbeat IPC: 0.4787 cumulative IPC: 0.4725 (Simulation time: 00 hr 16 min 04 sec)
Heartbeat CPU 0 instructions: 70000003 cycles: 109703274 heartbeat IPC: 0.4938 cumulative IPC: 0.4766 (Simulation time: 00 hr 19 min 29 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 130218879 heartbeat IPC: 0.4874 cumulative IPC: 0.4784 (Simulation time: 00 hr 23 min 01 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 150870522 heartbeat IPC: 0.4842 cumulative IPC: 0.4792 (Simulation time: 00 hr 26 min 13 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 170782114 heartbeat IPC: 0.5022 cumulative IPC: 0.482 (Simulation time: 00 hr 29 min 06 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 190867419 heartbeat IPC: 0.4979 cumulative IPC: 0.4837 (Simulation time: 00 hr 31 min 49 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 206220841 cumulative IPC: 0.4849 (Simulation time: 00 hr 34 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 206220841 cumulative IPC: 0.4849 (Simulation time: 00 hr 34 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-5.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4849 instructions: 100000000 cycles: 206220841
CPU 0 Branch Prediction Accuracy: 92.41% MPKI: 15.15 Average ROB Occupancy at Mispredict: 39.65
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 15.15
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 7767152
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 407.04492
REPLAY_LOAD: 198.78563
NON_REPLAY_LOAD: 26.666233

== Total ==
ADDR_TRANS: 271906
REPLAY_LOAD: 171552
NON_REPLAY_LOAD: 7323694

== Counts ==
ADDR_TRANS: 668
REPLAY_LOAD: 863
NON_REPLAY_LOAD: 274643

cpu0->cpu0_STLB TOTAL        ACCESS:    4666676 HIT:    4659619 MISS:       7057 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    4666676 HIT:    4659619 MISS:       7057 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 543.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9041515 HIT:    3584306 MISS:    5457209 MSHR_MERGE:     179412
cpu0->cpu0_L2C LOAD         ACCESS:    7206008 HIT:    2575458 MISS:    4630550 MSHR_MERGE:       5540
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    1595729 HIT:     777436 MISS:     818293 MSHR_MERGE:     173872
cpu0->cpu0_L2C WRITE        ACCESS:     225942 HIT:     225855 MISS:         87 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      13836 HIT:       5557 MISS:       8279 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1415108 ISSUED:    1415108 USEFUL:     439853 USELESS:      66496
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 69.69 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1515297 HIT:    1515297 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1515297 HIT:    1515297 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26404838 HIT:   17929236 MISS:    8475602 MSHR_MERGE:    1075041
cpu0->cpu0_L1D LOAD         ACCESS:   25856708 HIT:   17594922 MISS:    8261786 MSHR_MERGE:    1055778
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     260682 HIT:      60702 MISS:     199980 MSHR_MERGE:      19263
cpu0->cpu0_L1D WRITE        ACCESS:     273320 HIT:     273320 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      14128 HIT:        292 MISS:      13836 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:     260695 ISSUED:     260682 USEFUL:      36894 USELESS:     102211
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 54.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1515291 HIT:    1515291 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1515291 HIT:    1515291 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   26130021 HIT:   20572912 MISS:    5557109 MSHR_MERGE:     890433
cpu0->cpu0_DTLB LOAD         ACCESS:   26130021 HIT:   20572912 MISS:    5557109 MSHR_MERGE:     890433
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.832 cycles
cpu0->LLC TOTAL        ACCESS:    5503178 HIT:    3071714 MISS:    2431464 MSHR_MERGE:       1394
cpu0->LLC LOAD         ACCESS:    4625010 HIT:    2773049 MISS:    1851961 MSHR_MERGE:        379
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     644421 HIT:      73401 MISS:     571020 MSHR_MERGE:       1015
cpu0->LLC WRITE        ACCESS:     225468 HIT:     224946 MISS:        522 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       8279 HIT:        318 MISS:       7961 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      30798
  ROW_BUFFER_MISS:    2398706
  AVG DBUS CONGESTED CYCLE: 4.654
Channel 0 WQ ROW_BUFFER_HIT:      39367
  ROW_BUFFER_MISS:     179378
  FULL:          0
Channel 0 REFRESHES ISSUED:      17186

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       285895      1677182      2148513      1386617
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          584
  STLB miss resolved @ L2C                0            0            0            0        11114
  STLB miss resolved @ LLC                0            0            0            0          636
  STLB miss resolved @ MEM                0            0            0            0         7961

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:39:49] END   suite=gap trace=cc-5 (rc=0)
