SITE_PIPS P14 OUSED:0 
SITE_PIPS N14 OUSED:0 
SITE_PIPS P18 OUSED:0 
SITE_PIPS N17 OUSED:0 
SITE_PIPS M17 OUSED:0 
SITE_PIPS M16 OUSED:0 
SITE_PIPS N16 OUSED:0 
SITE_PIPS N15 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS R17 OUSED:0 
SITE_PIPS P17 OUSED:0 
SITE_PIPS R15 OUSED:0 
SITE_PIPS P15 OUSED:0 
SITE_PIPS SLICE_X0Y72 SRUSEDMUX:IN CEUSEDMUX:1 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS T15 OUSED:0 
SITE_PIPS T14 OUSED:0 
SITE_PIPS SLICE_X0Y71 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS SLICE_X0Y70 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:AX DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS T16 OUSED:0 
SITE_PIPS R16 OUSED:0 
SITE_PIPS SLICE_X0Y69 PRECYINIT:0 SRUSEDMUX:IN CEUSEDMUX:1 COUTUSED:0 CLKINV:CLK DCY0:DX CCY0:CX BCY0:BX ACY0:O5 DFFMUX:XOR CFFMUX:XOR BFFMUX:XOR AFFMUX:XOR 
SITE_PIPS V16 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V15 OUSED:0 
SITE_PIPS U18 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U17 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V17 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U16 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V12 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U12 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V11 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS V14 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U14 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS U13 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T13 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS T9 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
SITE_PIPS R10 IUSED:0 IBUFDISABLE_SEL:GND INTERMDISABLE_SEL:GND 
STATIC_SOURCES 
LUT_RTS 
INTRASITE clk
INTERSITE clk_IBUF BUFGCTRL_X0Y0/I0 N15/I 
ROUTE clk_IBUF  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O LIOI_I2GCLK_TOP0 HCLK_CMT_MUX_CLK_0 CLK_HROW_BOT_R_CK_BUFG_CASCO0 CLK_BUFG_BUFGCTRL0_I0 }  
INTERSITE clk_IBUF_BUFG SLICE_X0Y69/CLK SLICE_X0Y71/CLK SLICE_X0Y71/CLK SLICE_X0Y72/CLK SLICE_X0Y72/CLK SLICE_X0Y72/CLK SLICE_X0Y72/CLK SLICE_X0Y69/CLK SLICE_X0Y69/CLK SLICE_X0Y69/CLK SLICE_X0Y70/CLK SLICE_X0Y70/CLK SLICE_X0Y70/CLK SLICE_X0Y70/CLK SLICE_X0Y71/CLK SLICE_X0Y71/CLK BUFGCTRL_X0Y0/O 
ROUTE clk_IBUF_BUFG  { CLK_BUFG_BUFGCTRL0_O CLK_BUFG_CK_GCLK0 CLK_BUFG_REBUF_R_CK_GCLK0_BOT CLK_HROW_CK_MUX_OUT_L8 CLK_HROW_CK_HCLK_OUT_L8 CLK_HROW_CK_BUFHCLK_L8 <12>HCLK_LEAF_CLK_B_BOTL5  { <6>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <5>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }   { <4>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  <3>GCLK_L_B11_WEST CLK_L1 CLBLL_LL_CLK }  
INTRASITE clr
INTERSITE clr_IBUF U17/I SLICE_X0Y69/SR SLICE_X0Y71/SR SLICE_X0Y71/SR SLICE_X0Y72/SR SLICE_X0Y72/SR SLICE_X0Y72/SR SLICE_X0Y72/SR SLICE_X0Y69/SR SLICE_X0Y69/SR SLICE_X0Y69/SR SLICE_X0Y70/SR SLICE_X0Y70/SR SLICE_X0Y70/SR SLICE_X0Y70/SR SLICE_X0Y71/SR SLICE_X0Y71/SR 
ROUTE clr_IBUF  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 WR1BEG1 SR1BEG1 ER1BEG2  { NR1BEG2  { NR1BEG2  { NR1BEG2 CTRL_L1 CLBLL_LL_SR }  CTRL_L1 CLBLL_LL_SR }  CTRL_L1 CLBLL_LL_SR }  CTRL_L1 CLBLL_LL_SR }  
INTRASITE din[0]
INTRASITE din[10]
INTRASITE din[11]
INTRASITE din[12]
INTRASITE din[13]
INTRASITE din[14]
INTRASITE din[15]
INTRASITE din[1]
INTRASITE din[2]
INTRASITE din[3]
INTRASITE din[4]
INTRASITE din[5]
INTRASITE din[6]
INTRASITE din[7]
INTRASITE din[8]
INTRASITE din[9]
INTERSITE din_IBUF[0] SLICE_X0Y69/A5 SLICE_X0Y69/A5 R10/I 
ROUTE din_IBUF[0]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN6BEG0 NN6BEG0 NN6BEG0 NR1BEG0 IMUX_L8 CLBLL_LL_A5 }  
INTERSITE din_IBUF[10] SLICE_X0Y71/C4 U12/I 
ROUTE din_IBUF[10]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 EL1BEG_N3 EL1BEG2 IMUX_L28 CLBLL_LL_C4 }  
INTERSITE din_IBUF[11] SLICE_X0Y71/D2 U11/I 
ROUTE din_IBUF[11]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NE6BEG0 NL1BEG_N3 IMUX_L45 CLBLL_LL_D2 }  
INTERSITE din_IBUF[12] SLICE_X0Y72/A1 T11/I 
ROUTE din_IBUF[12]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NW2BEG0 EL1BEG_N3 IMUX_L7 CLBLL_LL_A1 }  
INTERSITE din_IBUF[13] SLICE_X0Y72/B3 V17/I 
ROUTE din_IBUF[13]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 SR1BEG_S0 IMUX_L17 CLBLL_LL_B3 }  
INTERSITE din_IBUF[14] SLICE_X0Y72/C1 U16/I 
ROUTE din_IBUF[14]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN2BEG0 EE2BEG0 IMUX_L32 CLBLL_LL_C1 }  
INTERSITE din_IBUF[15] SLICE_X0Y72/D5 U18/I 
ROUTE din_IBUF[15]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 NN6BEG0 EL1BEG_N3 NR1BEG3 IMUX_L47 CLBLL_LL_D5 }  
INTERSITE din_IBUF[1] SLICE_X0Y69/B3 T10/I 
ROUTE din_IBUF[1]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NN6BEG0 EE2BEG0 IMUX_L17 CLBLL_LL_B3 }  
INTERSITE din_IBUF[2] SLICE_X0Y69/C4 T9/I 
ROUTE din_IBUF[2]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 NE6BEG0 NL1BEG_N3 NL1BEG2 IMUX_L28 CLBLL_LL_C4 }  
INTERSITE din_IBUF[3] SLICE_X0Y69/D2 U13/I 
ROUTE din_IBUF[3]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NL1BEG_N3 IMUX_L45 CLBLL_LL_D2 }  
INTERSITE din_IBUF[4] SLICE_X0Y70/A1 T13/I 
ROUTE din_IBUF[4]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 NW2BEG0 EL1BEG_N3 IMUX_L7 CLBLL_LL_A1 }  
INTERSITE din_IBUF[5] SLICE_X0Y70/B3 V14/I 
ROUTE din_IBUF[5]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NN6BEG0 SR1BEG_S0 IMUX_L17 CLBLL_LL_B3 }  
INTERSITE din_IBUF[6] SLICE_X0Y70/C1 U14/I 
ROUTE din_IBUF[6]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NE2BEG0 NN6BEG0 NN6BEG0 NE2BEG0 IMUX_L32 CLBLL_LL_C1 }  
INTERSITE din_IBUF[7] SLICE_X0Y70/D1 V11/I 
ROUTE din_IBUF[7]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NE6BEG0 NN6BEG0 NR1BEG0 NN2BEG0 IMUX_L40 CLBLL_LL_D1 }  
INTERSITE din_IBUF[8] SLICE_X0Y71/A5 V10/I 
ROUTE din_IBUF[8]  { IOB_IBUF0 LIOI_I0 LIOI_ILOGIC0_D IOI_ILOGIC0_O IOI_LOGIC_OUTS18_1 INT_INTERFACE_LOGIC_OUTS_L18 NW6BEG0 NN2BEG0 NN6BEG0 NE2BEG0 IMUX_L8 CLBLL_LL_A5 }  
INTERSITE din_IBUF[9] SLICE_X0Y71/B3 V12/I 
ROUTE din_IBUF[9]  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 NN6BEG0 NN6BEG0 EE2BEG0 IMUX_L17 CLBLL_LL_B3 }  
INTRASITE ld
INTERSITE ld_IBUF SLICE_X0Y69/A2 SLICE_X0Y69/D1 SLICE_X0Y69/C1 SLICE_X0Y69/B5 SLICE_X0Y72/D1 SLICE_X0Y72/C3 SLICE_X0Y72/B5 SLICE_X0Y72/A5 SLICE_X0Y70/D2 SLICE_X0Y70/C3 SLICE_X0Y70/B5 SLICE_X0Y70/A5 SLICE_X0Y71/D1 SLICE_X0Y71/C1 SLICE_X0Y71/B5 SLICE_X0Y71/A2 SLICE_X0Y69/A2 V16/I 
ROUTE ld_IBUF  { IOB_IBUF1 LIOI_I1 LIOI_ILOGIC1_D IOI_ILOGIC1_O IOI_LOGIC_OUTS18_0 INT_INTERFACE_LOGIC_OUTS_L18 EE2BEG0 NN2BEG0  { NR1BEG0  { IMUX_L8 CLBLL_LL_A5 }   { NR1BEG0  { IMUX_L24 CLBLL_LL_B5 }   { IMUX_L32 CLBLL_LL_C1 }  IMUX_L40 CLBLL_LL_D1 }   { IMUX_L24 CLBLL_LL_B5 }   { NN2BEG0  { NL1BEG_N3 IMUX_L22 CLBLL_LL_C3 }   { IMUX_L24 CLBLL_LL_B5 }   { SR1BEG_S0  { SS2BEG0 IMUX_L2 CLBLL_LL_A2 }  IMUX_L2 CLBLL_LL_A2 }   { IMUX_L8 CLBLL_LL_A5 }  IMUX_L40 CLBLL_LL_D1 }  NL1BEG_N3  { IMUX_L45 CLBLL_LL_D2 }  IMUX_L22 CLBLL_LL_C3 }   { IMUX_L32 CLBLL_LL_C1 }   { IMUX_L24 CLBLL_LL_B5 }  IMUX_L40 CLBLL_LL_D1 }  
INTRASITE q[0]
INTRASITE q[0]_i_2_n_0
INTRASITE q[0]_i_3_n_0
INTRASITE q[0]_i_4_n_0
INTRASITE q[0]_i_5_n_0
INTRASITE q[0]_i_6_n_0
INTRASITE q[10]
INTRASITE q[11]
INTRASITE q[12]
INTRASITE q[12]_i_2_n_0
INTRASITE q[12]_i_3_n_0
INTRASITE q[12]_i_4_n_0
INTRASITE q[12]_i_5_n_0
INTRASITE q[13]
INTRASITE q[14]
INTRASITE q[15]
INTRASITE q[1]
INTRASITE q[2]
INTRASITE q[3]
INTRASITE q[4]
INTRASITE q[4]_i_2_n_0
INTRASITE q[4]_i_3_n_0
INTRASITE q[4]_i_4_n_0
INTRASITE q[4]_i_5_n_0
INTRASITE q[5]
INTRASITE q[6]
INTRASITE q[7]
INTRASITE q[8]
INTRASITE q[8]_i_2_n_0
INTRASITE q[8]_i_3_n_0
INTRASITE q[8]_i_4_n_0
INTRASITE q[8]_i_5_n_0
INTRASITE q[9]
INTERSITE q_OBUF[0] V15/O SLICE_X0Y69/A3 SLICE_X0Y69/A3 SLICE_X0Y69/AQ 
ROUTE q_OBUF[0]  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { SL1BEG0 WW2BEG0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L1 CLBLL_LL_A3 }  
INTERSITE q_OBUF[10] M17/O SLICE_X0Y71/C2 SLICE_X0Y71/CQ 
ROUTE q_OBUF[10]  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { WW2BEG2 NN6BEG3 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L29 CLBLL_LL_C2 }  
INTERSITE q_OBUF[11] M16/O SLICE_X0Y71/D3 SLICE_X0Y71/DQ 
ROUTE q_OBUF[11]  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { NN6BEG3 NW6BEG3 SR1BEG3 SR1BEG_S0 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L38 CLBLL_LL_D3 }  
INTERSITE q_OBUF[12] P18/O SLICE_X0Y72/A3 SLICE_X0Y72/AQ 
ROUTE q_OBUF[12]  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NN6BEG0 NW6BEG0 SR1BEG_S0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L1 CLBLL_LL_A3 }  
INTERSITE q_OBUF[13] N17/O SLICE_X0Y72/B2 SLICE_X0Y72/BQ 
ROUTE q_OBUF[13]  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { NN6BEG1 NW6BEG1 WW2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L18 CLBLL_LL_B2 }  
INTERSITE q_OBUF[14] P14/O SLICE_X0Y72/C2 SLICE_X0Y72/CQ 
ROUTE q_OBUF[14]  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { NN6BEG2 NW6BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L29 CLBLL_LL_C2 }  
INTERSITE q_OBUF[15] N14/O SLICE_X0Y72/D3 SLICE_X0Y72/DQ 
ROUTE q_OBUF[15]  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { NN6BEG3 NW6BEG3 NL1BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L38 CLBLL_LL_D3 }  
INTERSITE q_OBUF[1] T16/O SLICE_X0Y69/B2 SLICE_X0Y69/BQ 
ROUTE q_OBUF[1]  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { WW2BEG1 FAN_ALT7 FAN_BOUNCE7 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L18 CLBLL_LL_B2 }  
INTERSITE q_OBUF[2] R16/O SLICE_X0Y69/C2 SLICE_X0Y69/CQ 
ROUTE q_OBUF[2]  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { WR1BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L29 CLBLL_LL_C2 }  
INTERSITE q_OBUF[3] T15/O SLICE_X0Y69/D3 SLICE_X0Y69/DQ 
ROUTE q_OBUF[3]  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { NW2BEG3 WL1BEG1 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L38 CLBLL_LL_D3 }  
INTERSITE q_OBUF[4] T14/O SLICE_X0Y70/A3 SLICE_X0Y70/AQ 
ROUTE q_OBUF[4]  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { WW2BEG0 NN2BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L1 CLBLL_LL_A3 }  
INTERSITE q_OBUF[5] R15/O SLICE_X0Y70/B2 SLICE_X0Y70/BQ 
ROUTE q_OBUF[5]  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { IMUX_L18 CLBLL_LL_B2 }  WW2BEG1 NN2BEG2 NL1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  
INTERSITE q_OBUF[6] P15/O SLICE_X0Y70/C2 SLICE_X0Y70/CQ 
ROUTE q_OBUF[6]  { CLBLL_LL_CQ CLBLL_LOGIC_OUTS6  { NW6BEG2 SW2BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L29 CLBLL_LL_C2 }  
INTERSITE q_OBUF[7] R17/O SLICE_X0Y70/D3 SLICE_X0Y70/DQ 
ROUTE q_OBUF[7]  { CLBLL_LL_DQ CLBLL_LOGIC_OUTS7  { NW6BEG3 WL1BEG1 NR1BEG1 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L38 CLBLL_LL_D3 }  
INTERSITE q_OBUF[8] P17/O SLICE_X0Y71/A3 SLICE_X0Y71/AQ 
ROUTE q_OBUF[8]  { CLBLL_LL_AQ CLBLL_LOGIC_OUTS4  { NW6BEG0 NE2BEG0 WR1BEG1 IMUX_L34 IOI_OLOGIC0_D1 LIOI_OLOGIC0_OQ LIOI_O0 }  IMUX_L1 CLBLL_LL_A3 }  
INTERSITE q_OBUF[9] N16/O SLICE_X0Y71/B2 SLICE_X0Y71/BQ 
ROUTE q_OBUF[9]  { CLBLL_LL_BQ CLBLL_LOGIC_OUTS5  { NN6BEG1 WW2BEG0 IMUX_L34 IOI_OLOGIC1_D1 LIOI_OLOGIC1_OQ LIOI_O1 }  IMUX_L18 CLBLL_LL_B2 }  
INTERSITE q_reg[0]_i_1_n_0 SLICE_X0Y70/CIN SLICE_X0Y69/COUT 
ROUTE q_reg[0]_i_1_n_0  { CLBLL_LL_COUT CLBLL_LL_COUT_N }  
INTRASITE q_reg[0]_i_1_n_4
INTRASITE q_reg[0]_i_1_n_5
INTRASITE q_reg[0]_i_1_n_6
INTRASITE q_reg[0]_i_1_n_7
INTRASITE q_reg[12]_i_1_n_4
INTRASITE q_reg[12]_i_1_n_5
INTRASITE q_reg[12]_i_1_n_6
INTRASITE q_reg[12]_i_1_n_7
INTERSITE q_reg[4]_i_1_n_0 SLICE_X0Y71/CIN SLICE_X0Y70/COUT 
ROUTE q_reg[4]_i_1_n_0  { CLBLL_LL_COUT CLBLL_LL_COUT_N }  
INTRASITE q_reg[4]_i_1_n_4
INTRASITE q_reg[4]_i_1_n_5
INTRASITE q_reg[4]_i_1_n_6
INTRASITE q_reg[4]_i_1_n_7
INTERSITE q_reg[8]_i_1_n_0 SLICE_X0Y72/CIN SLICE_X0Y71/COUT 
ROUTE q_reg[8]_i_1_n_0  { CLBLL_LL_COUT CLBLL_LL_COUT_N }  
INTRASITE q_reg[8]_i_1_n_4
INTRASITE q_reg[8]_i_1_n_5
INTRASITE q_reg[8]_i_1_n_6
INTRASITE q_reg[8]_i_1_n_7
ROUTE VCC ( { INT_L_X2Y69/VCC_WIRE IMUX_L4 CLBLL_LL_A6  } )
INTERSITE GND SLICE_X0Y72/AX SLICE_X0Y70/AX SLICE_X0Y71/AX SLICE_X0Y69/BX SLICE_X0Y72/BX SLICE_X0Y70/BX SLICE_X0Y71/BX SLICE_X0Y69/CX SLICE_X0Y72/CX SLICE_X0Y70/CX SLICE_X0Y71/CX SLICE_X0Y69/DX SLICE_X0Y72/DX SLICE_X0Y70/DX SLICE_X0Y71/DX
ROUTE GND  (  { INT_L_X2Y72/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X2Y71/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X2Y70/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0  { BYP_ALT4 BYP_L4 CLBLL_LL_BX }  BYP_ALT1 BYP_L1 CLBLL_LL_AX }  )   (  { INT_L_X2Y69/GND_WIRE  { GFAN1  { BYP_ALT6 BYP_L6 CLBLL_LL_DX }  BYP_ALT3 BYP_L3 CLBLL_LL_CX }  GFAN0 BYP_ALT4 BYP_L4 CLBLL_LL_BX }  )  
