{"Source Block": ["verilog-ethernet/rtl/axis_stat_counter.v@98:108@HdlIdDef", "\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_output_reg = 0;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_stat_counter.v@96:106", "reg store_output;\nreg [$clog2(TOTAL_LENGTH)-1:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [TICK_COUNT_WIDTH-1:0] tick_count_output_reg = 0;\nreg [BYTE_COUNT_WIDTH-1:0] byte_count_output_reg = 0;\nreg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\n"], ["verilog-ethernet/rtl/axis_stat_counter.v@101:111", "reg [FRAME_COUNT_WIDTH-1:0] frame_count_output_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\nreg        output_axis_tready_int = 0;\nreg        output_axis_tlast_int;\nreg        output_axis_tuser_int;\nwire       output_axis_tready_int_early;\n"]], "Diff Content": {"Delete": [[103, "reg busy_reg = 0;\n"]], "Add": [[103, "reg busy_reg = 1'b0;\n"]]}}