// synchronizer_beh.v generated by Lattice IP Model Creator version 1
// created on Wed, Mar 18, 2020  8:36:05 PM
// Copyright(c) 2007 Lattice Semiconductor Corporation. All rights reserved
// obfuscator_exe version 1.mar0807

// top

module synchronizer (
    input    clk,
    input    rstn,
    input    in,

    output    out
);
reg [1:0]  sync_ff_r;

always @(posedge clk or negedge rstn)   if (!rstn) begin      sync_ff_r   <= 0;   end   else begin      sync_ff_r[0]   <= in;      sync_ff_r[1]   <= sync_ff_r[0];   end
assign out = sync_ff_r[1];
endmodule
