+ export MF=/home/tonyho/workspace/debug/patch_caravel_user_project
+ MF=/home/tonyho/workspace/debug/patch_caravel_user_project
+ export FFF=/home/tonyho/workspace/fsic/fsic_fpga
+ FFF=/home/tonyho/workspace/fsic/fsic_fpga
+ export FAF=/home/tonyho/workspace/fsic/fsic_asic
+ FAF=/home/tonyho/workspace/fsic/fsic_asic
+ export PRECHECK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/mpw_precheck
+ PRECHECK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/mpw_precheck
+ export LF=/home/tonyho/workspace/debug/patch_caravel_user_project/log-0906
+ LF=/home/tonyho/workspace/debug/patch_caravel_user_project/log-0906
+ export CLF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ CLF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ export CUPF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ CUPF=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ export MPW_TAG=mpw-8c
+ MPW_TAG=mpw-8c
+ cd /home/tonyho/workspace/debug/patch_caravel_user_project
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project ']'
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906 ']'
+ '[' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab ']'
+ echo '/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab exist, remove it'
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab exist, remove it
+ rm -rf /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab ']'
+ echo '/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab not exist, git clone it'
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab not exist, git clone it
+ git clone https://github.com/TonyHo722/caravel-lab
Cloning into 'caravel-lab'...
+ '[' '!' -d /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project ']'
+ cd /home/tonyho/workspace/fsic/fsic_fpga
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-FFF-git-log.log
commit 3d039533b40038bb18bf7e9dcf3377fd60223548
Merge: 80885d3 1a01be7
Author: zack lin <chickentornado@gmail.com>
Date:   Wed Aug 30 07:15:45 2023 +0800

    Merge branch 'main' of github.com:bol-edu/fsic_fpga
+ cd /home/tonyho/workspace/fsic/fsic_asic
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-FAF-git-log.log
commit 1c313fdf1c7b0f13a2beaf4f144283151c47fe56
Author: tonyho <TonyHo@via.com.tw>
Date:   Tue Aug 29 17:13:22 2023 +0800

    add AS CC mprj_io module code
+ cd /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project
+ git log -1
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-CUPF-git-log.log
commit 8c62a0e4327593980ead0ae8a00c9e674a786d21
Author: tonyho <TonyHo@via.com.tw>
Date:   Thu Sep 7 16:51:47 2023 +0800

    git clone all branch and tags from
+ mkdir dependencies
mkdir: cannot create directory ‘dependencies’: File exists
++ pwd
+ export OPENLANE_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/openlane_src
+ OPENLANE_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/openlane_src
++ pwd
+ export PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks
+ PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks
+ export PDK=sky130A
+ PDK=sky130A
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/rtl/user_project_wrapper.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/user_project_wrapper.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/rtl/fsic.vo /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axilite_master.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axilite_slave.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axis_master.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axis_slave.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axil_axis.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/sw_caravel.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/config_ctrl.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_clkrst.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/io_serdes.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_coreclk_phase_cnt.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic_io_serdes_rx.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/mprj_io/rtl/mprj_io.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/mprj_io.sv
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.all.v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/user_subsys.all.v
+ cp /home/tonyho/workspace/fsic/fsic_fpga/rtl/user/logic_analyzer/rtl/logic_anlz.dummy_io.vd /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/logic_anlz.dummy_io.vd
+ mkdir /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114
mkdir: cannot create directory ‘/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114’: File exists
+ cp /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab/custom_design/gcd/verify-la_test1_debug-rtl/Makefile /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114/Makefile
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test114/system_test114.c /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114/system_test114.c
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test114/top_bench.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test114/system_test114_tb.sv
+ mkdir /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111
mkdir: cannot create directory ‘/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111’: File exists
+ cp /home/tonyho/workspace/debug/patch_caravel_user_project/caravel-lab/custom_design/gcd/verify-la_test1_debug-rtl/Makefile /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111/Makefile
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test111/system_test111.c /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111/system_test111.c
+ cp /home/tonyho/workspace/fsic/fsic_asic/verif/vsim/tests/system_test111/top_bench.sv /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111/system_test111_tb.sv
+ make -d simenv
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-simenv.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'simenv'.
 File 'simenv' does not exist.
 Finished prerequisites of target file 'simenv'.
Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55a0bfd32b10 (simenv) PID 1857329 on the chain.
Live child 0x55a0bfd32b10 (simenv) PID 1857329 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55a0bfd32b10 PID 1857329 
Removing child 0x55a0bfd32b10 PID 1857329 from chain.
Successfully remade target file 'simenv'.
+ make -d verify-system_test111-rtl
+ tee /home/tonyho/workspace/debug/patch_caravel_user_project/log-0906/mpw-8c-verify-system_test111-rtl.log
GNU Make 4.2.1
Built for x86_64-pc-linux-gnu
Copyright (C) 1988-2016 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile 'Makefile'...
Updating makefiles....
 Considering target file 'Makefile'.
  Looking for an implicit rule for 'Makefile'.
  Trying pattern rule with stem 'Makefile'.
  Found an implicit rule for 'Makefile'.
  Finished prerequisites of target file 'Makefile'.
 No need to remake target 'Makefile'.
Updating goal targets....
Considering target file 'verify-system_test111-rtl'.
 File 'verify-system_test111-rtl' does not exist.
  Considering target file 'simenv'.
   File 'simenv' does not exist.
   Finished prerequisites of target file 'simenv'.
  Must remake target 'simenv'.
docker pull efabless/dv:latest
Putting child 0x55e2254e0b20 (simenv) PID 1857402 on the chain.
Live child 0x55e2254e0b20 (simenv) PID 1857402 
latest: Pulling from efabless/dv
Digest: sha256:06497b070c8578fbbe87170c9f4dfa61c2c9a9d9f665a637c4d822ea98a7f1b7
Status: Image is up to date for efabless/dv:latest
docker.io/efabless/dv:latest
Reaping winning child 0x55e2254e0b20 PID 1857402 
Removing child 0x55e2254e0b20 PID 1857402 from chain.
  Successfully remade target file 'simenv'.
 Finished prerequisites of target file 'verify-system_test111-rtl'.
Must remake target 'verify-system_test111-rtl'.
docker run -v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project:/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project -v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks:/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks -v /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel:/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel -e TARGET_PATH=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project -e PDK_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/dependencies/pdks -e CARAVEL_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel -e TOOLS=/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937 -e DESIGNS=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project -e USER_PROJECT_VERILOG=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog -e PDK=sky130A -e CORE_VERILOG_PATH=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog -e CARAVEL_VERILOG_PATH=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel/verilog -e MCW_ROOT=/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper -u $(id -u $USER):$(id -g $USER) efabless/dv:latest sh -c "source ~/.bashrc && cd /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/dv/system_test111 && export SIM=RTL && make -d"
Putting child 0x55e2254e4e10 (verify-system_test111-rtl) PID 1857456 on the chain.
Live child 0x55e2254e4e10 (verify-system_test111-rtl) PID 1857456 
GNU Make 3.82
Built for x86_64-redhat-linux-gnu
Copyright (C) 2010  Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Reading makefiles...
Reading makefile `Makefile'...
Reading makefile `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile' (search path) (no ~ expansion)...
Reading makefile `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile' (search path) (no ~ expansion)...
Reading makefile `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile' (search path) (no ~ expansion)...
Reading makefile `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile' (search path) (no ~ expansion)...
Updating makefiles....
 Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile,v'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.sim.makefile'.
  Trying pattern rule with stem `sim.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.sim.makefile'.
  No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
  Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile'.
 Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile,v'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.cpu.makefile'.
  Trying pattern rule with stem `cpu.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.cpu.makefile'.
  No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
  Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/cpu.makefile'.
 Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile,v'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.var.makefile'.
  Trying pattern rule with stem `var.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.var.makefile'.
  No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
  Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/var.makefile'.
 Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile,v'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/RCS/env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/s.env.makefile'.
  Trying pattern rule with stem `env.makefile'.
  Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/SCCS/s.env.makefile'.
  No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
  Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/env.makefile'.
 Considering target file `Makefile'.
  Looking for an implicit rule for `Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile,v'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `RCS/Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `s.Makefile'.
  Trying pattern rule with stem `Makefile'.
  Trying implicit prerequisite `SCCS/s.Makefile'.
  No implicit rule found for `Makefile'.
  Finished prerequisites of target file `Makefile'.
 No need to remake target `Makefile'.
Updating goal targets....
Considering target file `all'.
 File `all' does not exist.
  Considering target file `system_test111.vcd'.
   File `system_test111.vcd' does not exist.
   Looking for an implicit rule for `system_test111.vcd'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.vvp'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `system_test111.vcd,v'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `RCS/system_test111.vcd,v'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `RCS/system_test111.vcd'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `s.system_test111.vcd'.
   Trying pattern rule with stem `system_test111.vcd'.
   Trying implicit prerequisite `SCCS/s.system_test111.vcd'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.vvp'.
   Looking for a rule with intermediate file `system_test111.vvp'.
    Avoiding implicit rule recursion.
    Trying pattern rule with stem `system_test111'.
    Trying implicit prerequisite `system_test111_tb.v'.
    Trying implicit prerequisite `system_test111.hex'.
   Found an implicit rule for `system_test111.vcd'.
     Considering target file `system_test111_tb.v'.
      Looking for an implicit rule for `system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `system_test111_tb.v,v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `RCS/system_test111_tb.v,v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `RCS/system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `s.system_test111_tb.v'.
      Trying pattern rule with stem `system_test111_tb.v'.
      Trying implicit prerequisite `SCCS/s.system_test111_tb.v'.
      No implicit rule found for `system_test111_tb.v'.
      Finished prerequisites of target file `system_test111_tb.v'.
     No need to remake target `system_test111_tb.v'.
     Considering target file `system_test111.hex'.
      Looking for an implicit rule for `system_test111.hex'.
      Trying pattern rule with stem `system_test111'.
      Trying implicit prerequisite `system_test111.elf'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `system_test111.hex,v'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `RCS/system_test111.hex,v'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `RCS/system_test111.hex'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `s.system_test111.hex'.
      Trying pattern rule with stem `system_test111.hex'.
      Trying implicit prerequisite `SCCS/s.system_test111.hex'.
      Trying pattern rule with stem `system_test111'.
      Trying implicit prerequisite `system_test111.elf'.
      Looking for a rule with intermediate file `system_test111.elf'.
       Avoiding implicit rule recursion.
       Trying pattern rule with stem `system_test111'.
       Trying implicit prerequisite `system_test111.c'.
       Trying rule prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
       Trying rule prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
       Trying rule prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Found an implicit rule for `system_test111.hex'.
        Considering target file `system_test111.c'.
         Looking for an implicit rule for `system_test111.c'.
         Trying pattern rule with stem `system_test111'.
         Trying implicit prerequisite `system_test111.w'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `system_test111.c,v'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `RCS/system_test111.c,v'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `RCS/system_test111.c'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `s.system_test111.c'.
         Trying pattern rule with stem `system_test111.c'.
         Trying implicit prerequisite `SCCS/s.system_test111.c'.
         Trying pattern rule with stem `system_test111'.
         Trying implicit prerequisite `system_test111.w'.
         Looking for a rule with intermediate file `system_test111.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `system_test111.w,v'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `RCS/system_test111.w,v'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `RCS/system_test111.w'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `s.system_test111.w'.
          Trying pattern rule with stem `system_test111.w'.
          Trying implicit prerequisite `SCCS/s.system_test111.w'.
         No implicit rule found for `system_test111.c'.
         Finished prerequisites of target file `system_test111.c'.
        No need to remake target `system_test111.c'.
        Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds,v'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.sections.lds'.
         Trying pattern rule with stem `sections.lds'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.sections.lds'.
         No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
         Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S,v'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.crt0_vex.S'.
         Trying pattern rule with stem `crt0_vex.S'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.crt0_vex.S'.
         No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
         Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Considering target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Looking for an implicit rule for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c,v'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.c'.
         Trying pattern rule with stem `isr.c'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.c'.
         Trying pattern rule with stem `isr'.
         Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
         Looking for a rule with intermediate file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w'.
          Avoiding implicit rule recursion.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w,v'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/RCS/isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/s.isr.w'.
          Trying pattern rule with stem `isr.w'.
          Trying implicit prerequisite `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/SCCS/s.isr.w'.
         No implicit rule found for `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
         Finished prerequisites of target file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
        No need to remake target `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
      Considering target file `system_test111.elf'.
       File `system_test111.elf' does not exist.
        Pruning file `system_test111.c'.
        Pruning file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds'.
        Pruning file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S'.
        Pruning file `/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c'.
       Finished prerequisites of target file `system_test111.elf'.
      Must remake target `system_test111.elf'.
Invoking recipe from /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:37 to update target `system_test111.elf'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-gcc -g \
-I/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware \
-I/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/generated \
-I/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/ \
-I/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/common \
  -march=rv32i      -mabi=ilp32 -D__vexriscv__ \
-Wl,-Bstatic,-T,/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/sections.lds,--strip-debug \
-ffreestanding -nostdlib -o system_test111.elf /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/crt0_vex.S /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/firmware/isr.c system_test111.c
Putting child 0xaa1820 (system_test111.elf) PID 22 on the chain.
Live child 0xaa1820 (system_test111.elf) PID 22 
Reaping winning child 0xaa1820 PID 22 
Removing child 0xaa1820 PID 22 from chain.
      Successfully remade target file `system_test111.elf'.
      Finished prerequisites of target file `system_test111.hex'.
      Prerequisite `system_test111.elf' is newer than target `system_test111.hex'.
     Must remake target `system_test111.hex'.
Invoking recipe from /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:50 to update target `system_test111.hex'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objcopy -O verilog system_test111.elf system_test111.hex 
Putting child 0xaa7580 (system_test111.hex) PID 31 on the chain.
Live child 0xaa7580 (system_test111.hex) PID 31 
Reaping winning child 0xaa7580 PID 31 
# to fix flash base address
Live child 0xaa7580 (system_test111.hex) PID 32 
Reaping winning child 0xaa7580 PID 32 
sed -ie 's/@10/@00/g' system_test111.hex
Live child 0xaa7580 (system_test111.hex) PID 33 
Reaping winning child 0xaa7580 PID 33 
Removing child 0xaa7580 PID 33 from chain.
     Successfully remade target file `system_test111.hex'.
   Considering target file `system_test111.vvp'.
    File `system_test111.vvp' does not exist.
     Pruning file `system_test111_tb.v'.
     Pruning file `system_test111.hex'.
    Finished prerequisites of target file `system_test111.vvp'.
   Must remake target `system_test111.vvp'.
Invoking recipe from /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:67 to update target `system_test111.vvp'.
iverilog -Ttyp -DFUNCTIONAL -DSIM -DUSE_POWER_PINS -DUNIT_DELAY=#1 \
        -g2012 \
        -f/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/includes/includes.rtl.caravel \
        -f/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/includes/includes.rtl.caravel_user_project -o system_test111.vvp system_test111_tb.v
Putting child 0xaa5240 (system_test111.vvp) PID 34 on the chain.
Live child 0xaa5240 (system_test111.vvp) PID 34 
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/caravel/verilog/rtl/caravel.v:363: warning: input port clock is coerced to inout.
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:209: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:209: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:291: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:291: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:291: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:291: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:291: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:291: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:780: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/axi_ctrl_logic.sv:780: sorry: constant selects in always_* processes are not currently supported (all bits will be included).
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo:391: warning: Port 7 (axi_awaddr) of IO_SERDES expects 12 bits, got 15.
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo:391:        : Pruning 3 high bits of the expression.
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo:391: warning: Port 14 (axi_araddr) of IO_SERDES expects 12 bits, got 15.
/home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/verilog/rtl/fsic.vo:391:        : Pruning 3 high bits of the expression.
Reaping winning child 0xaa5240 PID 34 
Removing child 0xaa5240 PID 34 from chain.
   Successfully remade target file `system_test111.vvp'.
   Finished prerequisites of target file `system_test111.vcd'.
  Must remake target `system_test111.vcd'.
Invoking recipe from /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:111 to update target `system_test111.vcd'.
vvp  system_test111.vvp
Putting child 0xaa46d0 (system_test111.vcd) PID 38 on the chain.
Live child 0xaa46d0 (system_test111.vcd) PID 38 
Reading system_test111.hex
system_test111.hex loaded into memory
Memory 5 bytes = 0x6f 0x00 0x00 0x0b 0x13
FST info: dumpfile system_test111.vcd opened for output.
test111: test111_soc_to_fpga_mailbox_write - loop 00
                  40=> fpga POR Assert
                  40=> fpga reset Assert
                  80=> fpga POR De-Assert
                 120=> fpga reset De-Assert
                 563=> fpga_as_to_is_init done
   800.000 ns MSG system_test111_tb, Chip Reset# is released 
                 963=> wait uut.mprj.u_fsic.U_IO_SERDES0.rxen
100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0001
200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0002
300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0003
400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0004
500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0005
600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0006
700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0007
800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0008
900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0009
1000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0010
1100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0011
1200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0012
1300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0013
1400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0014
1500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0015
1600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0016
1700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0017
1800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0018
1900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0019
2000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0020
2100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0021
2200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0022
2300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0023
2400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0024
2500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0025
2600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0026
2700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0027
2800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0028
2900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0029
             2979475=> detect uut.mprj.u_fsic.U_IO_SERDES0.rxen=1
             2979563=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000001, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
             2979563=> fpga rxen_ctl=1
             2980063=> fpga_cfg_write : fpga_axi_awaddr=0000, fpga_axi_awvalid=1, fpga_axi_awready=1, fpga_axi_wdata=00000003, axi_wstrb=1, fpga_axi_wvalid=1, fpga_axi_wready=1
             2980063=> fpga txen_ctl=1
3000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0030
3100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0031
3200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0032
3300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0033
3400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0034
3500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0035
3600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0036
3700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0037
3800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0038
3900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0039
4000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0040
4100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0041
4200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0042
4300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0043
4400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0044
4500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0045
4600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0046
4700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0047
4800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0048
4900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0049
5000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0050
5100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0051
5200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0052
5300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0053
5400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0054
5500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0055
5600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0056
5700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0057
5800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0058
5900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0059
6000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0060
6100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0061
6200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0062
6300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0063
6400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0064
6500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0065
6600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0066
6700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0067
6800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0068
6900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0069
7000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0070
7100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0071
7200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0072
7300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0073
7400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0074
7500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0075
7600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0076
7700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0077
7800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0078
7900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0079
8000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0080
8100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0081
8200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0082
8300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0083
8400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0084
8500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0085
8600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0086
8700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0087
8800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0088
8900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0089
9000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0090
9100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0091
9200450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0092
9300450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0093
9400450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0094
9500450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0095
9600450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0096
9700450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0097
9800450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0098
9900450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0099
10000450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0100
10100450.000 ns MSG system_test111_tb, +1000 cycles, finish_flag=0,  repeat_cnt=0101
=============================================================================================
=============================================================================================
=============================================================================================
            10100450=> Final result [PASS], check_cnt =          0, error_cnt = 0000
=============================================================================================
=============================================================================================
=============================================================================================
system_test111_tb.v:310: $finish called at 10100450000 (1ps)
Reaping winning child 0xaa46d0 PID 38 
mv system_test111.vcd RTL-system_test111.vcd
Live child 0xaa46d0 (system_test111.vcd) PID 39 
Reaping winning child 0xaa46d0 PID 39 
Removing child 0xaa46d0 PID 39 from chain.
  Successfully remade target file `system_test111.vcd'.
  Considering target file `system_test111.lst'.
   Looking for an implicit rule for `system_test111.lst'.
   Trying pattern rule with stem `system_test111'.
   Trying implicit prerequisite `system_test111.elf'.
   Found an implicit rule for `system_test111.lst'.
   Considering target file `system_test111.elf'.
   File `system_test111.elf' was considered already.
   Finished prerequisites of target file `system_test111.lst'.
   Prerequisite `system_test111.elf' is newer than target `system_test111.lst'.
  Must remake target `system_test111.lst'.
Invoking recipe from /home/tonyho/workspace/debug/patch_caravel_user_project/caravel_user_project/mgmt_core_wrapper/verilog/dv/make/sim.makefile:47 to update target `system_test111.lst'.
/foss/tools/riscv-gnu-toolchain-rv32i/217e7f3debe424d61374d31e33a091a630535937/bin/riscv32-unknown-linux-gnu-objdump -d -S system_test111.elf > system_test111.lst
Putting child 0xaa7450 (system_test111.lst) PID 40 on the chain.
Live child 0xaa7450 (system_test111.lst) PID 40 
Reaping winning child 0xaa7450 PID 40 
Removing child 0xaa7450 PID 40 from chain.
  Successfully remade target file `system_test111.lst'.
 Finished prerequisites of target file `all'.
Must remake target `all'.
Successfully remade target file `all'.
Removing intermediate files...
rm system_test111.elf system_test111.vvp
Reaping winning child 0x55e2254e4e10 PID 1857456 
Removing child 0x55e2254e4e10 PID 1857456 from chain.
Successfully remade target file 'verify-system_test111-rtl'.
+ exit 1
