# Reading pref.tcl
# do Lab3P2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {H:/ECE2173/Lab3/Part2/Decode7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:44:24 on Mar 11,2025
# vcom -reportprogress 300 -93 -work work H:/ECE2173/Lab3/Part2/Decode7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decode7seg
# -- Compiling architecture Decode7segA of Decode7seg
# End time: 09:44:25 on Mar 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.decode7seg(decode7sega)
# vsim work.decode7seg(decode7sega) 
# Start time: 09:50:06 on Mar 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode7seg(decode7sega)
vsim work.decode7seg
# End time: 09:50:33 on Mar 11,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 0
# vsim work.decode7seg 
# Start time: 09:50:33 on Mar 11,2025
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.decode7seg(decode7sega)
do ../../Lab3P2.do
add wave -position end  sim:/decode7seg/SW
add wave -position end  sim:/decode7seg/HEX0
do ../../Lab3P2.do
