-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity make_go_fast_process_split_stream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    split_buffer_dout : IN STD_LOGIC_VECTOR (8 downto 0);
    split_buffer_num_data_valid : IN STD_LOGIC_VECTOR (8 downto 0);
    split_buffer_fifo_cap : IN STD_LOGIC_VECTOR (8 downto 0);
    split_buffer_empty_n : IN STD_LOGIC;
    split_buffer_read : OUT STD_LOGIC;
    OutStream_TDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
    OutStream_TVALID : OUT STD_LOGIC;
    OutStream_TREADY : IN STD_LOGIC;
    OutStream_TKEEP : OUT STD_LOGIC_VECTOR (0 downto 0);
    OutStream_TSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
    OutStream_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of make_go_fast_process_split_stream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal split_buffer_blk_n : STD_LOGIC;
    signal OutStream_TDATA_blk_n : STD_LOGIC;
    signal tmp_last_V_fu_68_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_last_V_reg_81 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state1_io : BOOLEAN;
    signal regslice_both_OutStream_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal OutStream_TDATA_int_regslice : STD_LOGIC_VECTOR (7 downto 0);
    signal OutStream_TVALID_int_regslice : STD_LOGIC;
    signal OutStream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_OutStream_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OutStream_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OutStream_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OutStream_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OutStream_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OutStream_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OutStream_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_OutStream_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_OutStream_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_OutStream_V_last_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component make_go_fast_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    regslice_both_OutStream_V_data_V_U : component make_go_fast_regslice_both
    generic map (
        DataWidth => 8)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => OutStream_TDATA_int_regslice,
        vld_in => OutStream_TVALID_int_regslice,
        ack_in => OutStream_TREADY_int_regslice,
        data_out => OutStream_TDATA,
        vld_out => regslice_both_OutStream_V_data_V_U_vld_out,
        ack_out => OutStream_TREADY,
        apdone_blk => regslice_both_OutStream_V_data_V_U_apdone_blk);

    regslice_both_OutStream_V_keep_V_U : component make_go_fast_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_1,
        vld_in => OutStream_TVALID_int_regslice,
        ack_in => regslice_both_OutStream_V_keep_V_U_ack_in_dummy,
        data_out => OutStream_TKEEP,
        vld_out => regslice_both_OutStream_V_keep_V_U_vld_out,
        ack_out => OutStream_TREADY,
        apdone_blk => regslice_both_OutStream_V_keep_V_U_apdone_blk);

    regslice_both_OutStream_V_strb_V_U : component make_go_fast_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_0,
        vld_in => OutStream_TVALID_int_regslice,
        ack_in => regslice_both_OutStream_V_strb_V_U_ack_in_dummy,
        data_out => OutStream_TSTRB,
        vld_out => regslice_both_OutStream_V_strb_V_U_vld_out,
        ack_out => OutStream_TREADY,
        apdone_blk => regslice_both_OutStream_V_strb_V_U_apdone_blk);

    regslice_both_OutStream_V_last_V_U : component make_go_fast_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => ap_const_lv1_0,
        vld_in => OutStream_TVALID_int_regslice,
        ack_in => regslice_both_OutStream_V_last_V_U_ack_in_dummy,
        data_out => OutStream_TLAST,
        vld_out => regslice_both_OutStream_V_last_V_U_vld_out,
        ack_out => OutStream_TREADY,
        apdone_blk => regslice_both_OutStream_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((regslice_both_OutStream_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_last_V_reg_81 <= split_buffer_dout(8 downto 8);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, split_buffer_empty_n, tmp_last_V_fu_68_p3, ap_CS_fsm_state2, tmp_last_V_reg_81, ap_block_state1_io, regslice_both_OutStream_V_data_V_U_apdone_blk, ap_block_state2_io, OutStream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (split_buffer_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_done_reg = ap_const_logic_1) or ((tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((regslice_both_OutStream_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    OutStream_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, tmp_last_V_fu_68_p3, ap_CS_fsm_state2, tmp_last_V_reg_81, OutStream_TREADY_int_regslice)
    begin
        if ((((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            OutStream_TDATA_blk_n <= OutStream_TREADY_int_regslice;
        else 
            OutStream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    OutStream_TDATA_int_regslice <= split_buffer_dout(8 - 1 downto 0);
    OutStream_TVALID <= regslice_both_OutStream_V_data_V_U_vld_out;

    OutStream_TVALID_int_regslice_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, split_buffer_empty_n, tmp_last_V_fu_68_p3, ap_block_state1_io, OutStream_TREADY_int_regslice)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (split_buffer_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_done_reg = ap_const_logic_1) or ((tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            OutStream_TVALID_int_regslice <= ap_const_logic_1;
        else 
            OutStream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg, split_buffer_empty_n, tmp_last_V_fu_68_p3, ap_block_state1_io, OutStream_TREADY_int_regslice)
    begin
        if (((ap_start = ap_const_logic_0) or (split_buffer_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_done_reg = ap_const_logic_1) or ((tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(tmp_last_V_reg_81, regslice_both_OutStream_V_data_V_U_apdone_blk, ap_block_state2_io, OutStream_TREADY_int_regslice)
    begin
        if (((regslice_both_OutStream_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, split_buffer_empty_n, tmp_last_V_fu_68_p3, OutStream_TREADY_int_regslice)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (split_buffer_empty_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)));
    end process;


    ap_block_state1_io_assign_proc : process(tmp_last_V_fu_68_p3, OutStream_TREADY_int_regslice)
    begin
                ap_block_state1_io <= ((tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice));
    end process;


    ap_block_state2_assign_proc : process(tmp_last_V_reg_81, regslice_both_OutStream_V_data_V_U_apdone_blk, OutStream_TREADY_int_regslice)
    begin
                ap_block_state2 <= ((regslice_both_OutStream_V_data_V_U_apdone_blk = ap_const_logic_1) or ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)));
    end process;


    ap_block_state2_io_assign_proc : process(tmp_last_V_reg_81, OutStream_TREADY_int_regslice)
    begin
                ap_block_state2_io <= ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, tmp_last_V_reg_81, regslice_both_OutStream_V_data_V_U_apdone_blk, ap_block_state2_io, OutStream_TREADY_int_regslice)
    begin
        if ((not(((regslice_both_OutStream_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_last_V_reg_81, regslice_both_OutStream_V_data_V_U_apdone_blk, ap_block_state2_io, OutStream_TREADY_int_regslice)
    begin
        if ((not(((regslice_both_OutStream_V_data_V_U_apdone_blk = ap_const_logic_1) or (ap_const_boolean_1 = ap_block_state2_io) or ((tmp_last_V_reg_81 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    split_buffer_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, split_buffer_empty_n)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            split_buffer_blk_n <= split_buffer_empty_n;
        else 
            split_buffer_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    split_buffer_read_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, split_buffer_empty_n, tmp_last_V_fu_68_p3, ap_block_state1_io, OutStream_TREADY_int_regslice)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (split_buffer_empty_n = ap_const_logic_0) or (ap_const_boolean_1 = ap_block_state1_io) or (ap_done_reg = ap_const_logic_1) or ((tmp_last_V_fu_68_p3 = ap_const_lv1_1) and (ap_const_logic_0 = OutStream_TREADY_int_regslice)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            split_buffer_read <= ap_const_logic_1;
        else 
            split_buffer_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_last_V_fu_68_p3 <= split_buffer_dout(8 downto 8);
end behav;
