|Processor
clk => ControlUnit:fu_controlunit.clk
clk => Register32:fu_instructionregister.clk
clk => Register32:fu_registera.clk
clk => Register32:fu_registerb.clk
clk => Register32:fu_mdr.clk
clk => Register32:fu_aluout.clk
clk => Register32:fu_pc.clk
clk => RegisterBank:fu_registerbank.clk
clk => Memory:fu_memory.clock
clr => Register32:fu_instructionregister.clr
clr => Register32:fu_registera.clr
clr => Register32:fu_registerb.clr
clr => Register32:fu_mdr.clr
clr => Register32:fu_aluout.clr
clr => Register32:fu_pc.clr
debug1[0] <= RegisterBank:fu_registerbank.debug1out[0]
debug1[1] <= RegisterBank:fu_registerbank.debug1out[1]
debug1[2] <= RegisterBank:fu_registerbank.debug1out[2]
debug1[3] <= RegisterBank:fu_registerbank.debug1out[3]
debug1[4] <= RegisterBank:fu_registerbank.debug1out[4]
debug1[5] <= RegisterBank:fu_registerbank.debug1out[5]
debug1[6] <= RegisterBank:fu_registerbank.debug1out[6]
debug1[7] <= RegisterBank:fu_registerbank.debug1out[7]
debug1[8] <= RegisterBank:fu_registerbank.debug1out[8]
debug1[9] <= RegisterBank:fu_registerbank.debug1out[9]
debug1[10] <= RegisterBank:fu_registerbank.debug1out[10]
debug1[11] <= RegisterBank:fu_registerbank.debug1out[11]
debug1[12] <= RegisterBank:fu_registerbank.debug1out[12]
debug1[13] <= RegisterBank:fu_registerbank.debug1out[13]
debug1[14] <= RegisterBank:fu_registerbank.debug1out[14]
debug1[15] <= RegisterBank:fu_registerbank.debug1out[15]
debug1[16] <= RegisterBank:fu_registerbank.debug1out[16]
debug1[17] <= RegisterBank:fu_registerbank.debug1out[17]
debug1[18] <= RegisterBank:fu_registerbank.debug1out[18]
debug1[19] <= RegisterBank:fu_registerbank.debug1out[19]
debug1[20] <= RegisterBank:fu_registerbank.debug1out[20]
debug1[21] <= RegisterBank:fu_registerbank.debug1out[21]
debug1[22] <= RegisterBank:fu_registerbank.debug1out[22]
debug1[23] <= RegisterBank:fu_registerbank.debug1out[23]
debug1[24] <= RegisterBank:fu_registerbank.debug1out[24]
debug1[25] <= RegisterBank:fu_registerbank.debug1out[25]
debug1[26] <= RegisterBank:fu_registerbank.debug1out[26]
debug1[27] <= RegisterBank:fu_registerbank.debug1out[27]
debug1[28] <= RegisterBank:fu_registerbank.debug1out[28]
debug1[29] <= RegisterBank:fu_registerbank.debug1out[29]
debug1[30] <= RegisterBank:fu_registerbank.debug1out[30]
debug1[31] <= RegisterBank:fu_registerbank.debug1out[31]
debug2[0] <= RegisterBank:fu_registerbank.debug2out[0]
debug2[1] <= RegisterBank:fu_registerbank.debug2out[1]
debug2[2] <= RegisterBank:fu_registerbank.debug2out[2]
debug2[3] <= RegisterBank:fu_registerbank.debug2out[3]
debug2[4] <= RegisterBank:fu_registerbank.debug2out[4]
debug2[5] <= RegisterBank:fu_registerbank.debug2out[5]
debug2[6] <= RegisterBank:fu_registerbank.debug2out[6]
debug2[7] <= RegisterBank:fu_registerbank.debug2out[7]
debug2[8] <= RegisterBank:fu_registerbank.debug2out[8]
debug2[9] <= RegisterBank:fu_registerbank.debug2out[9]
debug2[10] <= RegisterBank:fu_registerbank.debug2out[10]
debug2[11] <= RegisterBank:fu_registerbank.debug2out[11]
debug2[12] <= RegisterBank:fu_registerbank.debug2out[12]
debug2[13] <= RegisterBank:fu_registerbank.debug2out[13]
debug2[14] <= RegisterBank:fu_registerbank.debug2out[14]
debug2[15] <= RegisterBank:fu_registerbank.debug2out[15]
debug2[16] <= RegisterBank:fu_registerbank.debug2out[16]
debug2[17] <= RegisterBank:fu_registerbank.debug2out[17]
debug2[18] <= RegisterBank:fu_registerbank.debug2out[18]
debug2[19] <= RegisterBank:fu_registerbank.debug2out[19]
debug2[20] <= RegisterBank:fu_registerbank.debug2out[20]
debug2[21] <= RegisterBank:fu_registerbank.debug2out[21]
debug2[22] <= RegisterBank:fu_registerbank.debug2out[22]
debug2[23] <= RegisterBank:fu_registerbank.debug2out[23]
debug2[24] <= RegisterBank:fu_registerbank.debug2out[24]
debug2[25] <= RegisterBank:fu_registerbank.debug2out[25]
debug2[26] <= RegisterBank:fu_registerbank.debug2out[26]
debug2[27] <= RegisterBank:fu_registerbank.debug2out[27]
debug2[28] <= RegisterBank:fu_registerbank.debug2out[28]
debug2[29] <= RegisterBank:fu_registerbank.debug2out[29]
debug2[30] <= RegisterBank:fu_registerbank.debug2out[30]
debug2[31] <= RegisterBank:fu_registerbank.debug2out[31]
debug3[0] <= RegisterBank:fu_registerbank.debug3out[0]
debug3[1] <= RegisterBank:fu_registerbank.debug3out[1]
debug3[2] <= RegisterBank:fu_registerbank.debug3out[2]
debug3[3] <= RegisterBank:fu_registerbank.debug3out[3]
debug3[4] <= RegisterBank:fu_registerbank.debug3out[4]
debug3[5] <= RegisterBank:fu_registerbank.debug3out[5]
debug3[6] <= RegisterBank:fu_registerbank.debug3out[6]
debug3[7] <= RegisterBank:fu_registerbank.debug3out[7]
debug3[8] <= RegisterBank:fu_registerbank.debug3out[8]
debug3[9] <= RegisterBank:fu_registerbank.debug3out[9]
debug3[10] <= RegisterBank:fu_registerbank.debug3out[10]
debug3[11] <= RegisterBank:fu_registerbank.debug3out[11]
debug3[12] <= RegisterBank:fu_registerbank.debug3out[12]
debug3[13] <= RegisterBank:fu_registerbank.debug3out[13]
debug3[14] <= RegisterBank:fu_registerbank.debug3out[14]
debug3[15] <= RegisterBank:fu_registerbank.debug3out[15]
debug3[16] <= RegisterBank:fu_registerbank.debug3out[16]
debug3[17] <= RegisterBank:fu_registerbank.debug3out[17]
debug3[18] <= RegisterBank:fu_registerbank.debug3out[18]
debug3[19] <= RegisterBank:fu_registerbank.debug3out[19]
debug3[20] <= RegisterBank:fu_registerbank.debug3out[20]
debug3[21] <= RegisterBank:fu_registerbank.debug3out[21]
debug3[22] <= RegisterBank:fu_registerbank.debug3out[22]
debug3[23] <= RegisterBank:fu_registerbank.debug3out[23]
debug3[24] <= RegisterBank:fu_registerbank.debug3out[24]
debug3[25] <= RegisterBank:fu_registerbank.debug3out[25]
debug3[26] <= RegisterBank:fu_registerbank.debug3out[26]
debug3[27] <= RegisterBank:fu_registerbank.debug3out[27]
debug3[28] <= RegisterBank:fu_registerbank.debug3out[28]
debug3[29] <= RegisterBank:fu_registerbank.debug3out[29]
debug3[30] <= RegisterBank:fu_registerbank.debug3out[30]
debug3[31] <= RegisterBank:fu_registerbank.debug3out[31]
debug4[0] <= RegisterBank:fu_registerbank.debug4out[0]
debug4[1] <= RegisterBank:fu_registerbank.debug4out[1]
debug4[2] <= RegisterBank:fu_registerbank.debug4out[2]
debug4[3] <= RegisterBank:fu_registerbank.debug4out[3]
debug4[4] <= RegisterBank:fu_registerbank.debug4out[4]
debug4[5] <= RegisterBank:fu_registerbank.debug4out[5]
debug4[6] <= RegisterBank:fu_registerbank.debug4out[6]
debug4[7] <= RegisterBank:fu_registerbank.debug4out[7]
debug4[8] <= RegisterBank:fu_registerbank.debug4out[8]
debug4[9] <= RegisterBank:fu_registerbank.debug4out[9]
debug4[10] <= RegisterBank:fu_registerbank.debug4out[10]
debug4[11] <= RegisterBank:fu_registerbank.debug4out[11]
debug4[12] <= RegisterBank:fu_registerbank.debug4out[12]
debug4[13] <= RegisterBank:fu_registerbank.debug4out[13]
debug4[14] <= RegisterBank:fu_registerbank.debug4out[14]
debug4[15] <= RegisterBank:fu_registerbank.debug4out[15]
debug4[16] <= RegisterBank:fu_registerbank.debug4out[16]
debug4[17] <= RegisterBank:fu_registerbank.debug4out[17]
debug4[18] <= RegisterBank:fu_registerbank.debug4out[18]
debug4[19] <= RegisterBank:fu_registerbank.debug4out[19]
debug4[20] <= RegisterBank:fu_registerbank.debug4out[20]
debug4[21] <= RegisterBank:fu_registerbank.debug4out[21]
debug4[22] <= RegisterBank:fu_registerbank.debug4out[22]
debug4[23] <= RegisterBank:fu_registerbank.debug4out[23]
debug4[24] <= RegisterBank:fu_registerbank.debug4out[24]
debug4[25] <= RegisterBank:fu_registerbank.debug4out[25]
debug4[26] <= RegisterBank:fu_registerbank.debug4out[26]
debug4[27] <= RegisterBank:fu_registerbank.debug4out[27]
debug4[28] <= RegisterBank:fu_registerbank.debug4out[28]
debug4[29] <= RegisterBank:fu_registerbank.debug4out[29]
debug4[30] <= RegisterBank:fu_registerbank.debug4out[30]
debug4[31] <= RegisterBank:fu_registerbank.debug4out[31]
debug5[0] <= Memory:fu_memory.q[0]
debug5[1] <= Memory:fu_memory.q[1]
debug5[2] <= Memory:fu_memory.q[2]
debug5[3] <= Memory:fu_memory.q[3]
debug5[4] <= Memory:fu_memory.q[4]
debug5[5] <= Memory:fu_memory.q[5]
debug5[6] <= Memory:fu_memory.q[6]
debug5[7] <= Memory:fu_memory.q[7]
debug5[8] <= Memory:fu_memory.q[8]
debug5[9] <= Memory:fu_memory.q[9]
debug5[10] <= Memory:fu_memory.q[10]
debug5[11] <= Memory:fu_memory.q[11]
debug5[12] <= Memory:fu_memory.q[12]
debug5[13] <= Memory:fu_memory.q[13]
debug5[14] <= Memory:fu_memory.q[14]
debug5[15] <= Memory:fu_memory.q[15]
debug5[16] <= Memory:fu_memory.q[16]
debug5[17] <= Memory:fu_memory.q[17]
debug5[18] <= Memory:fu_memory.q[18]
debug5[19] <= Memory:fu_memory.q[19]
debug5[20] <= Memory:fu_memory.q[20]
debug5[21] <= Memory:fu_memory.q[21]
debug5[22] <= Memory:fu_memory.q[22]
debug5[23] <= Memory:fu_memory.q[23]
debug5[24] <= Memory:fu_memory.q[24]
debug5[25] <= Memory:fu_memory.q[25]
debug5[26] <= Memory:fu_memory.q[26]
debug5[27] <= Memory:fu_memory.q[27]
debug5[28] <= Memory:fu_memory.q[28]
debug5[29] <= Memory:fu_memory.q[29]
debug5[30] <= Memory:fu_memory.q[30]
debug5[31] <= Memory:fu_memory.q[31]
debug6[0] <= ControlUnit:fu_controlunit.WritePCCond
debug6[1] <= ControlUnit:fu_controlunit.WritePC
debug6[2] <= ControlUnit:fu_controlunit.IorD
debug6[3] <= ControlUnit:fu_controlunit.ReadMem
debug6[4] <= ControlUnit:fu_controlunit.WriteMem
debug6[5] <= ControlUnit:fu_controlunit.MemtoReg
debug6[6] <= ControlUnit:fu_controlunit.WriteIR
debug6[7] <= ControlUnit:fu_controlunit.OrigPC[0]
debug6[8] <= ControlUnit:fu_controlunit.OrigPC[1]
debug6[9] <= ControlUnit:fu_controlunit.OpALU[0]
debug6[10] <= ControlUnit:fu_controlunit.OpALU[1]
debug6[11] <= ControlUnit:fu_controlunit.OrigBALU[0]
debug6[12] <= ControlUnit:fu_controlunit.OrigBALU[1]
debug6[13] <= ControlUnit:fu_controlunit.OrigAALU
debug6[14] <= ControlUnit:fu_controlunit.WriteReg
debug6[15] <= ControlUnit:fu_controlunit.RegDst
debug6[16] <= <GND>
debug6[17] <= <GND>
debug6[18] <= <GND>
debug6[19] <= <GND>
debug6[20] <= <GND>
debug6[21] <= <GND>
debug6[22] <= <GND>
debug6[23] <= <GND>
debug6[24] <= <GND>
debug6[25] <= <GND>
debug6[26] <= <GND>
debug6[27] <= <GND>
debug6[28] <= <GND>
debug6[29] <= <GND>
debug6[30] <= <GND>
debug6[31] <= <GND>
debugstate[0] <= ControlUnit:fu_controlunit.state[0]
debugstate[1] <= ControlUnit:fu_controlunit.state[1]
debugstate[2] <= ControlUnit:fu_controlunit.state[2]
debugstate[3] <= ControlUnit:fu_controlunit.state[3]
debugstate[4] <= ControlUnit:fu_controlunit.state[4]
debugstate[5] <= ControlUnit:fu_controlunit.state[5]
debugstate[6] <= ControlUnit:fu_controlunit.state[6]
debugstate[7] <= ControlUnit:fu_controlunit.state[7]
debugstate[8] <= ControlUnit:fu_controlunit.state[8]
debugstate[9] <= ControlUnit:fu_controlunit.state[9]
debugstate[10] <= ControlUnit:fu_controlunit.state[10]
debugstate[11] <= ControlUnit:fu_controlunit.state[11]
debugstate[12] <= ControlUnit:fu_controlunit.state[12]
debugstate[13] <= ControlUnit:fu_controlunit.state[13]
debugstate[14] <= ControlUnit:fu_controlunit.state[14]
debugstate[15] <= ControlUnit:fu_controlunit.state[15]
debugstate[16] <= ControlUnit:fu_controlunit.state[16]
debugstate[17] <= ControlUnit:fu_controlunit.state[17]
debugstate[18] <= ControlUnit:fu_controlunit.state[18]
debugstate[19] <= ControlUnit:fu_controlunit.state[19]
debugstate[20] <= ControlUnit:fu_controlunit.state[20]
debugstate[21] <= ControlUnit:fu_controlunit.state[21]
debugstate[22] <= ControlUnit:fu_controlunit.state[22]
debugstate[23] <= ControlUnit:fu_controlunit.state[23]
debugstate[24] <= ControlUnit:fu_controlunit.state[24]
debugstate[25] <= ControlUnit:fu_controlunit.state[25]
debugstate[26] <= ControlUnit:fu_controlunit.state[26]
debugstate[27] <= ControlUnit:fu_controlunit.state[27]
debugstate[28] <= ControlUnit:fu_controlunit.state[28]
debugstate[29] <= ControlUnit:fu_controlunit.state[29]
debugstate[30] <= ControlUnit:fu_controlunit.state[30]
debugstate[31] <= ControlUnit:fu_controlunit.state[31]


|Processor|ControlUnit:fu_controlunit
Op[0] => Equal0.IN5
Op[0] => Equal1.IN5
Op[0] => Equal2.IN5
Op[0] => Equal3.IN4
Op[0] => Equal4.IN4
Op[1] => Equal0.IN4
Op[1] => Equal1.IN4
Op[1] => Equal2.IN4
Op[1] => Equal3.IN3
Op[1] => Equal4.IN5
Op[2] => Equal0.IN2
Op[2] => Equal1.IN1
Op[2] => Equal2.IN3
Op[2] => Equal3.IN5
Op[2] => Equal4.IN3
Op[3] => Equal0.IN1
Op[3] => Equal1.IN3
Op[3] => Equal2.IN2
Op[3] => Equal3.IN2
Op[3] => Equal4.IN2
Op[4] => Equal0.IN0
Op[4] => Equal1.IN0
Op[4] => Equal2.IN1
Op[4] => Equal3.IN1
Op[4] => Equal4.IN1
Op[5] => Equal0.IN3
Op[5] => Equal1.IN2
Op[5] => Equal2.IN0
Op[5] => Equal3.IN0
Op[5] => Equal4.IN0
clk => CurrentState[0].CLK
clk => CurrentState[1].CLK
clk => CurrentState[2].CLK
clk => CurrentState[3].CLK
clk => CurrentState[4].CLK
clk => CurrentState[5].CLK
clk => CurrentState[6].CLK
clk => CurrentState[7].CLK
clk => CurrentState[8].CLK
clk => CurrentState[9].CLK
clk => CurrentState[10].CLK
clk => CurrentState[11].CLK
clk => CurrentState[12].CLK
clk => CurrentState[13].CLK
clk => CurrentState[14].CLK
clk => CurrentState[15].CLK
clk => CurrentState[16].CLK
clk => CurrentState[17].CLK
clk => CurrentState[18].CLK
clk => CurrentState[19].CLK
clk => CurrentState[20].CLK
clk => CurrentState[21].CLK
clk => CurrentState[22].CLK
clk => CurrentState[23].CLK
clk => CurrentState[24].CLK
clk => CurrentState[25].CLK
clk => CurrentState[26].CLK
clk => CurrentState[27].CLK
clk => CurrentState[28].CLK
clk => CurrentState[29].CLK
clk => CurrentState[30].CLK
clk => CurrentState[31].CLK
clk => RegDst~reg0.CLK
clk => WriteReg~reg0.CLK
clk => OrigAALU~reg0.CLK
clk => OrigBALU[0]~reg0.CLK
clk => OrigBALU[1]~reg0.CLK
clk => OpALU[0]~reg0.CLK
clk => OpALU[1]~reg0.CLK
clk => OrigPC[0]~reg0.CLK
clk => OrigPC[1]~reg0.CLK
clk => WriteIR~reg0.CLK
clk => MemtoReg~reg0.CLK
clk => WriteMem~reg0.CLK
clk => ReadMem~reg0.CLK
clk => IorD~reg0.CLK
clk => WritePC~reg0.CLK
clk => WritePCCond~reg0.CLK
WritePCCond <= WritePCCond~reg0.DB_MAX_OUTPUT_PORT_TYPE
WritePC <= WritePC~reg0.DB_MAX_OUTPUT_PORT_TYPE
IorD <= IorD~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadMem <= ReadMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteMem <= WriteMem~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteIR <= WriteIR~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigPC[0] <= OrigPC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigPC[1] <= OrigPC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OpALU[0] <= OpALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OpALU[1] <= OpALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigBALU[0] <= OrigBALU[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigBALU[1] <= OrigBALU[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OrigAALU <= OrigAALU~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteReg <= WriteReg~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDst <= RegDst~reg0.DB_MAX_OUTPUT_PORT_TYPE
state[0] <= CurrentState[0].DB_MAX_OUTPUT_PORT_TYPE
state[1] <= CurrentState[1].DB_MAX_OUTPUT_PORT_TYPE
state[2] <= CurrentState[2].DB_MAX_OUTPUT_PORT_TYPE
state[3] <= CurrentState[3].DB_MAX_OUTPUT_PORT_TYPE
state[4] <= CurrentState[4].DB_MAX_OUTPUT_PORT_TYPE
state[5] <= CurrentState[5].DB_MAX_OUTPUT_PORT_TYPE
state[6] <= CurrentState[6].DB_MAX_OUTPUT_PORT_TYPE
state[7] <= CurrentState[7].DB_MAX_OUTPUT_PORT_TYPE
state[8] <= CurrentState[8].DB_MAX_OUTPUT_PORT_TYPE
state[9] <= CurrentState[9].DB_MAX_OUTPUT_PORT_TYPE
state[10] <= CurrentState[10].DB_MAX_OUTPUT_PORT_TYPE
state[11] <= CurrentState[11].DB_MAX_OUTPUT_PORT_TYPE
state[12] <= CurrentState[12].DB_MAX_OUTPUT_PORT_TYPE
state[13] <= CurrentState[13].DB_MAX_OUTPUT_PORT_TYPE
state[14] <= CurrentState[14].DB_MAX_OUTPUT_PORT_TYPE
state[15] <= CurrentState[15].DB_MAX_OUTPUT_PORT_TYPE
state[16] <= CurrentState[16].DB_MAX_OUTPUT_PORT_TYPE
state[17] <= CurrentState[17].DB_MAX_OUTPUT_PORT_TYPE
state[18] <= CurrentState[18].DB_MAX_OUTPUT_PORT_TYPE
state[19] <= CurrentState[19].DB_MAX_OUTPUT_PORT_TYPE
state[20] <= CurrentState[20].DB_MAX_OUTPUT_PORT_TYPE
state[21] <= CurrentState[21].DB_MAX_OUTPUT_PORT_TYPE
state[22] <= CurrentState[22].DB_MAX_OUTPUT_PORT_TYPE
state[23] <= CurrentState[23].DB_MAX_OUTPUT_PORT_TYPE
state[24] <= CurrentState[24].DB_MAX_OUTPUT_PORT_TYPE
state[25] <= CurrentState[25].DB_MAX_OUTPUT_PORT_TYPE
state[26] <= CurrentState[26].DB_MAX_OUTPUT_PORT_TYPE
state[27] <= CurrentState[27].DB_MAX_OUTPUT_PORT_TYPE
state[28] <= CurrentState[28].DB_MAX_OUTPUT_PORT_TYPE
state[29] <= CurrentState[29].DB_MAX_OUTPUT_PORT_TYPE
state[30] <= CurrentState[30].DB_MAX_OUTPUT_PORT_TYPE
state[31] <= CurrentState[31].DB_MAX_OUTPUT_PORT_TYPE


|Processor|Register32:fu_instructionregister
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
enable => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Register32:fu_registera
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
enable => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Register32:fu_registerb
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
enable => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Register32:fu_mdr
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
enable => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Register32:fu_aluout
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
enable => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Register32:fu_pc
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
enable => ~NO_FANOUT~
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
clr => q[0]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[31]~reg0.ACLR
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|NMux:fu_mux0
muxin[1][0] => muxout.DATAB
muxin[1][1] => muxout.DATAB
muxin[1][2] => muxout.DATAB
muxin[1][3] => muxout.DATAB
muxin[1][4] => muxout.DATAB
muxin[1][5] => muxout.DATAB
muxin[1][6] => muxout.DATAB
muxin[1][7] => muxout.DATAB
muxin[1][8] => muxout.DATAB
muxin[1][9] => muxout.DATAB
muxin[1][10] => muxout.DATAB
muxin[1][11] => muxout.DATAB
muxin[1][12] => muxout.DATAB
muxin[1][13] => muxout.DATAB
muxin[1][14] => muxout.DATAB
muxin[1][15] => muxout.DATAB
muxin[1][16] => muxout.DATAB
muxin[1][17] => muxout.DATAB
muxin[1][18] => muxout.DATAB
muxin[1][19] => muxout.DATAB
muxin[1][20] => muxout.DATAB
muxin[1][21] => muxout.DATAB
muxin[1][22] => muxout.DATAB
muxin[1][23] => muxout.DATAB
muxin[1][24] => muxout.DATAB
muxin[1][25] => muxout.DATAB
muxin[1][26] => muxout.DATAB
muxin[1][27] => muxout.DATAB
muxin[1][28] => muxout.DATAB
muxin[1][29] => muxout.DATAB
muxin[1][30] => muxout.DATAB
muxin[1][31] => muxout.DATAB
muxin[0][0] => muxout.DATAA
muxin[0][1] => muxout.DATAA
muxin[0][2] => muxout.DATAA
muxin[0][3] => muxout.DATAA
muxin[0][4] => muxout.DATAA
muxin[0][5] => muxout.DATAA
muxin[0][6] => muxout.DATAA
muxin[0][7] => muxout.DATAA
muxin[0][8] => muxout.DATAA
muxin[0][9] => muxout.DATAA
muxin[0][10] => muxout.DATAA
muxin[0][11] => muxout.DATAA
muxin[0][12] => muxout.DATAA
muxin[0][13] => muxout.DATAA
muxin[0][14] => muxout.DATAA
muxin[0][15] => muxout.DATAA
muxin[0][16] => muxout.DATAA
muxin[0][17] => muxout.DATAA
muxin[0][18] => muxout.DATAA
muxin[0][19] => muxout.DATAA
muxin[0][20] => muxout.DATAA
muxin[0][21] => muxout.DATAA
muxin[0][22] => muxout.DATAA
muxin[0][23] => muxout.DATAA
muxin[0][24] => muxout.DATAA
muxin[0][25] => muxout.DATAA
muxin[0][26] => muxout.DATAA
muxin[0][27] => muxout.DATAA
muxin[0][28] => muxout.DATAA
muxin[0][29] => muxout.DATAA
muxin[0][30] => muxout.DATAA
muxin[0][31] => muxout.DATAA
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
muxout[0] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[1] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[2] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[3] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[4] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[5] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[6] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[7] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[8] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[9] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[10] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[11] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[12] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[13] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[14] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[15] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[16] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[17] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[18] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[19] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[20] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[21] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[22] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[23] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[24] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[25] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[26] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[27] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[28] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[29] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[30] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[31] <= muxout.DB_MAX_OUTPUT_PORT_TYPE


|Processor|NMux:fu_mux1
muxin[1][0] => muxout.DATAB
muxin[1][1] => muxout.DATAB
muxin[1][2] => muxout.DATAB
muxin[1][3] => muxout.DATAB
muxin[1][4] => muxout.DATAB
muxin[1][5] => muxout.DATAB
muxin[1][6] => muxout.DATAB
muxin[1][7] => muxout.DATAB
muxin[1][8] => muxout.DATAB
muxin[1][9] => muxout.DATAB
muxin[1][10] => muxout.DATAB
muxin[1][11] => muxout.DATAB
muxin[1][12] => muxout.DATAB
muxin[1][13] => muxout.DATAB
muxin[1][14] => muxout.DATAB
muxin[1][15] => muxout.DATAB
muxin[1][16] => muxout.DATAB
muxin[1][17] => muxout.DATAB
muxin[1][18] => muxout.DATAB
muxin[1][19] => muxout.DATAB
muxin[1][20] => muxout.DATAB
muxin[1][21] => muxout.DATAB
muxin[1][22] => muxout.DATAB
muxin[1][23] => muxout.DATAB
muxin[1][24] => muxout.DATAB
muxin[1][25] => muxout.DATAB
muxin[1][26] => muxout.DATAB
muxin[1][27] => muxout.DATAB
muxin[1][28] => muxout.DATAB
muxin[1][29] => muxout.DATAB
muxin[1][30] => muxout.DATAB
muxin[1][31] => muxout.DATAB
muxin[0][0] => muxout.DATAA
muxin[0][1] => muxout.DATAA
muxin[0][2] => muxout.DATAA
muxin[0][3] => muxout.DATAA
muxin[0][4] => muxout.DATAA
muxin[0][5] => muxout.DATAA
muxin[0][6] => muxout.DATAA
muxin[0][7] => muxout.DATAA
muxin[0][8] => muxout.DATAA
muxin[0][9] => muxout.DATAA
muxin[0][10] => muxout.DATAA
muxin[0][11] => muxout.DATAA
muxin[0][12] => muxout.DATAA
muxin[0][13] => muxout.DATAA
muxin[0][14] => muxout.DATAA
muxin[0][15] => muxout.DATAA
muxin[0][16] => muxout.DATAA
muxin[0][17] => muxout.DATAA
muxin[0][18] => muxout.DATAA
muxin[0][19] => muxout.DATAA
muxin[0][20] => muxout.DATAA
muxin[0][21] => muxout.DATAA
muxin[0][22] => muxout.DATAA
muxin[0][23] => muxout.DATAA
muxin[0][24] => muxout.DATAA
muxin[0][25] => muxout.DATAA
muxin[0][26] => muxout.DATAA
muxin[0][27] => muxout.DATAA
muxin[0][28] => muxout.DATAA
muxin[0][29] => muxout.DATAA
muxin[0][30] => muxout.DATAA
muxin[0][31] => muxout.DATAA
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
muxout[0] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[1] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[2] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[3] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[4] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[5] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[6] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[7] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[8] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[9] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[10] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[11] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[12] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[13] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[14] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[15] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[16] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[17] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[18] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[19] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[20] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[21] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[22] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[23] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[24] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[25] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[26] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[27] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[28] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[29] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[30] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[31] <= muxout.DB_MAX_OUTPUT_PORT_TYPE


|Processor|NMux:fu_mux2
muxin[1][0] => muxout.DATAB
muxin[1][1] => muxout.DATAB
muxin[1][2] => muxout.DATAB
muxin[1][3] => muxout.DATAB
muxin[1][4] => muxout.DATAB
muxin[1][5] => muxout.DATAB
muxin[1][6] => muxout.DATAB
muxin[1][7] => muxout.DATAB
muxin[1][8] => muxout.DATAB
muxin[1][9] => muxout.DATAB
muxin[1][10] => muxout.DATAB
muxin[1][11] => muxout.DATAB
muxin[1][12] => muxout.DATAB
muxin[1][13] => muxout.DATAB
muxin[1][14] => muxout.DATAB
muxin[1][15] => muxout.DATAB
muxin[1][16] => muxout.DATAB
muxin[1][17] => muxout.DATAB
muxin[1][18] => muxout.DATAB
muxin[1][19] => muxout.DATAB
muxin[1][20] => muxout.DATAB
muxin[1][21] => muxout.DATAB
muxin[1][22] => muxout.DATAB
muxin[1][23] => muxout.DATAB
muxin[1][24] => muxout.DATAB
muxin[1][25] => muxout.DATAB
muxin[1][26] => muxout.DATAB
muxin[1][27] => muxout.DATAB
muxin[1][28] => muxout.DATAB
muxin[1][29] => muxout.DATAB
muxin[1][30] => muxout.DATAB
muxin[1][31] => muxout.DATAB
muxin[0][0] => muxout.DATAA
muxin[0][1] => muxout.DATAA
muxin[0][2] => muxout.DATAA
muxin[0][3] => muxout.DATAA
muxin[0][4] => muxout.DATAA
muxin[0][5] => muxout.DATAA
muxin[0][6] => muxout.DATAA
muxin[0][7] => muxout.DATAA
muxin[0][8] => muxout.DATAA
muxin[0][9] => muxout.DATAA
muxin[0][10] => muxout.DATAA
muxin[0][11] => muxout.DATAA
muxin[0][12] => muxout.DATAA
muxin[0][13] => muxout.DATAA
muxin[0][14] => muxout.DATAA
muxin[0][15] => muxout.DATAA
muxin[0][16] => muxout.DATAA
muxin[0][17] => muxout.DATAA
muxin[0][18] => muxout.DATAA
muxin[0][19] => muxout.DATAA
muxin[0][20] => muxout.DATAA
muxin[0][21] => muxout.DATAA
muxin[0][22] => muxout.DATAA
muxin[0][23] => muxout.DATAA
muxin[0][24] => muxout.DATAA
muxin[0][25] => muxout.DATAA
muxin[0][26] => muxout.DATAA
muxin[0][27] => muxout.DATAA
muxin[0][28] => muxout.DATAA
muxin[0][29] => muxout.DATAA
muxin[0][30] => muxout.DATAA
muxin[0][31] => muxout.DATAA
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
muxout[0] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[1] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[2] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[3] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[4] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[5] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[6] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[7] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[8] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[9] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[10] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[11] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[12] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[13] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[14] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[15] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[16] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[17] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[18] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[19] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[20] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[21] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[22] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[23] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[24] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[25] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[26] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[27] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[28] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[29] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[30] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[31] <= muxout.DB_MAX_OUTPUT_PORT_TYPE


|Processor|NMux:fu_mux3
muxin[1][0] => muxout.DATAB
muxin[1][1] => muxout.DATAB
muxin[1][2] => muxout.DATAB
muxin[1][3] => muxout.DATAB
muxin[1][4] => muxout.DATAB
muxin[1][5] => muxout.DATAB
muxin[1][6] => muxout.DATAB
muxin[1][7] => muxout.DATAB
muxin[1][8] => muxout.DATAB
muxin[1][9] => muxout.DATAB
muxin[1][10] => muxout.DATAB
muxin[1][11] => muxout.DATAB
muxin[1][12] => muxout.DATAB
muxin[1][13] => muxout.DATAB
muxin[1][14] => muxout.DATAB
muxin[1][15] => muxout.DATAB
muxin[1][16] => muxout.DATAB
muxin[1][17] => muxout.DATAB
muxin[1][18] => muxout.DATAB
muxin[1][19] => muxout.DATAB
muxin[1][20] => muxout.DATAB
muxin[1][21] => muxout.DATAB
muxin[1][22] => muxout.DATAB
muxin[1][23] => muxout.DATAB
muxin[1][24] => muxout.DATAB
muxin[1][25] => muxout.DATAB
muxin[1][26] => muxout.DATAB
muxin[1][27] => muxout.DATAB
muxin[1][28] => muxout.DATAB
muxin[1][29] => muxout.DATAB
muxin[1][30] => muxout.DATAB
muxin[1][31] => muxout.DATAB
muxin[0][0] => muxout.DATAA
muxin[0][1] => muxout.DATAA
muxin[0][2] => muxout.DATAA
muxin[0][3] => muxout.DATAA
muxin[0][4] => muxout.DATAA
muxin[0][5] => muxout.DATAA
muxin[0][6] => muxout.DATAA
muxin[0][7] => muxout.DATAA
muxin[0][8] => muxout.DATAA
muxin[0][9] => muxout.DATAA
muxin[0][10] => muxout.DATAA
muxin[0][11] => muxout.DATAA
muxin[0][12] => muxout.DATAA
muxin[0][13] => muxout.DATAA
muxin[0][14] => muxout.DATAA
muxin[0][15] => muxout.DATAA
muxin[0][16] => muxout.DATAA
muxin[0][17] => muxout.DATAA
muxin[0][18] => muxout.DATAA
muxin[0][19] => muxout.DATAA
muxin[0][20] => muxout.DATAA
muxin[0][21] => muxout.DATAA
muxin[0][22] => muxout.DATAA
muxin[0][23] => muxout.DATAA
muxin[0][24] => muxout.DATAA
muxin[0][25] => muxout.DATAA
muxin[0][26] => muxout.DATAA
muxin[0][27] => muxout.DATAA
muxin[0][28] => muxout.DATAA
muxin[0][29] => muxout.DATAA
muxin[0][30] => muxout.DATAA
muxin[0][31] => muxout.DATAA
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
control[0] => muxout.OUTPUTSELECT
muxout[0] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[1] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[2] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[3] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[4] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[5] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[6] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[7] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[8] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[9] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[10] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[11] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[12] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[13] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[14] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[15] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[16] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[17] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[18] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[19] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[20] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[21] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[22] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[23] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[24] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[25] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[26] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[27] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[28] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[29] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[30] <= muxout.DB_MAX_OUTPUT_PORT_TYPE
muxout[31] <= muxout.DB_MAX_OUTPUT_PORT_TYPE


|Processor|NMux:fu_mux4
muxin[3][0] => Mux31.IN3
muxin[3][1] => Mux30.IN3
muxin[3][2] => Mux29.IN3
muxin[3][3] => Mux28.IN3
muxin[3][4] => Mux27.IN3
muxin[3][5] => Mux26.IN3
muxin[3][6] => Mux25.IN3
muxin[3][7] => Mux24.IN3
muxin[3][8] => Mux23.IN3
muxin[3][9] => Mux22.IN3
muxin[3][10] => Mux21.IN3
muxin[3][11] => Mux20.IN3
muxin[3][12] => Mux19.IN3
muxin[3][13] => Mux18.IN3
muxin[3][14] => Mux17.IN3
muxin[3][15] => Mux16.IN3
muxin[3][16] => Mux15.IN3
muxin[3][17] => Mux14.IN3
muxin[3][18] => Mux13.IN3
muxin[3][19] => Mux12.IN3
muxin[3][20] => Mux11.IN3
muxin[3][21] => Mux10.IN3
muxin[3][22] => Mux9.IN3
muxin[3][23] => Mux8.IN3
muxin[3][24] => Mux7.IN3
muxin[3][25] => Mux6.IN3
muxin[3][26] => Mux5.IN3
muxin[3][27] => Mux4.IN3
muxin[3][28] => Mux3.IN3
muxin[3][29] => Mux2.IN3
muxin[3][30] => Mux1.IN3
muxin[3][31] => Mux0.IN3
muxin[2][0] => Mux31.IN2
muxin[2][1] => Mux30.IN2
muxin[2][2] => Mux29.IN2
muxin[2][3] => Mux28.IN2
muxin[2][4] => Mux27.IN2
muxin[2][5] => Mux26.IN2
muxin[2][6] => Mux25.IN2
muxin[2][7] => Mux24.IN2
muxin[2][8] => Mux23.IN2
muxin[2][9] => Mux22.IN2
muxin[2][10] => Mux21.IN2
muxin[2][11] => Mux20.IN2
muxin[2][12] => Mux19.IN2
muxin[2][13] => Mux18.IN2
muxin[2][14] => Mux17.IN2
muxin[2][15] => Mux16.IN2
muxin[2][16] => Mux15.IN2
muxin[2][17] => Mux14.IN2
muxin[2][18] => Mux13.IN2
muxin[2][19] => Mux12.IN2
muxin[2][20] => Mux11.IN2
muxin[2][21] => Mux10.IN2
muxin[2][22] => Mux9.IN2
muxin[2][23] => Mux8.IN2
muxin[2][24] => Mux7.IN2
muxin[2][25] => Mux6.IN2
muxin[2][26] => Mux5.IN2
muxin[2][27] => Mux4.IN2
muxin[2][28] => Mux3.IN2
muxin[2][29] => Mux2.IN2
muxin[2][30] => Mux1.IN2
muxin[2][31] => Mux0.IN2
muxin[1][0] => Mux31.IN1
muxin[1][1] => Mux30.IN1
muxin[1][2] => Mux29.IN1
muxin[1][3] => Mux28.IN1
muxin[1][4] => Mux27.IN1
muxin[1][5] => Mux26.IN1
muxin[1][6] => Mux25.IN1
muxin[1][7] => Mux24.IN1
muxin[1][8] => Mux23.IN1
muxin[1][9] => Mux22.IN1
muxin[1][10] => Mux21.IN1
muxin[1][11] => Mux20.IN1
muxin[1][12] => Mux19.IN1
muxin[1][13] => Mux18.IN1
muxin[1][14] => Mux17.IN1
muxin[1][15] => Mux16.IN1
muxin[1][16] => Mux15.IN1
muxin[1][17] => Mux14.IN1
muxin[1][18] => Mux13.IN1
muxin[1][19] => Mux12.IN1
muxin[1][20] => Mux11.IN1
muxin[1][21] => Mux10.IN1
muxin[1][22] => Mux9.IN1
muxin[1][23] => Mux8.IN1
muxin[1][24] => Mux7.IN1
muxin[1][25] => Mux6.IN1
muxin[1][26] => Mux5.IN1
muxin[1][27] => Mux4.IN1
muxin[1][28] => Mux3.IN1
muxin[1][29] => Mux2.IN1
muxin[1][30] => Mux1.IN1
muxin[1][31] => Mux0.IN1
muxin[0][0] => Mux31.IN0
muxin[0][1] => Mux30.IN0
muxin[0][2] => Mux29.IN0
muxin[0][3] => Mux28.IN0
muxin[0][4] => Mux27.IN0
muxin[0][5] => Mux26.IN0
muxin[0][6] => Mux25.IN0
muxin[0][7] => Mux24.IN0
muxin[0][8] => Mux23.IN0
muxin[0][9] => Mux22.IN0
muxin[0][10] => Mux21.IN0
muxin[0][11] => Mux20.IN0
muxin[0][12] => Mux19.IN0
muxin[0][13] => Mux18.IN0
muxin[0][14] => Mux17.IN0
muxin[0][15] => Mux16.IN0
muxin[0][16] => Mux15.IN0
muxin[0][17] => Mux14.IN0
muxin[0][18] => Mux13.IN0
muxin[0][19] => Mux12.IN0
muxin[0][20] => Mux11.IN0
muxin[0][21] => Mux10.IN0
muxin[0][22] => Mux9.IN0
muxin[0][23] => Mux8.IN0
muxin[0][24] => Mux7.IN0
muxin[0][25] => Mux6.IN0
muxin[0][26] => Mux5.IN0
muxin[0][27] => Mux4.IN0
muxin[0][28] => Mux3.IN0
muxin[0][29] => Mux2.IN0
muxin[0][30] => Mux1.IN0
muxin[0][31] => Mux0.IN0
control[0] => Mux0.IN5
control[0] => Mux1.IN5
control[0] => Mux2.IN5
control[0] => Mux3.IN5
control[0] => Mux4.IN5
control[0] => Mux5.IN5
control[0] => Mux6.IN5
control[0] => Mux7.IN5
control[0] => Mux8.IN5
control[0] => Mux9.IN5
control[0] => Mux10.IN5
control[0] => Mux11.IN5
control[0] => Mux12.IN5
control[0] => Mux13.IN5
control[0] => Mux14.IN5
control[0] => Mux15.IN5
control[0] => Mux16.IN5
control[0] => Mux17.IN5
control[0] => Mux18.IN5
control[0] => Mux19.IN5
control[0] => Mux20.IN5
control[0] => Mux21.IN5
control[0] => Mux22.IN5
control[0] => Mux23.IN5
control[0] => Mux24.IN5
control[0] => Mux25.IN5
control[0] => Mux26.IN5
control[0] => Mux27.IN5
control[0] => Mux28.IN5
control[0] => Mux29.IN5
control[0] => Mux30.IN5
control[0] => Mux31.IN5
control[1] => Mux0.IN4
control[1] => Mux1.IN4
control[1] => Mux2.IN4
control[1] => Mux3.IN4
control[1] => Mux4.IN4
control[1] => Mux5.IN4
control[1] => Mux6.IN4
control[1] => Mux7.IN4
control[1] => Mux8.IN4
control[1] => Mux9.IN4
control[1] => Mux10.IN4
control[1] => Mux11.IN4
control[1] => Mux12.IN4
control[1] => Mux13.IN4
control[1] => Mux14.IN4
control[1] => Mux15.IN4
control[1] => Mux16.IN4
control[1] => Mux17.IN4
control[1] => Mux18.IN4
control[1] => Mux19.IN4
control[1] => Mux20.IN4
control[1] => Mux21.IN4
control[1] => Mux22.IN4
control[1] => Mux23.IN4
control[1] => Mux24.IN4
control[1] => Mux25.IN4
control[1] => Mux26.IN4
control[1] => Mux27.IN4
control[1] => Mux28.IN4
control[1] => Mux29.IN4
control[1] => Mux30.IN4
control[1] => Mux31.IN4
muxout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
muxout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
muxout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
muxout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
muxout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
muxout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
muxout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
muxout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
muxout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
muxout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
muxout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
muxout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
muxout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
muxout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
muxout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
muxout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
muxout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
muxout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
muxout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
muxout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
muxout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
muxout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
muxout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
muxout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
muxout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
muxout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
muxout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
muxout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
muxout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
muxout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
muxout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
muxout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|NMux:fu_mux5
muxin[3][0] => Mux31.IN3
muxin[3][1] => Mux30.IN3
muxin[3][2] => Mux29.IN3
muxin[3][3] => Mux28.IN3
muxin[3][4] => Mux27.IN3
muxin[3][5] => Mux26.IN3
muxin[3][6] => Mux25.IN3
muxin[3][7] => Mux24.IN3
muxin[3][8] => Mux23.IN3
muxin[3][9] => Mux22.IN3
muxin[3][10] => Mux21.IN3
muxin[3][11] => Mux20.IN3
muxin[3][12] => Mux19.IN3
muxin[3][13] => Mux18.IN3
muxin[3][14] => Mux17.IN3
muxin[3][15] => Mux16.IN3
muxin[3][16] => Mux15.IN3
muxin[3][17] => Mux14.IN3
muxin[3][18] => Mux13.IN3
muxin[3][19] => Mux12.IN3
muxin[3][20] => Mux11.IN3
muxin[3][21] => Mux10.IN3
muxin[3][22] => Mux9.IN3
muxin[3][23] => Mux8.IN3
muxin[3][24] => Mux7.IN3
muxin[3][25] => Mux6.IN3
muxin[3][26] => Mux5.IN3
muxin[3][27] => Mux4.IN3
muxin[3][28] => Mux3.IN3
muxin[3][29] => Mux2.IN3
muxin[3][30] => Mux1.IN3
muxin[3][31] => Mux0.IN3
muxin[2][0] => Mux31.IN2
muxin[2][1] => Mux30.IN2
muxin[2][2] => Mux29.IN2
muxin[2][3] => Mux28.IN2
muxin[2][4] => Mux27.IN2
muxin[2][5] => Mux26.IN2
muxin[2][6] => Mux25.IN2
muxin[2][7] => Mux24.IN2
muxin[2][8] => Mux23.IN2
muxin[2][9] => Mux22.IN2
muxin[2][10] => Mux21.IN2
muxin[2][11] => Mux20.IN2
muxin[2][12] => Mux19.IN2
muxin[2][13] => Mux18.IN2
muxin[2][14] => Mux17.IN2
muxin[2][15] => Mux16.IN2
muxin[2][16] => Mux15.IN2
muxin[2][17] => Mux14.IN2
muxin[2][18] => Mux13.IN2
muxin[2][19] => Mux12.IN2
muxin[2][20] => Mux11.IN2
muxin[2][21] => Mux10.IN2
muxin[2][22] => Mux9.IN2
muxin[2][23] => Mux8.IN2
muxin[2][24] => Mux7.IN2
muxin[2][25] => Mux6.IN2
muxin[2][26] => Mux5.IN2
muxin[2][27] => Mux4.IN2
muxin[2][28] => Mux3.IN2
muxin[2][29] => Mux2.IN2
muxin[2][30] => Mux1.IN2
muxin[2][31] => Mux0.IN2
muxin[1][0] => Mux31.IN1
muxin[1][1] => Mux30.IN1
muxin[1][2] => Mux29.IN1
muxin[1][3] => Mux28.IN1
muxin[1][4] => Mux27.IN1
muxin[1][5] => Mux26.IN1
muxin[1][6] => Mux25.IN1
muxin[1][7] => Mux24.IN1
muxin[1][8] => Mux23.IN1
muxin[1][9] => Mux22.IN1
muxin[1][10] => Mux21.IN1
muxin[1][11] => Mux20.IN1
muxin[1][12] => Mux19.IN1
muxin[1][13] => Mux18.IN1
muxin[1][14] => Mux17.IN1
muxin[1][15] => Mux16.IN1
muxin[1][16] => Mux15.IN1
muxin[1][17] => Mux14.IN1
muxin[1][18] => Mux13.IN1
muxin[1][19] => Mux12.IN1
muxin[1][20] => Mux11.IN1
muxin[1][21] => Mux10.IN1
muxin[1][22] => Mux9.IN1
muxin[1][23] => Mux8.IN1
muxin[1][24] => Mux7.IN1
muxin[1][25] => Mux6.IN1
muxin[1][26] => Mux5.IN1
muxin[1][27] => Mux4.IN1
muxin[1][28] => Mux3.IN1
muxin[1][29] => Mux2.IN1
muxin[1][30] => Mux1.IN1
muxin[1][31] => Mux0.IN1
muxin[0][0] => Mux31.IN0
muxin[0][1] => Mux30.IN0
muxin[0][2] => Mux29.IN0
muxin[0][3] => Mux28.IN0
muxin[0][4] => Mux27.IN0
muxin[0][5] => Mux26.IN0
muxin[0][6] => Mux25.IN0
muxin[0][7] => Mux24.IN0
muxin[0][8] => Mux23.IN0
muxin[0][9] => Mux22.IN0
muxin[0][10] => Mux21.IN0
muxin[0][11] => Mux20.IN0
muxin[0][12] => Mux19.IN0
muxin[0][13] => Mux18.IN0
muxin[0][14] => Mux17.IN0
muxin[0][15] => Mux16.IN0
muxin[0][16] => Mux15.IN0
muxin[0][17] => Mux14.IN0
muxin[0][18] => Mux13.IN0
muxin[0][19] => Mux12.IN0
muxin[0][20] => Mux11.IN0
muxin[0][21] => Mux10.IN0
muxin[0][22] => Mux9.IN0
muxin[0][23] => Mux8.IN0
muxin[0][24] => Mux7.IN0
muxin[0][25] => Mux6.IN0
muxin[0][26] => Mux5.IN0
muxin[0][27] => Mux4.IN0
muxin[0][28] => Mux3.IN0
muxin[0][29] => Mux2.IN0
muxin[0][30] => Mux1.IN0
muxin[0][31] => Mux0.IN0
control[0] => Mux0.IN5
control[0] => Mux1.IN5
control[0] => Mux2.IN5
control[0] => Mux3.IN5
control[0] => Mux4.IN5
control[0] => Mux5.IN5
control[0] => Mux6.IN5
control[0] => Mux7.IN5
control[0] => Mux8.IN5
control[0] => Mux9.IN5
control[0] => Mux10.IN5
control[0] => Mux11.IN5
control[0] => Mux12.IN5
control[0] => Mux13.IN5
control[0] => Mux14.IN5
control[0] => Mux15.IN5
control[0] => Mux16.IN5
control[0] => Mux17.IN5
control[0] => Mux18.IN5
control[0] => Mux19.IN5
control[0] => Mux20.IN5
control[0] => Mux21.IN5
control[0] => Mux22.IN5
control[0] => Mux23.IN5
control[0] => Mux24.IN5
control[0] => Mux25.IN5
control[0] => Mux26.IN5
control[0] => Mux27.IN5
control[0] => Mux28.IN5
control[0] => Mux29.IN5
control[0] => Mux30.IN5
control[0] => Mux31.IN5
control[1] => Mux0.IN4
control[1] => Mux1.IN4
control[1] => Mux2.IN4
control[1] => Mux3.IN4
control[1] => Mux4.IN4
control[1] => Mux5.IN4
control[1] => Mux6.IN4
control[1] => Mux7.IN4
control[1] => Mux8.IN4
control[1] => Mux9.IN4
control[1] => Mux10.IN4
control[1] => Mux11.IN4
control[1] => Mux12.IN4
control[1] => Mux13.IN4
control[1] => Mux14.IN4
control[1] => Mux15.IN4
control[1] => Mux16.IN4
control[1] => Mux17.IN4
control[1] => Mux18.IN4
control[1] => Mux19.IN4
control[1] => Mux20.IN4
control[1] => Mux21.IN4
control[1] => Mux22.IN4
control[1] => Mux23.IN4
control[1] => Mux24.IN4
control[1] => Mux25.IN4
control[1] => Mux26.IN4
control[1] => Mux27.IN4
control[1] => Mux28.IN4
control[1] => Mux29.IN4
control[1] => Mux30.IN4
control[1] => Mux31.IN4
muxout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
muxout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
muxout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
muxout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
muxout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
muxout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
muxout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
muxout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
muxout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
muxout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
muxout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
muxout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
muxout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
muxout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
muxout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
muxout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
muxout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
muxout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
muxout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
muxout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
muxout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
muxout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
muxout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
muxout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
muxout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
muxout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
muxout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
muxout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
muxout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
muxout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
muxout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
muxout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|RegisterBank:fu_registerbank
read1in[0] => Mux30.IN4
read1in[0] => altsyncram:registers[0][31]__1.address_b[0]
read1in[1] => Mux30.IN3
read1in[1] => altsyncram:registers[0][31]__1.address_b[1]
read1in[2] => Mux30.IN2
read1in[2] => altsyncram:registers[0][31]__1.address_b[2]
read1in[3] => Mux30.IN1
read1in[3] => altsyncram:registers[0][31]__1.address_b[3]
read1in[4] => Mux30.IN0
read1in[4] => altsyncram:registers[0][31]__1.address_b[4]
read2in[0] => Mux62.IN4
read2in[0] => altsyncram:registers[0][31]__2.address_b[0]
read2in[1] => Mux62.IN3
read2in[1] => altsyncram:registers[0][31]__2.address_b[1]
read2in[2] => Mux62.IN2
read2in[2] => altsyncram:registers[0][31]__2.address_b[2]
read2in[3] => Mux62.IN1
read2in[3] => altsyncram:registers[0][31]__2.address_b[3]
read2in[4] => Mux62.IN0
read2in[4] => altsyncram:registers[0][31]__2.address_b[4]
read1out[0] <= altsyncram:registers[0][31]__1.q_b[30]
read1out[1] <= read1out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read1out[2] <= altsyncram:registers[0][31]__1.q_b[29]
read1out[3] <= altsyncram:registers[0][31]__1.q_b[28]
read1out[4] <= altsyncram:registers[0][31]__1.q_b[27]
read1out[5] <= altsyncram:registers[0][31]__1.q_b[26]
read1out[6] <= altsyncram:registers[0][31]__1.q_b[25]
read1out[7] <= altsyncram:registers[0][31]__1.q_b[24]
read1out[8] <= altsyncram:registers[0][31]__1.q_b[23]
read1out[9] <= altsyncram:registers[0][31]__1.q_b[22]
read1out[10] <= altsyncram:registers[0][31]__1.q_b[21]
read1out[11] <= altsyncram:registers[0][31]__1.q_b[20]
read1out[12] <= altsyncram:registers[0][31]__1.q_b[19]
read1out[13] <= altsyncram:registers[0][31]__1.q_b[18]
read1out[14] <= altsyncram:registers[0][31]__1.q_b[17]
read1out[15] <= altsyncram:registers[0][31]__1.q_b[16]
read1out[16] <= altsyncram:registers[0][31]__1.q_b[15]
read1out[17] <= altsyncram:registers[0][31]__1.q_b[14]
read1out[18] <= altsyncram:registers[0][31]__1.q_b[13]
read1out[19] <= altsyncram:registers[0][31]__1.q_b[12]
read1out[20] <= altsyncram:registers[0][31]__1.q_b[11]
read1out[21] <= altsyncram:registers[0][31]__1.q_b[10]
read1out[22] <= altsyncram:registers[0][31]__1.q_b[9]
read1out[23] <= altsyncram:registers[0][31]__1.q_b[8]
read1out[24] <= altsyncram:registers[0][31]__1.q_b[7]
read1out[25] <= altsyncram:registers[0][31]__1.q_b[6]
read1out[26] <= altsyncram:registers[0][31]__1.q_b[5]
read1out[27] <= altsyncram:registers[0][31]__1.q_b[4]
read1out[28] <= altsyncram:registers[0][31]__1.q_b[3]
read1out[29] <= altsyncram:registers[0][31]__1.q_b[2]
read1out[30] <= altsyncram:registers[0][31]__1.q_b[1]
read1out[31] <= altsyncram:registers[0][31]__1.q_b[0]
read2out[0] <= altsyncram:registers[0][31]__2.q_b[30]
read2out[1] <= read2out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read2out[2] <= altsyncram:registers[0][31]__2.q_b[29]
read2out[3] <= altsyncram:registers[0][31]__2.q_b[28]
read2out[4] <= altsyncram:registers[0][31]__2.q_b[27]
read2out[5] <= altsyncram:registers[0][31]__2.q_b[26]
read2out[6] <= altsyncram:registers[0][31]__2.q_b[25]
read2out[7] <= altsyncram:registers[0][31]__2.q_b[24]
read2out[8] <= altsyncram:registers[0][31]__2.q_b[23]
read2out[9] <= altsyncram:registers[0][31]__2.q_b[22]
read2out[10] <= altsyncram:registers[0][31]__2.q_b[21]
read2out[11] <= altsyncram:registers[0][31]__2.q_b[20]
read2out[12] <= altsyncram:registers[0][31]__2.q_b[19]
read2out[13] <= altsyncram:registers[0][31]__2.q_b[18]
read2out[14] <= altsyncram:registers[0][31]__2.q_b[17]
read2out[15] <= altsyncram:registers[0][31]__2.q_b[16]
read2out[16] <= altsyncram:registers[0][31]__2.q_b[15]
read2out[17] <= altsyncram:registers[0][31]__2.q_b[14]
read2out[18] <= altsyncram:registers[0][31]__2.q_b[13]
read2out[19] <= altsyncram:registers[0][31]__2.q_b[12]
read2out[20] <= altsyncram:registers[0][31]__2.q_b[11]
read2out[21] <= altsyncram:registers[0][31]__2.q_b[10]
read2out[22] <= altsyncram:registers[0][31]__2.q_b[9]
read2out[23] <= altsyncram:registers[0][31]__2.q_b[8]
read2out[24] <= altsyncram:registers[0][31]__2.q_b[7]
read2out[25] <= altsyncram:registers[0][31]__2.q_b[6]
read2out[26] <= altsyncram:registers[0][31]__2.q_b[5]
read2out[27] <= altsyncram:registers[0][31]__2.q_b[4]
read2out[28] <= altsyncram:registers[0][31]__2.q_b[3]
read2out[29] <= altsyncram:registers[0][31]__2.q_b[2]
read2out[30] <= altsyncram:registers[0][31]__2.q_b[1]
read2out[31] <= altsyncram:registers[0][31]__2.q_b[0]
writein[0] => Decoder0.IN4
writein[0] => altsyncram:registers[0][31]__1.address_a[0]
writein[0] => altsyncram:registers[0][31]__2.address_a[0]
writein[1] => Decoder0.IN3
writein[1] => altsyncram:registers[0][31]__1.address_a[1]
writein[1] => altsyncram:registers[0][31]__2.address_a[1]
writein[2] => Decoder0.IN2
writein[2] => altsyncram:registers[0][31]__1.address_a[2]
writein[2] => altsyncram:registers[0][31]__2.address_a[2]
writein[3] => Decoder0.IN1
writein[3] => altsyncram:registers[0][31]__1.address_a[3]
writein[3] => altsyncram:registers[0][31]__2.address_a[3]
writein[4] => Decoder0.IN0
writein[4] => altsyncram:registers[0][31]__1.address_a[4]
writein[4] => altsyncram:registers[0][31]__2.address_a[4]
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => registers.DATAB
writedata[0] => altsyncram:registers[0][31]__1.data_a[30]
writedata[0] => altsyncram:registers[0][31]__2.data_a[30]
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[1] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => registers.DATAB
writedata[2] => altsyncram:registers[0][31]__1.data_a[29]
writedata[2] => altsyncram:registers[0][31]__2.data_a[29]
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => registers.DATAB
writedata[3] => altsyncram:registers[0][31]__1.data_a[28]
writedata[3] => altsyncram:registers[0][31]__2.data_a[28]
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => registers.DATAB
writedata[4] => altsyncram:registers[0][31]__1.data_a[27]
writedata[4] => altsyncram:registers[0][31]__2.data_a[27]
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => registers.DATAB
writedata[5] => altsyncram:registers[0][31]__1.data_a[26]
writedata[5] => altsyncram:registers[0][31]__2.data_a[26]
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => registers.DATAB
writedata[6] => altsyncram:registers[0][31]__1.data_a[25]
writedata[6] => altsyncram:registers[0][31]__2.data_a[25]
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => registers.DATAB
writedata[7] => altsyncram:registers[0][31]__1.data_a[24]
writedata[7] => altsyncram:registers[0][31]__2.data_a[24]
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => registers.DATAB
writedata[8] => altsyncram:registers[0][31]__1.data_a[23]
writedata[8] => altsyncram:registers[0][31]__2.data_a[23]
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => registers.DATAB
writedata[9] => altsyncram:registers[0][31]__1.data_a[22]
writedata[9] => altsyncram:registers[0][31]__2.data_a[22]
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => registers.DATAB
writedata[10] => altsyncram:registers[0][31]__1.data_a[21]
writedata[10] => altsyncram:registers[0][31]__2.data_a[21]
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => registers.DATAB
writedata[11] => altsyncram:registers[0][31]__1.data_a[20]
writedata[11] => altsyncram:registers[0][31]__2.data_a[20]
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => registers.DATAB
writedata[12] => altsyncram:registers[0][31]__1.data_a[19]
writedata[12] => altsyncram:registers[0][31]__2.data_a[19]
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => registers.DATAB
writedata[13] => altsyncram:registers[0][31]__1.data_a[18]
writedata[13] => altsyncram:registers[0][31]__2.data_a[18]
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => registers.DATAB
writedata[14] => altsyncram:registers[0][31]__1.data_a[17]
writedata[14] => altsyncram:registers[0][31]__2.data_a[17]
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => registers.DATAB
writedata[15] => altsyncram:registers[0][31]__1.data_a[16]
writedata[15] => altsyncram:registers[0][31]__2.data_a[16]
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => registers.DATAB
writedata[16] => altsyncram:registers[0][31]__1.data_a[15]
writedata[16] => altsyncram:registers[0][31]__2.data_a[15]
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => registers.DATAB
writedata[17] => altsyncram:registers[0][31]__1.data_a[14]
writedata[17] => altsyncram:registers[0][31]__2.data_a[14]
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => registers.DATAB
writedata[18] => altsyncram:registers[0][31]__1.data_a[13]
writedata[18] => altsyncram:registers[0][31]__2.data_a[13]
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => registers.DATAB
writedata[19] => altsyncram:registers[0][31]__1.data_a[12]
writedata[19] => altsyncram:registers[0][31]__2.data_a[12]
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => registers.DATAB
writedata[20] => altsyncram:registers[0][31]__1.data_a[11]
writedata[20] => altsyncram:registers[0][31]__2.data_a[11]
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => registers.DATAB
writedata[21] => altsyncram:registers[0][31]__1.data_a[10]
writedata[21] => altsyncram:registers[0][31]__2.data_a[10]
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => registers.DATAB
writedata[22] => altsyncram:registers[0][31]__1.data_a[9]
writedata[22] => altsyncram:registers[0][31]__2.data_a[9]
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => registers.DATAB
writedata[23] => altsyncram:registers[0][31]__1.data_a[8]
writedata[23] => altsyncram:registers[0][31]__2.data_a[8]
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => registers.DATAB
writedata[24] => altsyncram:registers[0][31]__1.data_a[7]
writedata[24] => altsyncram:registers[0][31]__2.data_a[7]
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => registers.DATAB
writedata[25] => altsyncram:registers[0][31]__1.data_a[6]
writedata[25] => altsyncram:registers[0][31]__2.data_a[6]
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => registers.DATAB
writedata[26] => altsyncram:registers[0][31]__1.data_a[5]
writedata[26] => altsyncram:registers[0][31]__2.data_a[5]
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => registers.DATAB
writedata[27] => altsyncram:registers[0][31]__1.data_a[4]
writedata[27] => altsyncram:registers[0][31]__2.data_a[4]
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => registers.DATAB
writedata[28] => altsyncram:registers[0][31]__1.data_a[3]
writedata[28] => altsyncram:registers[0][31]__2.data_a[3]
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => registers.DATAB
writedata[29] => altsyncram:registers[0][31]__1.data_a[2]
writedata[29] => altsyncram:registers[0][31]__2.data_a[2]
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => registers.DATAB
writedata[30] => altsyncram:registers[0][31]__1.data_a[1]
writedata[30] => altsyncram:registers[0][31]__2.data_a[1]
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => registers.DATAB
writedata[31] => altsyncram:registers[0][31]__1.data_a[0]
writedata[31] => altsyncram:registers[0][31]__2.data_a[0]
writereg => registers[31][0].ENA
writereg => registers[31][1].ENA
writereg => registers[31][2].ENA
writereg => registers[31][3].ENA
writereg => registers[31][4].ENA
writereg => registers[31][5].ENA
writereg => registers[31][6].ENA
writereg => registers[31][7].ENA
writereg => registers[31][8].ENA
writereg => registers[31][9].ENA
writereg => registers[31][10].ENA
writereg => registers[31][11].ENA
writereg => registers[31][12].ENA
writereg => registers[31][13].ENA
writereg => registers[31][14].ENA
writereg => registers[31][15].ENA
writereg => registers[31][16].ENA
writereg => registers[31][17].ENA
writereg => registers[31][18].ENA
writereg => registers[31][19].ENA
writereg => registers[31][20].ENA
writereg => registers[31][21].ENA
writereg => registers[31][22].ENA
writereg => registers[31][23].ENA
writereg => registers[31][24].ENA
writereg => registers[31][25].ENA
writereg => registers[31][26].ENA
writereg => registers[31][27].ENA
writereg => registers[31][28].ENA
writereg => registers[31][29].ENA
writereg => registers[31][30].ENA
writereg => registers[31][31].ENA
writereg => registers[30][0].ENA
writereg => registers[30][1].ENA
writereg => registers[30][2].ENA
writereg => registers[30][3].ENA
writereg => registers[30][4].ENA
writereg => registers[30][5].ENA
writereg => registers[30][6].ENA
writereg => registers[30][7].ENA
writereg => registers[30][8].ENA
writereg => registers[30][9].ENA
writereg => registers[30][10].ENA
writereg => registers[30][11].ENA
writereg => registers[30][12].ENA
writereg => registers[30][13].ENA
writereg => registers[30][14].ENA
writereg => registers[30][15].ENA
writereg => registers[30][16].ENA
writereg => registers[30][17].ENA
writereg => registers[30][18].ENA
writereg => registers[30][19].ENA
writereg => registers[30][20].ENA
writereg => registers[30][21].ENA
writereg => registers[30][22].ENA
writereg => registers[30][23].ENA
writereg => registers[30][24].ENA
writereg => registers[30][25].ENA
writereg => registers[30][26].ENA
writereg => registers[30][27].ENA
writereg => registers[30][28].ENA
writereg => registers[30][29].ENA
writereg => registers[30][30].ENA
writereg => registers[30][31].ENA
writereg => registers[29][0].ENA
writereg => registers[29][1].ENA
writereg => registers[29][2].ENA
writereg => registers[29][3].ENA
writereg => registers[29][4].ENA
writereg => registers[29][5].ENA
writereg => registers[29][6].ENA
writereg => registers[29][7].ENA
writereg => registers[29][8].ENA
writereg => registers[29][9].ENA
writereg => registers[29][10].ENA
writereg => registers[29][11].ENA
writereg => registers[29][12].ENA
writereg => registers[29][13].ENA
writereg => registers[29][14].ENA
writereg => registers[29][15].ENA
writereg => registers[29][16].ENA
writereg => registers[29][17].ENA
writereg => registers[29][18].ENA
writereg => registers[29][19].ENA
writereg => registers[29][20].ENA
writereg => registers[29][21].ENA
writereg => registers[29][22].ENA
writereg => registers[29][23].ENA
writereg => registers[29][24].ENA
writereg => registers[29][25].ENA
writereg => registers[29][26].ENA
writereg => registers[29][27].ENA
writereg => registers[29][28].ENA
writereg => registers[29][29].ENA
writereg => registers[29][30].ENA
writereg => registers[29][31].ENA
writereg => registers[28][0].ENA
writereg => registers[28][1].ENA
writereg => registers[28][2].ENA
writereg => registers[28][3].ENA
writereg => registers[28][4].ENA
writereg => registers[28][5].ENA
writereg => registers[28][6].ENA
writereg => registers[28][7].ENA
writereg => registers[28][8].ENA
writereg => registers[28][9].ENA
writereg => registers[28][10].ENA
writereg => registers[28][11].ENA
writereg => registers[28][12].ENA
writereg => registers[28][13].ENA
writereg => registers[28][14].ENA
writereg => registers[28][15].ENA
writereg => registers[28][16].ENA
writereg => registers[28][17].ENA
writereg => registers[28][18].ENA
writereg => registers[28][19].ENA
writereg => registers[28][20].ENA
writereg => registers[28][21].ENA
writereg => registers[28][22].ENA
writereg => registers[28][23].ENA
writereg => registers[28][24].ENA
writereg => registers[28][25].ENA
writereg => registers[28][26].ENA
writereg => registers[28][27].ENA
writereg => registers[28][28].ENA
writereg => registers[28][29].ENA
writereg => registers[28][30].ENA
writereg => registers[28][31].ENA
writereg => registers[27][0].ENA
writereg => registers[27][1].ENA
writereg => registers[27][2].ENA
writereg => registers[27][3].ENA
writereg => registers[27][4].ENA
writereg => registers[27][5].ENA
writereg => registers[27][6].ENA
writereg => registers[27][7].ENA
writereg => registers[27][8].ENA
writereg => registers[27][9].ENA
writereg => registers[27][10].ENA
writereg => registers[27][11].ENA
writereg => registers[27][12].ENA
writereg => registers[27][13].ENA
writereg => registers[27][14].ENA
writereg => registers[27][15].ENA
writereg => registers[27][16].ENA
writereg => registers[27][17].ENA
writereg => registers[27][18].ENA
writereg => registers[27][19].ENA
writereg => registers[27][20].ENA
writereg => registers[27][21].ENA
writereg => registers[27][22].ENA
writereg => registers[27][23].ENA
writereg => registers[27][24].ENA
writereg => registers[27][25].ENA
writereg => registers[27][26].ENA
writereg => registers[27][27].ENA
writereg => registers[27][28].ENA
writereg => registers[27][29].ENA
writereg => registers[27][30].ENA
writereg => registers[27][31].ENA
writereg => registers[26][0].ENA
writereg => registers[26][1].ENA
writereg => registers[26][2].ENA
writereg => registers[26][3].ENA
writereg => registers[26][4].ENA
writereg => registers[26][5].ENA
writereg => registers[26][6].ENA
writereg => registers[26][7].ENA
writereg => registers[26][8].ENA
writereg => registers[26][9].ENA
writereg => registers[26][10].ENA
writereg => registers[26][11].ENA
writereg => registers[26][12].ENA
writereg => registers[26][13].ENA
writereg => registers[26][14].ENA
writereg => registers[26][15].ENA
writereg => registers[26][16].ENA
writereg => registers[26][17].ENA
writereg => registers[26][18].ENA
writereg => registers[26][19].ENA
writereg => registers[26][20].ENA
writereg => registers[26][21].ENA
writereg => registers[26][22].ENA
writereg => registers[26][23].ENA
writereg => registers[26][24].ENA
writereg => registers[26][25].ENA
writereg => registers[26][26].ENA
writereg => registers[26][27].ENA
writereg => registers[26][28].ENA
writereg => registers[26][29].ENA
writereg => registers[26][30].ENA
writereg => registers[26][31].ENA
writereg => registers[25][0].ENA
writereg => registers[25][1].ENA
writereg => registers[25][2].ENA
writereg => registers[25][3].ENA
writereg => registers[25][4].ENA
writereg => registers[25][5].ENA
writereg => registers[25][6].ENA
writereg => registers[25][7].ENA
writereg => registers[25][8].ENA
writereg => registers[25][9].ENA
writereg => registers[25][10].ENA
writereg => registers[25][11].ENA
writereg => registers[25][12].ENA
writereg => registers[25][13].ENA
writereg => registers[25][14].ENA
writereg => registers[25][15].ENA
writereg => registers[25][16].ENA
writereg => registers[25][17].ENA
writereg => registers[25][18].ENA
writereg => registers[25][19].ENA
writereg => registers[25][20].ENA
writereg => registers[25][21].ENA
writereg => registers[25][22].ENA
writereg => registers[25][23].ENA
writereg => registers[25][24].ENA
writereg => registers[25][25].ENA
writereg => registers[25][26].ENA
writereg => registers[25][27].ENA
writereg => registers[25][28].ENA
writereg => registers[25][29].ENA
writereg => registers[25][30].ENA
writereg => registers[25][31].ENA
writereg => registers[24][0].ENA
writereg => registers[24][1].ENA
writereg => registers[24][2].ENA
writereg => registers[24][3].ENA
writereg => registers[24][4].ENA
writereg => registers[24][5].ENA
writereg => registers[24][6].ENA
writereg => registers[24][7].ENA
writereg => registers[24][8].ENA
writereg => registers[24][9].ENA
writereg => registers[24][10].ENA
writereg => registers[24][11].ENA
writereg => registers[24][12].ENA
writereg => registers[24][13].ENA
writereg => registers[24][14].ENA
writereg => registers[24][15].ENA
writereg => registers[24][16].ENA
writereg => registers[24][17].ENA
writereg => registers[24][18].ENA
writereg => registers[24][19].ENA
writereg => registers[24][20].ENA
writereg => registers[24][21].ENA
writereg => registers[24][22].ENA
writereg => registers[24][23].ENA
writereg => registers[24][24].ENA
writereg => registers[24][25].ENA
writereg => registers[24][26].ENA
writereg => registers[24][27].ENA
writereg => registers[24][28].ENA
writereg => registers[24][29].ENA
writereg => registers[24][30].ENA
writereg => registers[24][31].ENA
writereg => registers[23][0].ENA
writereg => registers[23][1].ENA
writereg => registers[23][2].ENA
writereg => registers[23][3].ENA
writereg => registers[23][4].ENA
writereg => registers[23][5].ENA
writereg => registers[23][6].ENA
writereg => registers[23][7].ENA
writereg => registers[23][8].ENA
writereg => registers[23][9].ENA
writereg => registers[23][10].ENA
writereg => registers[23][11].ENA
writereg => registers[23][12].ENA
writereg => registers[23][13].ENA
writereg => registers[23][14].ENA
writereg => registers[23][15].ENA
writereg => registers[23][16].ENA
writereg => registers[23][17].ENA
writereg => registers[23][18].ENA
writereg => registers[23][19].ENA
writereg => registers[23][20].ENA
writereg => registers[23][21].ENA
writereg => registers[23][22].ENA
writereg => registers[23][23].ENA
writereg => registers[23][24].ENA
writereg => registers[23][25].ENA
writereg => registers[23][26].ENA
writereg => registers[23][27].ENA
writereg => registers[23][28].ENA
writereg => registers[23][29].ENA
writereg => registers[23][30].ENA
writereg => registers[23][31].ENA
writereg => registers[22][0].ENA
writereg => registers[22][1].ENA
writereg => registers[22][2].ENA
writereg => registers[22][3].ENA
writereg => registers[22][4].ENA
writereg => registers[22][5].ENA
writereg => registers[22][6].ENA
writereg => registers[22][7].ENA
writereg => registers[22][8].ENA
writereg => registers[22][9].ENA
writereg => registers[22][10].ENA
writereg => registers[22][11].ENA
writereg => registers[22][12].ENA
writereg => registers[22][13].ENA
writereg => registers[22][14].ENA
writereg => registers[22][15].ENA
writereg => registers[22][16].ENA
writereg => registers[22][17].ENA
writereg => registers[22][18].ENA
writereg => registers[22][19].ENA
writereg => registers[22][20].ENA
writereg => registers[22][21].ENA
writereg => registers[22][22].ENA
writereg => registers[22][23].ENA
writereg => registers[22][24].ENA
writereg => registers[22][25].ENA
writereg => registers[22][26].ENA
writereg => registers[22][27].ENA
writereg => registers[22][28].ENA
writereg => registers[22][29].ENA
writereg => registers[22][30].ENA
writereg => registers[22][31].ENA
writereg => registers[21][0].ENA
writereg => registers[21][1].ENA
writereg => registers[21][2].ENA
writereg => registers[21][3].ENA
writereg => registers[21][4].ENA
writereg => registers[21][5].ENA
writereg => registers[21][6].ENA
writereg => registers[21][7].ENA
writereg => registers[21][8].ENA
writereg => registers[21][9].ENA
writereg => registers[21][10].ENA
writereg => registers[21][11].ENA
writereg => registers[21][12].ENA
writereg => registers[21][13].ENA
writereg => registers[21][14].ENA
writereg => registers[21][15].ENA
writereg => registers[21][16].ENA
writereg => registers[21][17].ENA
writereg => registers[21][18].ENA
writereg => registers[21][19].ENA
writereg => registers[21][20].ENA
writereg => registers[21][21].ENA
writereg => registers[21][22].ENA
writereg => registers[21][23].ENA
writereg => registers[21][24].ENA
writereg => registers[21][25].ENA
writereg => registers[21][26].ENA
writereg => registers[21][27].ENA
writereg => registers[21][28].ENA
writereg => registers[21][29].ENA
writereg => registers[21][30].ENA
writereg => registers[21][31].ENA
writereg => registers[20][0].ENA
writereg => registers[20][1].ENA
writereg => registers[20][2].ENA
writereg => registers[20][3].ENA
writereg => registers[20][4].ENA
writereg => registers[20][5].ENA
writereg => registers[20][6].ENA
writereg => registers[20][7].ENA
writereg => registers[20][8].ENA
writereg => registers[20][9].ENA
writereg => registers[20][10].ENA
writereg => registers[20][11].ENA
writereg => registers[20][12].ENA
writereg => registers[20][13].ENA
writereg => registers[20][14].ENA
writereg => registers[20][15].ENA
writereg => registers[20][16].ENA
writereg => registers[20][17].ENA
writereg => registers[20][18].ENA
writereg => registers[20][19].ENA
writereg => registers[20][20].ENA
writereg => registers[20][21].ENA
writereg => registers[20][22].ENA
writereg => registers[20][23].ENA
writereg => registers[20][24].ENA
writereg => registers[20][25].ENA
writereg => registers[20][26].ENA
writereg => registers[20][27].ENA
writereg => registers[20][28].ENA
writereg => registers[20][29].ENA
writereg => registers[20][30].ENA
writereg => registers[20][31].ENA
writereg => registers[19][0].ENA
writereg => registers[19][1].ENA
writereg => registers[19][2].ENA
writereg => registers[19][3].ENA
writereg => registers[19][4].ENA
writereg => registers[19][5].ENA
writereg => registers[19][6].ENA
writereg => registers[19][7].ENA
writereg => registers[19][8].ENA
writereg => registers[19][9].ENA
writereg => registers[19][10].ENA
writereg => registers[19][11].ENA
writereg => registers[19][12].ENA
writereg => registers[19][13].ENA
writereg => registers[19][14].ENA
writereg => registers[19][15].ENA
writereg => registers[19][16].ENA
writereg => registers[19][17].ENA
writereg => registers[19][18].ENA
writereg => registers[19][19].ENA
writereg => registers[19][20].ENA
writereg => registers[19][21].ENA
writereg => registers[19][22].ENA
writereg => registers[19][23].ENA
writereg => registers[19][24].ENA
writereg => registers[19][25].ENA
writereg => registers[19][26].ENA
writereg => registers[19][27].ENA
writereg => registers[19][28].ENA
writereg => registers[19][29].ENA
writereg => registers[19][30].ENA
writereg => registers[19][31].ENA
writereg => registers[18][0].ENA
writereg => registers[18][1].ENA
writereg => registers[18][2].ENA
writereg => registers[18][3].ENA
writereg => registers[18][4].ENA
writereg => registers[18][5].ENA
writereg => registers[18][6].ENA
writereg => registers[18][7].ENA
writereg => registers[18][8].ENA
writereg => registers[18][9].ENA
writereg => registers[18][10].ENA
writereg => registers[18][11].ENA
writereg => registers[18][12].ENA
writereg => registers[18][13].ENA
writereg => registers[18][14].ENA
writereg => registers[18][15].ENA
writereg => registers[18][16].ENA
writereg => registers[18][17].ENA
writereg => registers[18][18].ENA
writereg => registers[18][19].ENA
writereg => registers[18][20].ENA
writereg => registers[18][21].ENA
writereg => registers[18][22].ENA
writereg => registers[18][23].ENA
writereg => registers[18][24].ENA
writereg => registers[18][25].ENA
writereg => registers[18][26].ENA
writereg => registers[18][27].ENA
writereg => registers[18][28].ENA
writereg => registers[18][29].ENA
writereg => registers[18][30].ENA
writereg => registers[18][31].ENA
writereg => registers[17][0].ENA
writereg => registers[17][1].ENA
writereg => registers[17][2].ENA
writereg => registers[17][3].ENA
writereg => registers[17][4].ENA
writereg => registers[17][5].ENA
writereg => registers[17][6].ENA
writereg => registers[17][7].ENA
writereg => registers[17][8].ENA
writereg => registers[17][9].ENA
writereg => registers[17][10].ENA
writereg => registers[17][11].ENA
writereg => registers[17][12].ENA
writereg => registers[17][13].ENA
writereg => registers[17][14].ENA
writereg => registers[17][15].ENA
writereg => registers[17][16].ENA
writereg => registers[17][17].ENA
writereg => registers[17][18].ENA
writereg => registers[17][19].ENA
writereg => registers[17][20].ENA
writereg => registers[17][21].ENA
writereg => registers[17][22].ENA
writereg => registers[17][23].ENA
writereg => registers[17][24].ENA
writereg => registers[17][25].ENA
writereg => registers[17][26].ENA
writereg => registers[17][27].ENA
writereg => registers[17][28].ENA
writereg => registers[17][29].ENA
writereg => registers[17][30].ENA
writereg => registers[17][31].ENA
writereg => registers[16][0].ENA
writereg => registers[16][1].ENA
writereg => registers[16][2].ENA
writereg => registers[16][3].ENA
writereg => registers[16][4].ENA
writereg => registers[16][5].ENA
writereg => registers[16][6].ENA
writereg => registers[16][7].ENA
writereg => registers[16][8].ENA
writereg => registers[16][9].ENA
writereg => registers[16][10].ENA
writereg => registers[16][11].ENA
writereg => registers[16][12].ENA
writereg => registers[16][13].ENA
writereg => registers[16][14].ENA
writereg => registers[16][15].ENA
writereg => registers[16][16].ENA
writereg => registers[16][17].ENA
writereg => registers[16][18].ENA
writereg => registers[16][19].ENA
writereg => registers[16][20].ENA
writereg => registers[16][21].ENA
writereg => registers[16][22].ENA
writereg => registers[16][23].ENA
writereg => registers[16][24].ENA
writereg => registers[16][25].ENA
writereg => registers[16][26].ENA
writereg => registers[16][27].ENA
writereg => registers[16][28].ENA
writereg => registers[16][29].ENA
writereg => registers[16][30].ENA
writereg => registers[16][31].ENA
writereg => registers[15][0].ENA
writereg => registers[15][1].ENA
writereg => registers[15][2].ENA
writereg => registers[15][3].ENA
writereg => registers[15][4].ENA
writereg => registers[15][5].ENA
writereg => registers[15][6].ENA
writereg => registers[15][7].ENA
writereg => registers[15][8].ENA
writereg => registers[15][9].ENA
writereg => registers[15][10].ENA
writereg => registers[15][11].ENA
writereg => registers[15][12].ENA
writereg => registers[15][13].ENA
writereg => registers[15][14].ENA
writereg => registers[15][15].ENA
writereg => registers[15][16].ENA
writereg => registers[15][17].ENA
writereg => registers[15][18].ENA
writereg => registers[15][19].ENA
writereg => registers[15][20].ENA
writereg => registers[15][21].ENA
writereg => registers[15][22].ENA
writereg => registers[15][23].ENA
writereg => registers[15][24].ENA
writereg => registers[15][25].ENA
writereg => registers[15][26].ENA
writereg => registers[15][27].ENA
writereg => registers[15][28].ENA
writereg => registers[15][29].ENA
writereg => registers[15][30].ENA
writereg => registers[15][31].ENA
writereg => registers[14][0].ENA
writereg => registers[14][1].ENA
writereg => registers[14][2].ENA
writereg => registers[14][3].ENA
writereg => registers[14][4].ENA
writereg => registers[14][5].ENA
writereg => registers[14][6].ENA
writereg => registers[14][7].ENA
writereg => registers[14][8].ENA
writereg => registers[14][9].ENA
writereg => registers[14][10].ENA
writereg => registers[14][11].ENA
writereg => registers[14][12].ENA
writereg => registers[14][13].ENA
writereg => registers[14][14].ENA
writereg => registers[14][15].ENA
writereg => registers[14][16].ENA
writereg => registers[14][17].ENA
writereg => registers[14][18].ENA
writereg => registers[14][19].ENA
writereg => registers[14][20].ENA
writereg => registers[14][21].ENA
writereg => registers[14][22].ENA
writereg => registers[14][23].ENA
writereg => registers[14][24].ENA
writereg => registers[14][25].ENA
writereg => registers[14][26].ENA
writereg => registers[14][27].ENA
writereg => registers[14][28].ENA
writereg => registers[14][29].ENA
writereg => registers[14][30].ENA
writereg => registers[14][31].ENA
writereg => registers[13][0].ENA
writereg => registers[13][1].ENA
writereg => registers[13][2].ENA
writereg => registers[13][3].ENA
writereg => registers[13][4].ENA
writereg => registers[13][5].ENA
writereg => registers[13][6].ENA
writereg => registers[13][7].ENA
writereg => registers[13][8].ENA
writereg => registers[13][9].ENA
writereg => registers[13][10].ENA
writereg => registers[13][11].ENA
writereg => registers[13][12].ENA
writereg => registers[13][13].ENA
writereg => registers[13][14].ENA
writereg => registers[13][15].ENA
writereg => registers[13][16].ENA
writereg => registers[13][17].ENA
writereg => registers[13][18].ENA
writereg => registers[13][19].ENA
writereg => registers[13][20].ENA
writereg => registers[13][21].ENA
writereg => registers[13][22].ENA
writereg => registers[13][23].ENA
writereg => registers[13][24].ENA
writereg => registers[13][25].ENA
writereg => registers[13][26].ENA
writereg => registers[13][27].ENA
writereg => registers[13][28].ENA
writereg => registers[13][29].ENA
writereg => registers[13][30].ENA
writereg => registers[13][31].ENA
writereg => registers[12][0].ENA
writereg => registers[12][1].ENA
writereg => registers[12][2].ENA
writereg => registers[12][3].ENA
writereg => registers[12][4].ENA
writereg => registers[12][5].ENA
writereg => registers[12][6].ENA
writereg => registers[12][7].ENA
writereg => registers[12][8].ENA
writereg => registers[12][9].ENA
writereg => registers[12][10].ENA
writereg => registers[12][11].ENA
writereg => registers[12][12].ENA
writereg => registers[12][13].ENA
writereg => registers[12][14].ENA
writereg => registers[12][15].ENA
writereg => registers[12][16].ENA
writereg => registers[12][17].ENA
writereg => registers[12][18].ENA
writereg => registers[12][19].ENA
writereg => registers[12][20].ENA
writereg => registers[12][21].ENA
writereg => registers[12][22].ENA
writereg => registers[12][23].ENA
writereg => registers[12][24].ENA
writereg => registers[12][25].ENA
writereg => registers[12][26].ENA
writereg => registers[12][27].ENA
writereg => registers[12][28].ENA
writereg => registers[12][29].ENA
writereg => registers[12][30].ENA
writereg => registers[12][31].ENA
writereg => registers[11][0].ENA
writereg => registers[11][1].ENA
writereg => registers[11][2].ENA
writereg => registers[11][3].ENA
writereg => registers[11][4].ENA
writereg => registers[11][5].ENA
writereg => registers[11][6].ENA
writereg => registers[11][7].ENA
writereg => registers[11][8].ENA
writereg => registers[11][9].ENA
writereg => registers[11][10].ENA
writereg => registers[11][11].ENA
writereg => registers[11][12].ENA
writereg => registers[11][13].ENA
writereg => registers[11][14].ENA
writereg => registers[11][15].ENA
writereg => registers[11][16].ENA
writereg => registers[11][17].ENA
writereg => registers[11][18].ENA
writereg => registers[11][19].ENA
writereg => registers[11][20].ENA
writereg => registers[11][21].ENA
writereg => registers[11][22].ENA
writereg => registers[11][23].ENA
writereg => registers[11][24].ENA
writereg => registers[11][25].ENA
writereg => registers[11][26].ENA
writereg => registers[11][27].ENA
writereg => registers[11][28].ENA
writereg => registers[11][29].ENA
writereg => registers[11][30].ENA
writereg => registers[11][31].ENA
writereg => registers[10][0].ENA
writereg => registers[10][1].ENA
writereg => registers[10][2].ENA
writereg => registers[10][3].ENA
writereg => registers[10][4].ENA
writereg => registers[10][5].ENA
writereg => registers[10][6].ENA
writereg => registers[10][7].ENA
writereg => registers[10][8].ENA
writereg => registers[10][9].ENA
writereg => registers[10][10].ENA
writereg => registers[10][11].ENA
writereg => registers[10][12].ENA
writereg => registers[10][13].ENA
writereg => registers[10][14].ENA
writereg => registers[10][15].ENA
writereg => registers[10][16].ENA
writereg => registers[10][17].ENA
writereg => registers[10][18].ENA
writereg => registers[10][19].ENA
writereg => registers[10][20].ENA
writereg => registers[10][21].ENA
writereg => registers[10][22].ENA
writereg => registers[10][23].ENA
writereg => registers[10][24].ENA
writereg => registers[10][25].ENA
writereg => registers[10][26].ENA
writereg => registers[10][27].ENA
writereg => registers[10][28].ENA
writereg => registers[10][29].ENA
writereg => registers[10][30].ENA
writereg => registers[10][31].ENA
writereg => registers[9][0].ENA
writereg => registers[9][1].ENA
writereg => registers[9][2].ENA
writereg => registers[9][3].ENA
writereg => registers[9][4].ENA
writereg => registers[9][5].ENA
writereg => registers[9][6].ENA
writereg => registers[9][7].ENA
writereg => registers[9][8].ENA
writereg => registers[9][9].ENA
writereg => registers[9][10].ENA
writereg => registers[9][11].ENA
writereg => registers[9][12].ENA
writereg => registers[9][13].ENA
writereg => registers[9][14].ENA
writereg => registers[9][15].ENA
writereg => registers[9][16].ENA
writereg => registers[9][17].ENA
writereg => registers[9][18].ENA
writereg => registers[9][19].ENA
writereg => registers[9][20].ENA
writereg => registers[9][21].ENA
writereg => registers[9][22].ENA
writereg => registers[9][23].ENA
writereg => registers[9][24].ENA
writereg => registers[9][25].ENA
writereg => registers[9][26].ENA
writereg => registers[9][27].ENA
writereg => registers[9][28].ENA
writereg => registers[9][29].ENA
writereg => registers[9][30].ENA
writereg => registers[9][31].ENA
writereg => registers[8][0].ENA
writereg => registers[8][1].ENA
writereg => registers[8][2].ENA
writereg => registers[8][3].ENA
writereg => registers[8][4].ENA
writereg => registers[8][5].ENA
writereg => registers[8][6].ENA
writereg => registers[8][7].ENA
writereg => registers[8][8].ENA
writereg => registers[8][9].ENA
writereg => registers[8][10].ENA
writereg => registers[8][11].ENA
writereg => registers[8][12].ENA
writereg => registers[8][13].ENA
writereg => registers[8][14].ENA
writereg => registers[8][15].ENA
writereg => registers[8][16].ENA
writereg => registers[8][17].ENA
writereg => registers[8][18].ENA
writereg => registers[8][19].ENA
writereg => registers[8][20].ENA
writereg => registers[8][21].ENA
writereg => registers[8][22].ENA
writereg => registers[8][23].ENA
writereg => registers[8][24].ENA
writereg => registers[8][25].ENA
writereg => registers[8][26].ENA
writereg => registers[8][27].ENA
writereg => registers[8][28].ENA
writereg => registers[8][29].ENA
writereg => registers[8][30].ENA
writereg => registers[8][31].ENA
writereg => registers[7][0].ENA
writereg => registers[7][1].ENA
writereg => registers[7][2].ENA
writereg => registers[7][3].ENA
writereg => registers[7][4].ENA
writereg => registers[7][5].ENA
writereg => registers[7][6].ENA
writereg => registers[7][7].ENA
writereg => registers[7][8].ENA
writereg => registers[7][9].ENA
writereg => registers[7][10].ENA
writereg => registers[7][11].ENA
writereg => registers[7][12].ENA
writereg => registers[7][13].ENA
writereg => registers[7][14].ENA
writereg => registers[7][15].ENA
writereg => registers[7][16].ENA
writereg => registers[7][17].ENA
writereg => registers[7][18].ENA
writereg => registers[7][19].ENA
writereg => registers[7][20].ENA
writereg => registers[7][21].ENA
writereg => registers[7][22].ENA
writereg => registers[7][23].ENA
writereg => registers[7][24].ENA
writereg => registers[7][25].ENA
writereg => registers[7][26].ENA
writereg => registers[7][27].ENA
writereg => registers[7][28].ENA
writereg => registers[7][29].ENA
writereg => registers[7][30].ENA
writereg => registers[7][31].ENA
writereg => registers[6][0].ENA
writereg => registers[6][1].ENA
writereg => registers[6][2].ENA
writereg => registers[6][3].ENA
writereg => registers[6][4].ENA
writereg => registers[6][5].ENA
writereg => registers[6][6].ENA
writereg => registers[6][7].ENA
writereg => registers[6][8].ENA
writereg => registers[6][9].ENA
writereg => registers[6][10].ENA
writereg => registers[6][11].ENA
writereg => registers[6][12].ENA
writereg => registers[6][13].ENA
writereg => registers[6][14].ENA
writereg => registers[6][15].ENA
writereg => registers[6][16].ENA
writereg => registers[6][17].ENA
writereg => registers[6][18].ENA
writereg => registers[6][19].ENA
writereg => registers[6][20].ENA
writereg => registers[6][21].ENA
writereg => registers[6][22].ENA
writereg => registers[6][23].ENA
writereg => registers[6][24].ENA
writereg => registers[6][25].ENA
writereg => registers[6][26].ENA
writereg => registers[6][27].ENA
writereg => registers[6][28].ENA
writereg => registers[6][29].ENA
writereg => registers[6][30].ENA
writereg => registers[6][31].ENA
writereg => registers[5][0].ENA
writereg => registers[5][1].ENA
writereg => registers[5][2].ENA
writereg => registers[5][3].ENA
writereg => registers[5][4].ENA
writereg => registers[5][5].ENA
writereg => registers[5][6].ENA
writereg => registers[5][7].ENA
writereg => registers[5][8].ENA
writereg => registers[5][9].ENA
writereg => registers[5][10].ENA
writereg => registers[5][11].ENA
writereg => registers[5][12].ENA
writereg => registers[5][13].ENA
writereg => registers[5][14].ENA
writereg => registers[5][15].ENA
writereg => registers[5][16].ENA
writereg => registers[5][17].ENA
writereg => registers[5][18].ENA
writereg => registers[5][19].ENA
writereg => registers[5][20].ENA
writereg => registers[5][21].ENA
writereg => registers[5][22].ENA
writereg => registers[5][23].ENA
writereg => registers[5][24].ENA
writereg => registers[5][25].ENA
writereg => registers[5][26].ENA
writereg => registers[5][27].ENA
writereg => registers[5][28].ENA
writereg => registers[5][29].ENA
writereg => registers[5][30].ENA
writereg => registers[5][31].ENA
writereg => registers[4][0].ENA
writereg => registers[4][1].ENA
writereg => registers[4][2].ENA
writereg => registers[4][3].ENA
writereg => registers[4][4].ENA
writereg => registers[4][5].ENA
writereg => registers[4][6].ENA
writereg => registers[4][7].ENA
writereg => registers[4][8].ENA
writereg => registers[4][9].ENA
writereg => registers[4][10].ENA
writereg => registers[4][11].ENA
writereg => registers[4][12].ENA
writereg => registers[4][13].ENA
writereg => registers[4][14].ENA
writereg => registers[4][15].ENA
writereg => registers[4][16].ENA
writereg => registers[4][17].ENA
writereg => registers[4][18].ENA
writereg => registers[4][19].ENA
writereg => registers[4][20].ENA
writereg => registers[4][21].ENA
writereg => registers[4][22].ENA
writereg => registers[4][23].ENA
writereg => registers[4][24].ENA
writereg => registers[4][25].ENA
writereg => registers[4][26].ENA
writereg => registers[4][27].ENA
writereg => registers[4][28].ENA
writereg => registers[4][29].ENA
writereg => registers[4][30].ENA
writereg => registers[4][31].ENA
writereg => registers[3][0].ENA
writereg => registers[3][1].ENA
writereg => registers[3][2].ENA
writereg => registers[3][3].ENA
writereg => registers[3][4].ENA
writereg => registers[3][5].ENA
writereg => registers[3][6].ENA
writereg => registers[3][7].ENA
writereg => registers[3][8].ENA
writereg => registers[3][9].ENA
writereg => registers[3][10].ENA
writereg => registers[3][11].ENA
writereg => registers[3][12].ENA
writereg => registers[3][13].ENA
writereg => registers[3][14].ENA
writereg => registers[3][15].ENA
writereg => registers[3][16].ENA
writereg => registers[3][17].ENA
writereg => registers[3][18].ENA
writereg => registers[3][19].ENA
writereg => registers[3][20].ENA
writereg => registers[3][21].ENA
writereg => registers[3][22].ENA
writereg => registers[3][23].ENA
writereg => registers[3][24].ENA
writereg => registers[3][25].ENA
writereg => registers[3][26].ENA
writereg => registers[3][27].ENA
writereg => registers[3][28].ENA
writereg => registers[3][29].ENA
writereg => registers[3][30].ENA
writereg => registers[3][31].ENA
writereg => registers[2][0].ENA
writereg => registers[2][1].ENA
writereg => registers[2][2].ENA
writereg => registers[2][3].ENA
writereg => registers[2][4].ENA
writereg => registers[2][5].ENA
writereg => registers[2][6].ENA
writereg => registers[2][7].ENA
writereg => registers[2][8].ENA
writereg => registers[2][9].ENA
writereg => registers[2][10].ENA
writereg => registers[2][11].ENA
writereg => registers[2][12].ENA
writereg => registers[2][13].ENA
writereg => registers[2][14].ENA
writereg => registers[2][15].ENA
writereg => registers[2][16].ENA
writereg => registers[2][17].ENA
writereg => registers[2][18].ENA
writereg => registers[2][19].ENA
writereg => registers[2][20].ENA
writereg => registers[2][21].ENA
writereg => registers[2][22].ENA
writereg => registers[2][23].ENA
writereg => registers[2][24].ENA
writereg => registers[2][25].ENA
writereg => registers[2][26].ENA
writereg => registers[2][27].ENA
writereg => registers[2][28].ENA
writereg => registers[2][29].ENA
writereg => registers[2][30].ENA
writereg => registers[2][31].ENA
writereg => registers[1][0].ENA
writereg => registers[1][1].ENA
writereg => registers[1][2].ENA
writereg => registers[1][3].ENA
writereg => registers[1][4].ENA
writereg => registers[1][5].ENA
writereg => registers[1][6].ENA
writereg => registers[1][7].ENA
writereg => registers[1][8].ENA
writereg => registers[1][9].ENA
writereg => registers[1][10].ENA
writereg => registers[1][11].ENA
writereg => registers[1][12].ENA
writereg => registers[1][13].ENA
writereg => registers[1][14].ENA
writereg => registers[1][15].ENA
writereg => registers[1][16].ENA
writereg => registers[1][17].ENA
writereg => registers[1][18].ENA
writereg => registers[1][19].ENA
writereg => registers[1][20].ENA
writereg => registers[1][21].ENA
writereg => registers[1][22].ENA
writereg => registers[1][23].ENA
writereg => registers[1][24].ENA
writereg => registers[1][25].ENA
writereg => registers[1][26].ENA
writereg => registers[1][27].ENA
writereg => registers[1][28].ENA
writereg => registers[1][29].ENA
writereg => registers[1][30].ENA
writereg => registers[1][31].ENA
writereg => registers[0][0].ENA
writereg => registers[0][1].ENA
writereg => registers[0][2].ENA
writereg => registers[0][3].ENA
writereg => registers[0][4].ENA
writereg => registers[0][5].ENA
writereg => registers[0][6].ENA
writereg => registers[0][7].ENA
writereg => registers[0][8].ENA
writereg => registers[0][9].ENA
writereg => registers[0][10].ENA
writereg => registers[0][11].ENA
writereg => registers[0][12].ENA
writereg => registers[0][13].ENA
writereg => registers[0][14].ENA
writereg => registers[0][15].ENA
writereg => registers[0][16].ENA
writereg => registers[0][17].ENA
writereg => registers[0][18].ENA
writereg => registers[0][19].ENA
writereg => registers[0][20].ENA
writereg => registers[0][21].ENA
writereg => registers[0][22].ENA
writereg => registers[0][23].ENA
writereg => registers[0][24].ENA
writereg => registers[0][25].ENA
writereg => registers[0][26].ENA
writereg => registers[0][27].ENA
writereg => registers[0][28].ENA
writereg => registers[0][29].ENA
writereg => registers[0][30].ENA
writereg => registers[0][31].ENA
writereg => altsyncram:registers[0][31]__1.wren_a
writereg => altsyncram:registers[0][31]__2.wren_a
clk => registers[31][0].CLK
clk => registers[31][1].CLK
clk => registers[31][2].CLK
clk => registers[31][3].CLK
clk => registers[31][4].CLK
clk => registers[31][5].CLK
clk => registers[31][6].CLK
clk => registers[31][7].CLK
clk => registers[31][8].CLK
clk => registers[31][9].CLK
clk => registers[31][10].CLK
clk => registers[31][11].CLK
clk => registers[31][12].CLK
clk => registers[31][13].CLK
clk => registers[31][14].CLK
clk => registers[31][15].CLK
clk => registers[31][16].CLK
clk => registers[31][17].CLK
clk => registers[31][18].CLK
clk => registers[31][19].CLK
clk => registers[31][20].CLK
clk => registers[31][21].CLK
clk => registers[31][22].CLK
clk => registers[31][23].CLK
clk => registers[31][24].CLK
clk => registers[31][25].CLK
clk => registers[31][26].CLK
clk => registers[31][27].CLK
clk => registers[31][28].CLK
clk => registers[31][29].CLK
clk => registers[31][30].CLK
clk => registers[31][31].CLK
clk => registers[30][0].CLK
clk => registers[30][1].CLK
clk => registers[30][2].CLK
clk => registers[30][3].CLK
clk => registers[30][4].CLK
clk => registers[30][5].CLK
clk => registers[30][6].CLK
clk => registers[30][7].CLK
clk => registers[30][8].CLK
clk => registers[30][9].CLK
clk => registers[30][10].CLK
clk => registers[30][11].CLK
clk => registers[30][12].CLK
clk => registers[30][13].CLK
clk => registers[30][14].CLK
clk => registers[30][15].CLK
clk => registers[30][16].CLK
clk => registers[30][17].CLK
clk => registers[30][18].CLK
clk => registers[30][19].CLK
clk => registers[30][20].CLK
clk => registers[30][21].CLK
clk => registers[30][22].CLK
clk => registers[30][23].CLK
clk => registers[30][24].CLK
clk => registers[30][25].CLK
clk => registers[30][26].CLK
clk => registers[30][27].CLK
clk => registers[30][28].CLK
clk => registers[30][29].CLK
clk => registers[30][30].CLK
clk => registers[30][31].CLK
clk => registers[29][0].CLK
clk => registers[29][1].CLK
clk => registers[29][2].CLK
clk => registers[29][3].CLK
clk => registers[29][4].CLK
clk => registers[29][5].CLK
clk => registers[29][6].CLK
clk => registers[29][7].CLK
clk => registers[29][8].CLK
clk => registers[29][9].CLK
clk => registers[29][10].CLK
clk => registers[29][11].CLK
clk => registers[29][12].CLK
clk => registers[29][13].CLK
clk => registers[29][14].CLK
clk => registers[29][15].CLK
clk => registers[29][16].CLK
clk => registers[29][17].CLK
clk => registers[29][18].CLK
clk => registers[29][19].CLK
clk => registers[29][20].CLK
clk => registers[29][21].CLK
clk => registers[29][22].CLK
clk => registers[29][23].CLK
clk => registers[29][24].CLK
clk => registers[29][25].CLK
clk => registers[29][26].CLK
clk => registers[29][27].CLK
clk => registers[29][28].CLK
clk => registers[29][29].CLK
clk => registers[29][30].CLK
clk => registers[29][31].CLK
clk => registers[28][0].CLK
clk => registers[28][1].CLK
clk => registers[28][2].CLK
clk => registers[28][3].CLK
clk => registers[28][4].CLK
clk => registers[28][5].CLK
clk => registers[28][6].CLK
clk => registers[28][7].CLK
clk => registers[28][8].CLK
clk => registers[28][9].CLK
clk => registers[28][10].CLK
clk => registers[28][11].CLK
clk => registers[28][12].CLK
clk => registers[28][13].CLK
clk => registers[28][14].CLK
clk => registers[28][15].CLK
clk => registers[28][16].CLK
clk => registers[28][17].CLK
clk => registers[28][18].CLK
clk => registers[28][19].CLK
clk => registers[28][20].CLK
clk => registers[28][21].CLK
clk => registers[28][22].CLK
clk => registers[28][23].CLK
clk => registers[28][24].CLK
clk => registers[28][25].CLK
clk => registers[28][26].CLK
clk => registers[28][27].CLK
clk => registers[28][28].CLK
clk => registers[28][29].CLK
clk => registers[28][30].CLK
clk => registers[28][31].CLK
clk => registers[27][0].CLK
clk => registers[27][1].CLK
clk => registers[27][2].CLK
clk => registers[27][3].CLK
clk => registers[27][4].CLK
clk => registers[27][5].CLK
clk => registers[27][6].CLK
clk => registers[27][7].CLK
clk => registers[27][8].CLK
clk => registers[27][9].CLK
clk => registers[27][10].CLK
clk => registers[27][11].CLK
clk => registers[27][12].CLK
clk => registers[27][13].CLK
clk => registers[27][14].CLK
clk => registers[27][15].CLK
clk => registers[27][16].CLK
clk => registers[27][17].CLK
clk => registers[27][18].CLK
clk => registers[27][19].CLK
clk => registers[27][20].CLK
clk => registers[27][21].CLK
clk => registers[27][22].CLK
clk => registers[27][23].CLK
clk => registers[27][24].CLK
clk => registers[27][25].CLK
clk => registers[27][26].CLK
clk => registers[27][27].CLK
clk => registers[27][28].CLK
clk => registers[27][29].CLK
clk => registers[27][30].CLK
clk => registers[27][31].CLK
clk => registers[26][0].CLK
clk => registers[26][1].CLK
clk => registers[26][2].CLK
clk => registers[26][3].CLK
clk => registers[26][4].CLK
clk => registers[26][5].CLK
clk => registers[26][6].CLK
clk => registers[26][7].CLK
clk => registers[26][8].CLK
clk => registers[26][9].CLK
clk => registers[26][10].CLK
clk => registers[26][11].CLK
clk => registers[26][12].CLK
clk => registers[26][13].CLK
clk => registers[26][14].CLK
clk => registers[26][15].CLK
clk => registers[26][16].CLK
clk => registers[26][17].CLK
clk => registers[26][18].CLK
clk => registers[26][19].CLK
clk => registers[26][20].CLK
clk => registers[26][21].CLK
clk => registers[26][22].CLK
clk => registers[26][23].CLK
clk => registers[26][24].CLK
clk => registers[26][25].CLK
clk => registers[26][26].CLK
clk => registers[26][27].CLK
clk => registers[26][28].CLK
clk => registers[26][29].CLK
clk => registers[26][30].CLK
clk => registers[26][31].CLK
clk => registers[25][0].CLK
clk => registers[25][1].CLK
clk => registers[25][2].CLK
clk => registers[25][3].CLK
clk => registers[25][4].CLK
clk => registers[25][5].CLK
clk => registers[25][6].CLK
clk => registers[25][7].CLK
clk => registers[25][8].CLK
clk => registers[25][9].CLK
clk => registers[25][10].CLK
clk => registers[25][11].CLK
clk => registers[25][12].CLK
clk => registers[25][13].CLK
clk => registers[25][14].CLK
clk => registers[25][15].CLK
clk => registers[25][16].CLK
clk => registers[25][17].CLK
clk => registers[25][18].CLK
clk => registers[25][19].CLK
clk => registers[25][20].CLK
clk => registers[25][21].CLK
clk => registers[25][22].CLK
clk => registers[25][23].CLK
clk => registers[25][24].CLK
clk => registers[25][25].CLK
clk => registers[25][26].CLK
clk => registers[25][27].CLK
clk => registers[25][28].CLK
clk => registers[25][29].CLK
clk => registers[25][30].CLK
clk => registers[25][31].CLK
clk => registers[24][0].CLK
clk => registers[24][1].CLK
clk => registers[24][2].CLK
clk => registers[24][3].CLK
clk => registers[24][4].CLK
clk => registers[24][5].CLK
clk => registers[24][6].CLK
clk => registers[24][7].CLK
clk => registers[24][8].CLK
clk => registers[24][9].CLK
clk => registers[24][10].CLK
clk => registers[24][11].CLK
clk => registers[24][12].CLK
clk => registers[24][13].CLK
clk => registers[24][14].CLK
clk => registers[24][15].CLK
clk => registers[24][16].CLK
clk => registers[24][17].CLK
clk => registers[24][18].CLK
clk => registers[24][19].CLK
clk => registers[24][20].CLK
clk => registers[24][21].CLK
clk => registers[24][22].CLK
clk => registers[24][23].CLK
clk => registers[24][24].CLK
clk => registers[24][25].CLK
clk => registers[24][26].CLK
clk => registers[24][27].CLK
clk => registers[24][28].CLK
clk => registers[24][29].CLK
clk => registers[24][30].CLK
clk => registers[24][31].CLK
clk => registers[23][0].CLK
clk => registers[23][1].CLK
clk => registers[23][2].CLK
clk => registers[23][3].CLK
clk => registers[23][4].CLK
clk => registers[23][5].CLK
clk => registers[23][6].CLK
clk => registers[23][7].CLK
clk => registers[23][8].CLK
clk => registers[23][9].CLK
clk => registers[23][10].CLK
clk => registers[23][11].CLK
clk => registers[23][12].CLK
clk => registers[23][13].CLK
clk => registers[23][14].CLK
clk => registers[23][15].CLK
clk => registers[23][16].CLK
clk => registers[23][17].CLK
clk => registers[23][18].CLK
clk => registers[23][19].CLK
clk => registers[23][20].CLK
clk => registers[23][21].CLK
clk => registers[23][22].CLK
clk => registers[23][23].CLK
clk => registers[23][24].CLK
clk => registers[23][25].CLK
clk => registers[23][26].CLK
clk => registers[23][27].CLK
clk => registers[23][28].CLK
clk => registers[23][29].CLK
clk => registers[23][30].CLK
clk => registers[23][31].CLK
clk => registers[22][0].CLK
clk => registers[22][1].CLK
clk => registers[22][2].CLK
clk => registers[22][3].CLK
clk => registers[22][4].CLK
clk => registers[22][5].CLK
clk => registers[22][6].CLK
clk => registers[22][7].CLK
clk => registers[22][8].CLK
clk => registers[22][9].CLK
clk => registers[22][10].CLK
clk => registers[22][11].CLK
clk => registers[22][12].CLK
clk => registers[22][13].CLK
clk => registers[22][14].CLK
clk => registers[22][15].CLK
clk => registers[22][16].CLK
clk => registers[22][17].CLK
clk => registers[22][18].CLK
clk => registers[22][19].CLK
clk => registers[22][20].CLK
clk => registers[22][21].CLK
clk => registers[22][22].CLK
clk => registers[22][23].CLK
clk => registers[22][24].CLK
clk => registers[22][25].CLK
clk => registers[22][26].CLK
clk => registers[22][27].CLK
clk => registers[22][28].CLK
clk => registers[22][29].CLK
clk => registers[22][30].CLK
clk => registers[22][31].CLK
clk => registers[21][0].CLK
clk => registers[21][1].CLK
clk => registers[21][2].CLK
clk => registers[21][3].CLK
clk => registers[21][4].CLK
clk => registers[21][5].CLK
clk => registers[21][6].CLK
clk => registers[21][7].CLK
clk => registers[21][8].CLK
clk => registers[21][9].CLK
clk => registers[21][10].CLK
clk => registers[21][11].CLK
clk => registers[21][12].CLK
clk => registers[21][13].CLK
clk => registers[21][14].CLK
clk => registers[21][15].CLK
clk => registers[21][16].CLK
clk => registers[21][17].CLK
clk => registers[21][18].CLK
clk => registers[21][19].CLK
clk => registers[21][20].CLK
clk => registers[21][21].CLK
clk => registers[21][22].CLK
clk => registers[21][23].CLK
clk => registers[21][24].CLK
clk => registers[21][25].CLK
clk => registers[21][26].CLK
clk => registers[21][27].CLK
clk => registers[21][28].CLK
clk => registers[21][29].CLK
clk => registers[21][30].CLK
clk => registers[21][31].CLK
clk => registers[20][0].CLK
clk => registers[20][1].CLK
clk => registers[20][2].CLK
clk => registers[20][3].CLK
clk => registers[20][4].CLK
clk => registers[20][5].CLK
clk => registers[20][6].CLK
clk => registers[20][7].CLK
clk => registers[20][8].CLK
clk => registers[20][9].CLK
clk => registers[20][10].CLK
clk => registers[20][11].CLK
clk => registers[20][12].CLK
clk => registers[20][13].CLK
clk => registers[20][14].CLK
clk => registers[20][15].CLK
clk => registers[20][16].CLK
clk => registers[20][17].CLK
clk => registers[20][18].CLK
clk => registers[20][19].CLK
clk => registers[20][20].CLK
clk => registers[20][21].CLK
clk => registers[20][22].CLK
clk => registers[20][23].CLK
clk => registers[20][24].CLK
clk => registers[20][25].CLK
clk => registers[20][26].CLK
clk => registers[20][27].CLK
clk => registers[20][28].CLK
clk => registers[20][29].CLK
clk => registers[20][30].CLK
clk => registers[20][31].CLK
clk => registers[19][0].CLK
clk => registers[19][1].CLK
clk => registers[19][2].CLK
clk => registers[19][3].CLK
clk => registers[19][4].CLK
clk => registers[19][5].CLK
clk => registers[19][6].CLK
clk => registers[19][7].CLK
clk => registers[19][8].CLK
clk => registers[19][9].CLK
clk => registers[19][10].CLK
clk => registers[19][11].CLK
clk => registers[19][12].CLK
clk => registers[19][13].CLK
clk => registers[19][14].CLK
clk => registers[19][15].CLK
clk => registers[19][16].CLK
clk => registers[19][17].CLK
clk => registers[19][18].CLK
clk => registers[19][19].CLK
clk => registers[19][20].CLK
clk => registers[19][21].CLK
clk => registers[19][22].CLK
clk => registers[19][23].CLK
clk => registers[19][24].CLK
clk => registers[19][25].CLK
clk => registers[19][26].CLK
clk => registers[19][27].CLK
clk => registers[19][28].CLK
clk => registers[19][29].CLK
clk => registers[19][30].CLK
clk => registers[19][31].CLK
clk => registers[18][0].CLK
clk => registers[18][1].CLK
clk => registers[18][2].CLK
clk => registers[18][3].CLK
clk => registers[18][4].CLK
clk => registers[18][5].CLK
clk => registers[18][6].CLK
clk => registers[18][7].CLK
clk => registers[18][8].CLK
clk => registers[18][9].CLK
clk => registers[18][10].CLK
clk => registers[18][11].CLK
clk => registers[18][12].CLK
clk => registers[18][13].CLK
clk => registers[18][14].CLK
clk => registers[18][15].CLK
clk => registers[18][16].CLK
clk => registers[18][17].CLK
clk => registers[18][18].CLK
clk => registers[18][19].CLK
clk => registers[18][20].CLK
clk => registers[18][21].CLK
clk => registers[18][22].CLK
clk => registers[18][23].CLK
clk => registers[18][24].CLK
clk => registers[18][25].CLK
clk => registers[18][26].CLK
clk => registers[18][27].CLK
clk => registers[18][28].CLK
clk => registers[18][29].CLK
clk => registers[18][30].CLK
clk => registers[18][31].CLK
clk => registers[17][0].CLK
clk => registers[17][1].CLK
clk => registers[17][2].CLK
clk => registers[17][3].CLK
clk => registers[17][4].CLK
clk => registers[17][5].CLK
clk => registers[17][6].CLK
clk => registers[17][7].CLK
clk => registers[17][8].CLK
clk => registers[17][9].CLK
clk => registers[17][10].CLK
clk => registers[17][11].CLK
clk => registers[17][12].CLK
clk => registers[17][13].CLK
clk => registers[17][14].CLK
clk => registers[17][15].CLK
clk => registers[17][16].CLK
clk => registers[17][17].CLK
clk => registers[17][18].CLK
clk => registers[17][19].CLK
clk => registers[17][20].CLK
clk => registers[17][21].CLK
clk => registers[17][22].CLK
clk => registers[17][23].CLK
clk => registers[17][24].CLK
clk => registers[17][25].CLK
clk => registers[17][26].CLK
clk => registers[17][27].CLK
clk => registers[17][28].CLK
clk => registers[17][29].CLK
clk => registers[17][30].CLK
clk => registers[17][31].CLK
clk => registers[16][0].CLK
clk => registers[16][1].CLK
clk => registers[16][2].CLK
clk => registers[16][3].CLK
clk => registers[16][4].CLK
clk => registers[16][5].CLK
clk => registers[16][6].CLK
clk => registers[16][7].CLK
clk => registers[16][8].CLK
clk => registers[16][9].CLK
clk => registers[16][10].CLK
clk => registers[16][11].CLK
clk => registers[16][12].CLK
clk => registers[16][13].CLK
clk => registers[16][14].CLK
clk => registers[16][15].CLK
clk => registers[16][16].CLK
clk => registers[16][17].CLK
clk => registers[16][18].CLK
clk => registers[16][19].CLK
clk => registers[16][20].CLK
clk => registers[16][21].CLK
clk => registers[16][22].CLK
clk => registers[16][23].CLK
clk => registers[16][24].CLK
clk => registers[16][25].CLK
clk => registers[16][26].CLK
clk => registers[16][27].CLK
clk => registers[16][28].CLK
clk => registers[16][29].CLK
clk => registers[16][30].CLK
clk => registers[16][31].CLK
clk => registers[15][0].CLK
clk => registers[15][1].CLK
clk => registers[15][2].CLK
clk => registers[15][3].CLK
clk => registers[15][4].CLK
clk => registers[15][5].CLK
clk => registers[15][6].CLK
clk => registers[15][7].CLK
clk => registers[15][8].CLK
clk => registers[15][9].CLK
clk => registers[15][10].CLK
clk => registers[15][11].CLK
clk => registers[15][12].CLK
clk => registers[15][13].CLK
clk => registers[15][14].CLK
clk => registers[15][15].CLK
clk => registers[15][16].CLK
clk => registers[15][17].CLK
clk => registers[15][18].CLK
clk => registers[15][19].CLK
clk => registers[15][20].CLK
clk => registers[15][21].CLK
clk => registers[15][22].CLK
clk => registers[15][23].CLK
clk => registers[15][24].CLK
clk => registers[15][25].CLK
clk => registers[15][26].CLK
clk => registers[15][27].CLK
clk => registers[15][28].CLK
clk => registers[15][29].CLK
clk => registers[15][30].CLK
clk => registers[15][31].CLK
clk => registers[14][0].CLK
clk => registers[14][1].CLK
clk => registers[14][2].CLK
clk => registers[14][3].CLK
clk => registers[14][4].CLK
clk => registers[14][5].CLK
clk => registers[14][6].CLK
clk => registers[14][7].CLK
clk => registers[14][8].CLK
clk => registers[14][9].CLK
clk => registers[14][10].CLK
clk => registers[14][11].CLK
clk => registers[14][12].CLK
clk => registers[14][13].CLK
clk => registers[14][14].CLK
clk => registers[14][15].CLK
clk => registers[14][16].CLK
clk => registers[14][17].CLK
clk => registers[14][18].CLK
clk => registers[14][19].CLK
clk => registers[14][20].CLK
clk => registers[14][21].CLK
clk => registers[14][22].CLK
clk => registers[14][23].CLK
clk => registers[14][24].CLK
clk => registers[14][25].CLK
clk => registers[14][26].CLK
clk => registers[14][27].CLK
clk => registers[14][28].CLK
clk => registers[14][29].CLK
clk => registers[14][30].CLK
clk => registers[14][31].CLK
clk => registers[13][0].CLK
clk => registers[13][1].CLK
clk => registers[13][2].CLK
clk => registers[13][3].CLK
clk => registers[13][4].CLK
clk => registers[13][5].CLK
clk => registers[13][6].CLK
clk => registers[13][7].CLK
clk => registers[13][8].CLK
clk => registers[13][9].CLK
clk => registers[13][10].CLK
clk => registers[13][11].CLK
clk => registers[13][12].CLK
clk => registers[13][13].CLK
clk => registers[13][14].CLK
clk => registers[13][15].CLK
clk => registers[13][16].CLK
clk => registers[13][17].CLK
clk => registers[13][18].CLK
clk => registers[13][19].CLK
clk => registers[13][20].CLK
clk => registers[13][21].CLK
clk => registers[13][22].CLK
clk => registers[13][23].CLK
clk => registers[13][24].CLK
clk => registers[13][25].CLK
clk => registers[13][26].CLK
clk => registers[13][27].CLK
clk => registers[13][28].CLK
clk => registers[13][29].CLK
clk => registers[13][30].CLK
clk => registers[13][31].CLK
clk => registers[12][0].CLK
clk => registers[12][1].CLK
clk => registers[12][2].CLK
clk => registers[12][3].CLK
clk => registers[12][4].CLK
clk => registers[12][5].CLK
clk => registers[12][6].CLK
clk => registers[12][7].CLK
clk => registers[12][8].CLK
clk => registers[12][9].CLK
clk => registers[12][10].CLK
clk => registers[12][11].CLK
clk => registers[12][12].CLK
clk => registers[12][13].CLK
clk => registers[12][14].CLK
clk => registers[12][15].CLK
clk => registers[12][16].CLK
clk => registers[12][17].CLK
clk => registers[12][18].CLK
clk => registers[12][19].CLK
clk => registers[12][20].CLK
clk => registers[12][21].CLK
clk => registers[12][22].CLK
clk => registers[12][23].CLK
clk => registers[12][24].CLK
clk => registers[12][25].CLK
clk => registers[12][26].CLK
clk => registers[12][27].CLK
clk => registers[12][28].CLK
clk => registers[12][29].CLK
clk => registers[12][30].CLK
clk => registers[12][31].CLK
clk => registers[11][0].CLK
clk => registers[11][1].CLK
clk => registers[11][2].CLK
clk => registers[11][3].CLK
clk => registers[11][4].CLK
clk => registers[11][5].CLK
clk => registers[11][6].CLK
clk => registers[11][7].CLK
clk => registers[11][8].CLK
clk => registers[11][9].CLK
clk => registers[11][10].CLK
clk => registers[11][11].CLK
clk => registers[11][12].CLK
clk => registers[11][13].CLK
clk => registers[11][14].CLK
clk => registers[11][15].CLK
clk => registers[11][16].CLK
clk => registers[11][17].CLK
clk => registers[11][18].CLK
clk => registers[11][19].CLK
clk => registers[11][20].CLK
clk => registers[11][21].CLK
clk => registers[11][22].CLK
clk => registers[11][23].CLK
clk => registers[11][24].CLK
clk => registers[11][25].CLK
clk => registers[11][26].CLK
clk => registers[11][27].CLK
clk => registers[11][28].CLK
clk => registers[11][29].CLK
clk => registers[11][30].CLK
clk => registers[11][31].CLK
clk => registers[10][0].CLK
clk => registers[10][1].CLK
clk => registers[10][2].CLK
clk => registers[10][3].CLK
clk => registers[10][4].CLK
clk => registers[10][5].CLK
clk => registers[10][6].CLK
clk => registers[10][7].CLK
clk => registers[10][8].CLK
clk => registers[10][9].CLK
clk => registers[10][10].CLK
clk => registers[10][11].CLK
clk => registers[10][12].CLK
clk => registers[10][13].CLK
clk => registers[10][14].CLK
clk => registers[10][15].CLK
clk => registers[10][16].CLK
clk => registers[10][17].CLK
clk => registers[10][18].CLK
clk => registers[10][19].CLK
clk => registers[10][20].CLK
clk => registers[10][21].CLK
clk => registers[10][22].CLK
clk => registers[10][23].CLK
clk => registers[10][24].CLK
clk => registers[10][25].CLK
clk => registers[10][26].CLK
clk => registers[10][27].CLK
clk => registers[10][28].CLK
clk => registers[10][29].CLK
clk => registers[10][30].CLK
clk => registers[10][31].CLK
clk => registers[9][0].CLK
clk => registers[9][1].CLK
clk => registers[9][2].CLK
clk => registers[9][3].CLK
clk => registers[9][4].CLK
clk => registers[9][5].CLK
clk => registers[9][6].CLK
clk => registers[9][7].CLK
clk => registers[9][8].CLK
clk => registers[9][9].CLK
clk => registers[9][10].CLK
clk => registers[9][11].CLK
clk => registers[9][12].CLK
clk => registers[9][13].CLK
clk => registers[9][14].CLK
clk => registers[9][15].CLK
clk => registers[9][16].CLK
clk => registers[9][17].CLK
clk => registers[9][18].CLK
clk => registers[9][19].CLK
clk => registers[9][20].CLK
clk => registers[9][21].CLK
clk => registers[9][22].CLK
clk => registers[9][23].CLK
clk => registers[9][24].CLK
clk => registers[9][25].CLK
clk => registers[9][26].CLK
clk => registers[9][27].CLK
clk => registers[9][28].CLK
clk => registers[9][29].CLK
clk => registers[9][30].CLK
clk => registers[9][31].CLK
clk => registers[8][0].CLK
clk => registers[8][1].CLK
clk => registers[8][2].CLK
clk => registers[8][3].CLK
clk => registers[8][4].CLK
clk => registers[8][5].CLK
clk => registers[8][6].CLK
clk => registers[8][7].CLK
clk => registers[8][8].CLK
clk => registers[8][9].CLK
clk => registers[8][10].CLK
clk => registers[8][11].CLK
clk => registers[8][12].CLK
clk => registers[8][13].CLK
clk => registers[8][14].CLK
clk => registers[8][15].CLK
clk => registers[8][16].CLK
clk => registers[8][17].CLK
clk => registers[8][18].CLK
clk => registers[8][19].CLK
clk => registers[8][20].CLK
clk => registers[8][21].CLK
clk => registers[8][22].CLK
clk => registers[8][23].CLK
clk => registers[8][24].CLK
clk => registers[8][25].CLK
clk => registers[8][26].CLK
clk => registers[8][27].CLK
clk => registers[8][28].CLK
clk => registers[8][29].CLK
clk => registers[8][30].CLK
clk => registers[8][31].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK
clk => registers[7][16].CLK
clk => registers[7][17].CLK
clk => registers[7][18].CLK
clk => registers[7][19].CLK
clk => registers[7][20].CLK
clk => registers[7][21].CLK
clk => registers[7][22].CLK
clk => registers[7][23].CLK
clk => registers[7][24].CLK
clk => registers[7][25].CLK
clk => registers[7][26].CLK
clk => registers[7][27].CLK
clk => registers[7][28].CLK
clk => registers[7][29].CLK
clk => registers[7][30].CLK
clk => registers[7][31].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[6][16].CLK
clk => registers[6][17].CLK
clk => registers[6][18].CLK
clk => registers[6][19].CLK
clk => registers[6][20].CLK
clk => registers[6][21].CLK
clk => registers[6][22].CLK
clk => registers[6][23].CLK
clk => registers[6][24].CLK
clk => registers[6][25].CLK
clk => registers[6][26].CLK
clk => registers[6][27].CLK
clk => registers[6][28].CLK
clk => registers[6][29].CLK
clk => registers[6][30].CLK
clk => registers[6][31].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[5][16].CLK
clk => registers[5][17].CLK
clk => registers[5][18].CLK
clk => registers[5][19].CLK
clk => registers[5][20].CLK
clk => registers[5][21].CLK
clk => registers[5][22].CLK
clk => registers[5][23].CLK
clk => registers[5][24].CLK
clk => registers[5][25].CLK
clk => registers[5][26].CLK
clk => registers[5][27].CLK
clk => registers[5][28].CLK
clk => registers[5][29].CLK
clk => registers[5][30].CLK
clk => registers[5][31].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[4][16].CLK
clk => registers[4][17].CLK
clk => registers[4][18].CLK
clk => registers[4][19].CLK
clk => registers[4][20].CLK
clk => registers[4][21].CLK
clk => registers[4][22].CLK
clk => registers[4][23].CLK
clk => registers[4][24].CLK
clk => registers[4][25].CLK
clk => registers[4][26].CLK
clk => registers[4][27].CLK
clk => registers[4][28].CLK
clk => registers[4][29].CLK
clk => registers[4][30].CLK
clk => registers[4][31].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[3][16].CLK
clk => registers[3][17].CLK
clk => registers[3][18].CLK
clk => registers[3][19].CLK
clk => registers[3][20].CLK
clk => registers[3][21].CLK
clk => registers[3][22].CLK
clk => registers[3][23].CLK
clk => registers[3][24].CLK
clk => registers[3][25].CLK
clk => registers[3][26].CLK
clk => registers[3][27].CLK
clk => registers[3][28].CLK
clk => registers[3][29].CLK
clk => registers[3][30].CLK
clk => registers[3][31].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[2][16].CLK
clk => registers[2][17].CLK
clk => registers[2][18].CLK
clk => registers[2][19].CLK
clk => registers[2][20].CLK
clk => registers[2][21].CLK
clk => registers[2][22].CLK
clk => registers[2][23].CLK
clk => registers[2][24].CLK
clk => registers[2][25].CLK
clk => registers[2][26].CLK
clk => registers[2][27].CLK
clk => registers[2][28].CLK
clk => registers[2][29].CLK
clk => registers[2][30].CLK
clk => registers[2][31].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[1][16].CLK
clk => registers[1][17].CLK
clk => registers[1][18].CLK
clk => registers[1][19].CLK
clk => registers[1][20].CLK
clk => registers[1][21].CLK
clk => registers[1][22].CLK
clk => registers[1][23].CLK
clk => registers[1][24].CLK
clk => registers[1][25].CLK
clk => registers[1][26].CLK
clk => registers[1][27].CLK
clk => registers[1][28].CLK
clk => registers[1][29].CLK
clk => registers[1][30].CLK
clk => registers[1][31].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[0][16].CLK
clk => registers[0][17].CLK
clk => registers[0][18].CLK
clk => registers[0][19].CLK
clk => registers[0][20].CLK
clk => registers[0][21].CLK
clk => registers[0][22].CLK
clk => registers[0][23].CLK
clk => registers[0][24].CLK
clk => registers[0][25].CLK
clk => registers[0][26].CLK
clk => registers[0][27].CLK
clk => registers[0][28].CLK
clk => registers[0][29].CLK
clk => registers[0][30].CLK
clk => registers[0][31].CLK
clk => read2out[1]~reg0.CLK
clk => read1out[1]~reg0.CLK
clk => altsyncram:registers[0][31]__1.clock0
clk => altsyncram:registers[0][31]__2.clock0
debug1out[0] <= registers[8][0].DB_MAX_OUTPUT_PORT_TYPE
debug1out[1] <= registers[8][1].DB_MAX_OUTPUT_PORT_TYPE
debug1out[2] <= registers[8][2].DB_MAX_OUTPUT_PORT_TYPE
debug1out[3] <= registers[8][3].DB_MAX_OUTPUT_PORT_TYPE
debug1out[4] <= registers[8][4].DB_MAX_OUTPUT_PORT_TYPE
debug1out[5] <= registers[8][5].DB_MAX_OUTPUT_PORT_TYPE
debug1out[6] <= registers[8][6].DB_MAX_OUTPUT_PORT_TYPE
debug1out[7] <= registers[8][7].DB_MAX_OUTPUT_PORT_TYPE
debug1out[8] <= registers[8][8].DB_MAX_OUTPUT_PORT_TYPE
debug1out[9] <= registers[8][9].DB_MAX_OUTPUT_PORT_TYPE
debug1out[10] <= registers[8][10].DB_MAX_OUTPUT_PORT_TYPE
debug1out[11] <= registers[8][11].DB_MAX_OUTPUT_PORT_TYPE
debug1out[12] <= registers[8][12].DB_MAX_OUTPUT_PORT_TYPE
debug1out[13] <= registers[8][13].DB_MAX_OUTPUT_PORT_TYPE
debug1out[14] <= registers[8][14].DB_MAX_OUTPUT_PORT_TYPE
debug1out[15] <= registers[8][15].DB_MAX_OUTPUT_PORT_TYPE
debug1out[16] <= registers[8][16].DB_MAX_OUTPUT_PORT_TYPE
debug1out[17] <= registers[8][17].DB_MAX_OUTPUT_PORT_TYPE
debug1out[18] <= registers[8][18].DB_MAX_OUTPUT_PORT_TYPE
debug1out[19] <= registers[8][19].DB_MAX_OUTPUT_PORT_TYPE
debug1out[20] <= registers[8][20].DB_MAX_OUTPUT_PORT_TYPE
debug1out[21] <= registers[8][21].DB_MAX_OUTPUT_PORT_TYPE
debug1out[22] <= registers[8][22].DB_MAX_OUTPUT_PORT_TYPE
debug1out[23] <= registers[8][23].DB_MAX_OUTPUT_PORT_TYPE
debug1out[24] <= registers[8][24].DB_MAX_OUTPUT_PORT_TYPE
debug1out[25] <= registers[8][25].DB_MAX_OUTPUT_PORT_TYPE
debug1out[26] <= registers[8][26].DB_MAX_OUTPUT_PORT_TYPE
debug1out[27] <= registers[8][27].DB_MAX_OUTPUT_PORT_TYPE
debug1out[28] <= registers[8][28].DB_MAX_OUTPUT_PORT_TYPE
debug1out[29] <= registers[8][29].DB_MAX_OUTPUT_PORT_TYPE
debug1out[30] <= registers[8][30].DB_MAX_OUTPUT_PORT_TYPE
debug1out[31] <= registers[8][31].DB_MAX_OUTPUT_PORT_TYPE
debug2out[0] <= registers[9][0].DB_MAX_OUTPUT_PORT_TYPE
debug2out[1] <= registers[9][1].DB_MAX_OUTPUT_PORT_TYPE
debug2out[2] <= registers[9][2].DB_MAX_OUTPUT_PORT_TYPE
debug2out[3] <= registers[9][3].DB_MAX_OUTPUT_PORT_TYPE
debug2out[4] <= registers[9][4].DB_MAX_OUTPUT_PORT_TYPE
debug2out[5] <= registers[9][5].DB_MAX_OUTPUT_PORT_TYPE
debug2out[6] <= registers[9][6].DB_MAX_OUTPUT_PORT_TYPE
debug2out[7] <= registers[9][7].DB_MAX_OUTPUT_PORT_TYPE
debug2out[8] <= registers[9][8].DB_MAX_OUTPUT_PORT_TYPE
debug2out[9] <= registers[9][9].DB_MAX_OUTPUT_PORT_TYPE
debug2out[10] <= registers[9][10].DB_MAX_OUTPUT_PORT_TYPE
debug2out[11] <= registers[9][11].DB_MAX_OUTPUT_PORT_TYPE
debug2out[12] <= registers[9][12].DB_MAX_OUTPUT_PORT_TYPE
debug2out[13] <= registers[9][13].DB_MAX_OUTPUT_PORT_TYPE
debug2out[14] <= registers[9][14].DB_MAX_OUTPUT_PORT_TYPE
debug2out[15] <= registers[9][15].DB_MAX_OUTPUT_PORT_TYPE
debug2out[16] <= registers[9][16].DB_MAX_OUTPUT_PORT_TYPE
debug2out[17] <= registers[9][17].DB_MAX_OUTPUT_PORT_TYPE
debug2out[18] <= registers[9][18].DB_MAX_OUTPUT_PORT_TYPE
debug2out[19] <= registers[9][19].DB_MAX_OUTPUT_PORT_TYPE
debug2out[20] <= registers[9][20].DB_MAX_OUTPUT_PORT_TYPE
debug2out[21] <= registers[9][21].DB_MAX_OUTPUT_PORT_TYPE
debug2out[22] <= registers[9][22].DB_MAX_OUTPUT_PORT_TYPE
debug2out[23] <= registers[9][23].DB_MAX_OUTPUT_PORT_TYPE
debug2out[24] <= registers[9][24].DB_MAX_OUTPUT_PORT_TYPE
debug2out[25] <= registers[9][25].DB_MAX_OUTPUT_PORT_TYPE
debug2out[26] <= registers[9][26].DB_MAX_OUTPUT_PORT_TYPE
debug2out[27] <= registers[9][27].DB_MAX_OUTPUT_PORT_TYPE
debug2out[28] <= registers[9][28].DB_MAX_OUTPUT_PORT_TYPE
debug2out[29] <= registers[9][29].DB_MAX_OUTPUT_PORT_TYPE
debug2out[30] <= registers[9][30].DB_MAX_OUTPUT_PORT_TYPE
debug2out[31] <= registers[9][31].DB_MAX_OUTPUT_PORT_TYPE
debug3out[0] <= registers[10][0].DB_MAX_OUTPUT_PORT_TYPE
debug3out[1] <= registers[10][1].DB_MAX_OUTPUT_PORT_TYPE
debug3out[2] <= registers[10][2].DB_MAX_OUTPUT_PORT_TYPE
debug3out[3] <= registers[10][3].DB_MAX_OUTPUT_PORT_TYPE
debug3out[4] <= registers[10][4].DB_MAX_OUTPUT_PORT_TYPE
debug3out[5] <= registers[10][5].DB_MAX_OUTPUT_PORT_TYPE
debug3out[6] <= registers[10][6].DB_MAX_OUTPUT_PORT_TYPE
debug3out[7] <= registers[10][7].DB_MAX_OUTPUT_PORT_TYPE
debug3out[8] <= registers[10][8].DB_MAX_OUTPUT_PORT_TYPE
debug3out[9] <= registers[10][9].DB_MAX_OUTPUT_PORT_TYPE
debug3out[10] <= registers[10][10].DB_MAX_OUTPUT_PORT_TYPE
debug3out[11] <= registers[10][11].DB_MAX_OUTPUT_PORT_TYPE
debug3out[12] <= registers[10][12].DB_MAX_OUTPUT_PORT_TYPE
debug3out[13] <= registers[10][13].DB_MAX_OUTPUT_PORT_TYPE
debug3out[14] <= registers[10][14].DB_MAX_OUTPUT_PORT_TYPE
debug3out[15] <= registers[10][15].DB_MAX_OUTPUT_PORT_TYPE
debug3out[16] <= registers[10][16].DB_MAX_OUTPUT_PORT_TYPE
debug3out[17] <= registers[10][17].DB_MAX_OUTPUT_PORT_TYPE
debug3out[18] <= registers[10][18].DB_MAX_OUTPUT_PORT_TYPE
debug3out[19] <= registers[10][19].DB_MAX_OUTPUT_PORT_TYPE
debug3out[20] <= registers[10][20].DB_MAX_OUTPUT_PORT_TYPE
debug3out[21] <= registers[10][21].DB_MAX_OUTPUT_PORT_TYPE
debug3out[22] <= registers[10][22].DB_MAX_OUTPUT_PORT_TYPE
debug3out[23] <= registers[10][23].DB_MAX_OUTPUT_PORT_TYPE
debug3out[24] <= registers[10][24].DB_MAX_OUTPUT_PORT_TYPE
debug3out[25] <= registers[10][25].DB_MAX_OUTPUT_PORT_TYPE
debug3out[26] <= registers[10][26].DB_MAX_OUTPUT_PORT_TYPE
debug3out[27] <= registers[10][27].DB_MAX_OUTPUT_PORT_TYPE
debug3out[28] <= registers[10][28].DB_MAX_OUTPUT_PORT_TYPE
debug3out[29] <= registers[10][29].DB_MAX_OUTPUT_PORT_TYPE
debug3out[30] <= registers[10][30].DB_MAX_OUTPUT_PORT_TYPE
debug3out[31] <= registers[10][31].DB_MAX_OUTPUT_PORT_TYPE
debug4out[0] <= registers[11][0].DB_MAX_OUTPUT_PORT_TYPE
debug4out[1] <= registers[11][1].DB_MAX_OUTPUT_PORT_TYPE
debug4out[2] <= registers[11][2].DB_MAX_OUTPUT_PORT_TYPE
debug4out[3] <= registers[11][3].DB_MAX_OUTPUT_PORT_TYPE
debug4out[4] <= registers[11][4].DB_MAX_OUTPUT_PORT_TYPE
debug4out[5] <= registers[11][5].DB_MAX_OUTPUT_PORT_TYPE
debug4out[6] <= registers[11][6].DB_MAX_OUTPUT_PORT_TYPE
debug4out[7] <= registers[11][7].DB_MAX_OUTPUT_PORT_TYPE
debug4out[8] <= registers[11][8].DB_MAX_OUTPUT_PORT_TYPE
debug4out[9] <= registers[11][9].DB_MAX_OUTPUT_PORT_TYPE
debug4out[10] <= registers[11][10].DB_MAX_OUTPUT_PORT_TYPE
debug4out[11] <= registers[11][11].DB_MAX_OUTPUT_PORT_TYPE
debug4out[12] <= registers[11][12].DB_MAX_OUTPUT_PORT_TYPE
debug4out[13] <= registers[11][13].DB_MAX_OUTPUT_PORT_TYPE
debug4out[14] <= registers[11][14].DB_MAX_OUTPUT_PORT_TYPE
debug4out[15] <= registers[11][15].DB_MAX_OUTPUT_PORT_TYPE
debug4out[16] <= registers[11][16].DB_MAX_OUTPUT_PORT_TYPE
debug4out[17] <= registers[11][17].DB_MAX_OUTPUT_PORT_TYPE
debug4out[18] <= registers[11][18].DB_MAX_OUTPUT_PORT_TYPE
debug4out[19] <= registers[11][19].DB_MAX_OUTPUT_PORT_TYPE
debug4out[20] <= registers[11][20].DB_MAX_OUTPUT_PORT_TYPE
debug4out[21] <= registers[11][21].DB_MAX_OUTPUT_PORT_TYPE
debug4out[22] <= registers[11][22].DB_MAX_OUTPUT_PORT_TYPE
debug4out[23] <= registers[11][23].DB_MAX_OUTPUT_PORT_TYPE
debug4out[24] <= registers[11][24].DB_MAX_OUTPUT_PORT_TYPE
debug4out[25] <= registers[11][25].DB_MAX_OUTPUT_PORT_TYPE
debug4out[26] <= registers[11][26].DB_MAX_OUTPUT_PORT_TYPE
debug4out[27] <= registers[11][27].DB_MAX_OUTPUT_PORT_TYPE
debug4out[28] <= registers[11][28].DB_MAX_OUTPUT_PORT_TYPE
debug4out[29] <= registers[11][29].DB_MAX_OUTPUT_PORT_TYPE
debug4out[30] <= registers[11][30].DB_MAX_OUTPUT_PORT_TYPE
debug4out[31] <= registers[11][31].DB_MAX_OUTPUT_PORT_TYPE


|Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1
wren_a => altsyncram_csg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_csg1:auto_generated.data_a[0]
data_a[1] => altsyncram_csg1:auto_generated.data_a[1]
data_a[2] => altsyncram_csg1:auto_generated.data_a[2]
data_a[3] => altsyncram_csg1:auto_generated.data_a[3]
data_a[4] => altsyncram_csg1:auto_generated.data_a[4]
data_a[5] => altsyncram_csg1:auto_generated.data_a[5]
data_a[6] => altsyncram_csg1:auto_generated.data_a[6]
data_a[7] => altsyncram_csg1:auto_generated.data_a[7]
data_a[8] => altsyncram_csg1:auto_generated.data_a[8]
data_a[9] => altsyncram_csg1:auto_generated.data_a[9]
data_a[10] => altsyncram_csg1:auto_generated.data_a[10]
data_a[11] => altsyncram_csg1:auto_generated.data_a[11]
data_a[12] => altsyncram_csg1:auto_generated.data_a[12]
data_a[13] => altsyncram_csg1:auto_generated.data_a[13]
data_a[14] => altsyncram_csg1:auto_generated.data_a[14]
data_a[15] => altsyncram_csg1:auto_generated.data_a[15]
data_a[16] => altsyncram_csg1:auto_generated.data_a[16]
data_a[17] => altsyncram_csg1:auto_generated.data_a[17]
data_a[18] => altsyncram_csg1:auto_generated.data_a[18]
data_a[19] => altsyncram_csg1:auto_generated.data_a[19]
data_a[20] => altsyncram_csg1:auto_generated.data_a[20]
data_a[21] => altsyncram_csg1:auto_generated.data_a[21]
data_a[22] => altsyncram_csg1:auto_generated.data_a[22]
data_a[23] => altsyncram_csg1:auto_generated.data_a[23]
data_a[24] => altsyncram_csg1:auto_generated.data_a[24]
data_a[25] => altsyncram_csg1:auto_generated.data_a[25]
data_a[26] => altsyncram_csg1:auto_generated.data_a[26]
data_a[27] => altsyncram_csg1:auto_generated.data_a[27]
data_a[28] => altsyncram_csg1:auto_generated.data_a[28]
data_a[29] => altsyncram_csg1:auto_generated.data_a[29]
data_a[30] => altsyncram_csg1:auto_generated.data_a[30]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
address_a[0] => altsyncram_csg1:auto_generated.address_a[0]
address_a[1] => altsyncram_csg1:auto_generated.address_a[1]
address_a[2] => altsyncram_csg1:auto_generated.address_a[2]
address_a[3] => altsyncram_csg1:auto_generated.address_a[3]
address_a[4] => altsyncram_csg1:auto_generated.address_a[4]
address_b[0] => altsyncram_csg1:auto_generated.address_b[0]
address_b[1] => altsyncram_csg1:auto_generated.address_b[1]
address_b[2] => altsyncram_csg1:auto_generated.address_b[2]
address_b[3] => altsyncram_csg1:auto_generated.address_b[3]
address_b[4] => altsyncram_csg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_csg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_b[0] <= altsyncram_csg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_csg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_csg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_csg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_csg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_csg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_csg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_csg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_csg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_csg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_csg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_csg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_csg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_csg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_csg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_csg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_csg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_csg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_csg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_csg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_csg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_csg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_csg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_csg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_csg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_csg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_csg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_csg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_csg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_csg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_csg1:auto_generated.q_b[30]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__1|altsyncram_csg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE


|Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2
wren_a => altsyncram_csg1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_csg1:auto_generated.data_a[0]
data_a[1] => altsyncram_csg1:auto_generated.data_a[1]
data_a[2] => altsyncram_csg1:auto_generated.data_a[2]
data_a[3] => altsyncram_csg1:auto_generated.data_a[3]
data_a[4] => altsyncram_csg1:auto_generated.data_a[4]
data_a[5] => altsyncram_csg1:auto_generated.data_a[5]
data_a[6] => altsyncram_csg1:auto_generated.data_a[6]
data_a[7] => altsyncram_csg1:auto_generated.data_a[7]
data_a[8] => altsyncram_csg1:auto_generated.data_a[8]
data_a[9] => altsyncram_csg1:auto_generated.data_a[9]
data_a[10] => altsyncram_csg1:auto_generated.data_a[10]
data_a[11] => altsyncram_csg1:auto_generated.data_a[11]
data_a[12] => altsyncram_csg1:auto_generated.data_a[12]
data_a[13] => altsyncram_csg1:auto_generated.data_a[13]
data_a[14] => altsyncram_csg1:auto_generated.data_a[14]
data_a[15] => altsyncram_csg1:auto_generated.data_a[15]
data_a[16] => altsyncram_csg1:auto_generated.data_a[16]
data_a[17] => altsyncram_csg1:auto_generated.data_a[17]
data_a[18] => altsyncram_csg1:auto_generated.data_a[18]
data_a[19] => altsyncram_csg1:auto_generated.data_a[19]
data_a[20] => altsyncram_csg1:auto_generated.data_a[20]
data_a[21] => altsyncram_csg1:auto_generated.data_a[21]
data_a[22] => altsyncram_csg1:auto_generated.data_a[22]
data_a[23] => altsyncram_csg1:auto_generated.data_a[23]
data_a[24] => altsyncram_csg1:auto_generated.data_a[24]
data_a[25] => altsyncram_csg1:auto_generated.data_a[25]
data_a[26] => altsyncram_csg1:auto_generated.data_a[26]
data_a[27] => altsyncram_csg1:auto_generated.data_a[27]
data_a[28] => altsyncram_csg1:auto_generated.data_a[28]
data_a[29] => altsyncram_csg1:auto_generated.data_a[29]
data_a[30] => altsyncram_csg1:auto_generated.data_a[30]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
data_b[13] => ~NO_FANOUT~
data_b[14] => ~NO_FANOUT~
data_b[15] => ~NO_FANOUT~
data_b[16] => ~NO_FANOUT~
data_b[17] => ~NO_FANOUT~
data_b[18] => ~NO_FANOUT~
data_b[19] => ~NO_FANOUT~
data_b[20] => ~NO_FANOUT~
data_b[21] => ~NO_FANOUT~
data_b[22] => ~NO_FANOUT~
data_b[23] => ~NO_FANOUT~
data_b[24] => ~NO_FANOUT~
data_b[25] => ~NO_FANOUT~
data_b[26] => ~NO_FANOUT~
data_b[27] => ~NO_FANOUT~
data_b[28] => ~NO_FANOUT~
data_b[29] => ~NO_FANOUT~
data_b[30] => ~NO_FANOUT~
address_a[0] => altsyncram_csg1:auto_generated.address_a[0]
address_a[1] => altsyncram_csg1:auto_generated.address_a[1]
address_a[2] => altsyncram_csg1:auto_generated.address_a[2]
address_a[3] => altsyncram_csg1:auto_generated.address_a[3]
address_a[4] => altsyncram_csg1:auto_generated.address_a[4]
address_b[0] => altsyncram_csg1:auto_generated.address_b[0]
address_b[1] => altsyncram_csg1:auto_generated.address_b[1]
address_b[2] => altsyncram_csg1:auto_generated.address_b[2]
address_b[3] => altsyncram_csg1:auto_generated.address_b[3]
address_b[4] => altsyncram_csg1:auto_generated.address_b[4]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_csg1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_a[13] <= <GND>
q_a[14] <= <GND>
q_a[15] <= <GND>
q_a[16] <= <GND>
q_a[17] <= <GND>
q_a[18] <= <GND>
q_a[19] <= <GND>
q_a[20] <= <GND>
q_a[21] <= <GND>
q_a[22] <= <GND>
q_a[23] <= <GND>
q_a[24] <= <GND>
q_a[25] <= <GND>
q_a[26] <= <GND>
q_a[27] <= <GND>
q_a[28] <= <GND>
q_a[29] <= <GND>
q_a[30] <= <GND>
q_b[0] <= altsyncram_csg1:auto_generated.q_b[0]
q_b[1] <= altsyncram_csg1:auto_generated.q_b[1]
q_b[2] <= altsyncram_csg1:auto_generated.q_b[2]
q_b[3] <= altsyncram_csg1:auto_generated.q_b[3]
q_b[4] <= altsyncram_csg1:auto_generated.q_b[4]
q_b[5] <= altsyncram_csg1:auto_generated.q_b[5]
q_b[6] <= altsyncram_csg1:auto_generated.q_b[6]
q_b[7] <= altsyncram_csg1:auto_generated.q_b[7]
q_b[8] <= altsyncram_csg1:auto_generated.q_b[8]
q_b[9] <= altsyncram_csg1:auto_generated.q_b[9]
q_b[10] <= altsyncram_csg1:auto_generated.q_b[10]
q_b[11] <= altsyncram_csg1:auto_generated.q_b[11]
q_b[12] <= altsyncram_csg1:auto_generated.q_b[12]
q_b[13] <= altsyncram_csg1:auto_generated.q_b[13]
q_b[14] <= altsyncram_csg1:auto_generated.q_b[14]
q_b[15] <= altsyncram_csg1:auto_generated.q_b[15]
q_b[16] <= altsyncram_csg1:auto_generated.q_b[16]
q_b[17] <= altsyncram_csg1:auto_generated.q_b[17]
q_b[18] <= altsyncram_csg1:auto_generated.q_b[18]
q_b[19] <= altsyncram_csg1:auto_generated.q_b[19]
q_b[20] <= altsyncram_csg1:auto_generated.q_b[20]
q_b[21] <= altsyncram_csg1:auto_generated.q_b[21]
q_b[22] <= altsyncram_csg1:auto_generated.q_b[22]
q_b[23] <= altsyncram_csg1:auto_generated.q_b[23]
q_b[24] <= altsyncram_csg1:auto_generated.q_b[24]
q_b[25] <= altsyncram_csg1:auto_generated.q_b[25]
q_b[26] <= altsyncram_csg1:auto_generated.q_b[26]
q_b[27] <= altsyncram_csg1:auto_generated.q_b[27]
q_b[28] <= altsyncram_csg1:auto_generated.q_b[28]
q_b[29] <= altsyncram_csg1:auto_generated.q_b[29]
q_b[30] <= altsyncram_csg1:auto_generated.q_b[30]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor|RegisterBank:fu_registerbank|altsyncram:registers[0][31]__2|altsyncram_csg1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
q_b[13] <= ram_block1a13.PORTBDATAOUT
q_b[14] <= ram_block1a14.PORTBDATAOUT
q_b[15] <= ram_block1a15.PORTBDATAOUT
q_b[16] <= ram_block1a16.PORTBDATAOUT
q_b[17] <= ram_block1a17.PORTBDATAOUT
q_b[18] <= ram_block1a18.PORTBDATAOUT
q_b[19] <= ram_block1a19.PORTBDATAOUT
q_b[20] <= ram_block1a20.PORTBDATAOUT
q_b[21] <= ram_block1a21.PORTBDATAOUT
q_b[22] <= ram_block1a22.PORTBDATAOUT
q_b[23] <= ram_block1a23.PORTBDATAOUT
q_b[24] <= ram_block1a24.PORTBDATAOUT
q_b[25] <= ram_block1a25.PORTBDATAOUT
q_b[26] <= ram_block1a26.PORTBDATAOUT
q_b[27] <= ram_block1a27.PORTBDATAOUT
q_b[28] <= ram_block1a28.PORTBDATAOUT
q_b[29] <= ram_block1a29.PORTBDATAOUT
q_b[30] <= ram_block1a30.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE


|Processor|SignalExtension:fu_signalextension
sgnin[0] => sgnout[0].DATAIN
sgnin[1] => sgnout[1].DATAIN
sgnin[2] => sgnout[2].DATAIN
sgnin[3] => sgnout[3].DATAIN
sgnin[4] => sgnout[4].DATAIN
sgnin[5] => sgnout[5].DATAIN
sgnin[6] => sgnout[6].DATAIN
sgnin[7] => sgnout[7].DATAIN
sgnin[8] => sgnout[8].DATAIN
sgnin[9] => sgnout[9].DATAIN
sgnin[10] => sgnout[10].DATAIN
sgnin[11] => sgnout[11].DATAIN
sgnin[12] => sgnout[12].DATAIN
sgnin[13] => sgnout[13].DATAIN
sgnin[14] => sgnout[14].DATAIN
sgnin[15] => sgnout[16].DATAIN
sgnin[15] => sgnout[15].DATAIN
sgnin[15] => sgnout[31].DATAIN
sgnin[15] => sgnout[30].DATAIN
sgnin[15] => sgnout[29].DATAIN
sgnin[15] => sgnout[28].DATAIN
sgnin[15] => sgnout[27].DATAIN
sgnin[15] => sgnout[26].DATAIN
sgnin[15] => sgnout[25].DATAIN
sgnin[15] => sgnout[24].DATAIN
sgnin[15] => sgnout[23].DATAIN
sgnin[15] => sgnout[22].DATAIN
sgnin[15] => sgnout[21].DATAIN
sgnin[15] => sgnout[20].DATAIN
sgnin[15] => sgnout[19].DATAIN
sgnin[15] => sgnout[18].DATAIN
sgnin[15] => sgnout[17].DATAIN
sgnout[0] <= sgnin[0].DB_MAX_OUTPUT_PORT_TYPE
sgnout[1] <= sgnin[1].DB_MAX_OUTPUT_PORT_TYPE
sgnout[2] <= sgnin[2].DB_MAX_OUTPUT_PORT_TYPE
sgnout[3] <= sgnin[3].DB_MAX_OUTPUT_PORT_TYPE
sgnout[4] <= sgnin[4].DB_MAX_OUTPUT_PORT_TYPE
sgnout[5] <= sgnin[5].DB_MAX_OUTPUT_PORT_TYPE
sgnout[6] <= sgnin[6].DB_MAX_OUTPUT_PORT_TYPE
sgnout[7] <= sgnin[7].DB_MAX_OUTPUT_PORT_TYPE
sgnout[8] <= sgnin[8].DB_MAX_OUTPUT_PORT_TYPE
sgnout[9] <= sgnin[9].DB_MAX_OUTPUT_PORT_TYPE
sgnout[10] <= sgnin[10].DB_MAX_OUTPUT_PORT_TYPE
sgnout[11] <= sgnin[11].DB_MAX_OUTPUT_PORT_TYPE
sgnout[12] <= sgnin[12].DB_MAX_OUTPUT_PORT_TYPE
sgnout[13] <= sgnin[13].DB_MAX_OUTPUT_PORT_TYPE
sgnout[14] <= sgnin[14].DB_MAX_OUTPUT_PORT_TYPE
sgnout[15] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[16] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[17] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[18] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[19] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[20] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[21] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[22] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[23] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[24] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[25] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[26] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[27] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[28] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[29] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[30] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE
sgnout[31] <= sgnin[15].DB_MAX_OUTPUT_PORT_TYPE


|Processor|Shift2Left:fu_shift2left0
input[0] => output[2].DATAIN
input[1] => output[3].DATAIN
input[2] => output[4].DATAIN
input[3] => output[5].DATAIN
input[4] => output[6].DATAIN
input[5] => output[7].DATAIN
input[6] => output[8].DATAIN
input[7] => output[9].DATAIN
input[8] => output[10].DATAIN
input[9] => output[11].DATAIN
input[10] => output[12].DATAIN
input[11] => output[13].DATAIN
input[12] => output[14].DATAIN
input[13] => output[15].DATAIN
input[14] => output[16].DATAIN
input[15] => output[17].DATAIN
input[16] => output[18].DATAIN
input[17] => output[19].DATAIN
input[18] => output[20].DATAIN
input[19] => output[21].DATAIN
input[20] => output[22].DATAIN
input[21] => output[23].DATAIN
input[22] => output[24].DATAIN
input[23] => output[25].DATAIN
input[24] => output[26].DATAIN
input[25] => output[27].DATAIN
input[26] => output[28].DATAIN
input[27] => output[29].DATAIN
input[28] => output[30].DATAIN
input[29] => output[31].DATAIN
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
output[0] <= <GND>
output[1] <= <GND>
output[2] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[23].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[24].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[25].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[26].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[27].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[28].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[29].DB_MAX_OUTPUT_PORT_TYPE


|Processor|Shift2Left:fu_shift2left1
input[0] => output[2].DATAIN
input[1] => output[3].DATAIN
input[2] => output[4].DATAIN
input[3] => output[5].DATAIN
input[4] => output[6].DATAIN
input[5] => output[7].DATAIN
input[6] => output[8].DATAIN
input[7] => output[9].DATAIN
input[8] => output[10].DATAIN
input[9] => output[11].DATAIN
input[10] => output[12].DATAIN
input[11] => output[13].DATAIN
input[12] => output[14].DATAIN
input[13] => output[15].DATAIN
input[14] => output[16].DATAIN
input[15] => output[17].DATAIN
input[16] => output[18].DATAIN
input[17] => output[19].DATAIN
input[18] => output[20].DATAIN
input[19] => output[21].DATAIN
input[20] => output[22].DATAIN
input[21] => output[23].DATAIN
input[22] => output[24].DATAIN
input[23] => output[25].DATAIN
input[24] => output[26].DATAIN
input[25] => output[27].DATAIN
input[26] => output[28].DATAIN
input[27] => output[29].DATAIN
input[28] => output[30].DATAIN
input[29] => output[31].DATAIN
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
output[0] <= <GND>
output[1] <= <GND>
output[2] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[9].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[10].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[11].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[12].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[13].DB_MAX_OUTPUT_PORT_TYPE
output[16] <= input[14].DB_MAX_OUTPUT_PORT_TYPE
output[17] <= input[15].DB_MAX_OUTPUT_PORT_TYPE
output[18] <= input[16].DB_MAX_OUTPUT_PORT_TYPE
output[19] <= input[17].DB_MAX_OUTPUT_PORT_TYPE
output[20] <= input[18].DB_MAX_OUTPUT_PORT_TYPE
output[21] <= input[19].DB_MAX_OUTPUT_PORT_TYPE
output[22] <= input[20].DB_MAX_OUTPUT_PORT_TYPE
output[23] <= input[21].DB_MAX_OUTPUT_PORT_TYPE
output[24] <= input[22].DB_MAX_OUTPUT_PORT_TYPE
output[25] <= input[23].DB_MAX_OUTPUT_PORT_TYPE
output[26] <= input[24].DB_MAX_OUTPUT_PORT_TYPE
output[27] <= input[25].DB_MAX_OUTPUT_PORT_TYPE
output[28] <= input[26].DB_MAX_OUTPUT_PORT_TYPE
output[29] <= input[27].DB_MAX_OUTPUT_PORT_TYPE
output[30] <= input[28].DB_MAX_OUTPUT_PORT_TYPE
output[31] <= input[29].DB_MAX_OUTPUT_PORT_TYPE


|Processor|ALU:fu_alu
op1[0] => result.IN0
op1[0] => Add0.IN32
op1[0] => Add1.IN64
op1[0] => LessThan0.IN32
op1[0] => result.IN0
op1[1] => result.IN0
op1[1] => Add0.IN31
op1[1] => Add1.IN63
op1[1] => LessThan0.IN31
op1[1] => result.IN0
op1[2] => result.IN0
op1[2] => Add0.IN30
op1[2] => Add1.IN62
op1[2] => LessThan0.IN30
op1[2] => result.IN0
op1[3] => result.IN0
op1[3] => Add0.IN29
op1[3] => Add1.IN61
op1[3] => LessThan0.IN29
op1[3] => result.IN0
op1[4] => result.IN0
op1[4] => Add0.IN28
op1[4] => Add1.IN60
op1[4] => LessThan0.IN28
op1[4] => result.IN0
op1[5] => result.IN0
op1[5] => Add0.IN27
op1[5] => Add1.IN59
op1[5] => LessThan0.IN27
op1[5] => result.IN0
op1[6] => result.IN0
op1[6] => Add0.IN26
op1[6] => Add1.IN58
op1[6] => LessThan0.IN26
op1[6] => result.IN0
op1[7] => result.IN0
op1[7] => Add0.IN25
op1[7] => Add1.IN57
op1[7] => LessThan0.IN25
op1[7] => result.IN0
op1[8] => result.IN0
op1[8] => Add0.IN24
op1[8] => Add1.IN56
op1[8] => LessThan0.IN24
op1[8] => result.IN0
op1[9] => result.IN0
op1[9] => Add0.IN23
op1[9] => Add1.IN55
op1[9] => LessThan0.IN23
op1[9] => result.IN0
op1[10] => result.IN0
op1[10] => Add0.IN22
op1[10] => Add1.IN54
op1[10] => LessThan0.IN22
op1[10] => result.IN0
op1[11] => result.IN0
op1[11] => Add0.IN21
op1[11] => Add1.IN53
op1[11] => LessThan0.IN21
op1[11] => result.IN0
op1[12] => result.IN0
op1[12] => Add0.IN20
op1[12] => Add1.IN52
op1[12] => LessThan0.IN20
op1[12] => result.IN0
op1[13] => result.IN0
op1[13] => Add0.IN19
op1[13] => Add1.IN51
op1[13] => LessThan0.IN19
op1[13] => result.IN0
op1[14] => result.IN0
op1[14] => Add0.IN18
op1[14] => Add1.IN50
op1[14] => LessThan0.IN18
op1[14] => result.IN0
op1[15] => result.IN0
op1[15] => Add0.IN17
op1[15] => Add1.IN49
op1[15] => LessThan0.IN17
op1[15] => result.IN0
op1[16] => result.IN0
op1[16] => Add0.IN16
op1[16] => Add1.IN48
op1[16] => LessThan0.IN16
op1[16] => result.IN0
op1[17] => result.IN0
op1[17] => Add0.IN15
op1[17] => Add1.IN47
op1[17] => LessThan0.IN15
op1[17] => result.IN0
op1[18] => result.IN0
op1[18] => Add0.IN14
op1[18] => Add1.IN46
op1[18] => LessThan0.IN14
op1[18] => result.IN0
op1[19] => result.IN0
op1[19] => Add0.IN13
op1[19] => Add1.IN45
op1[19] => LessThan0.IN13
op1[19] => result.IN0
op1[20] => result.IN0
op1[20] => Add0.IN12
op1[20] => Add1.IN44
op1[20] => LessThan0.IN12
op1[20] => result.IN0
op1[21] => result.IN0
op1[21] => Add0.IN11
op1[21] => Add1.IN43
op1[21] => LessThan0.IN11
op1[21] => result.IN0
op1[22] => result.IN0
op1[22] => Add0.IN10
op1[22] => Add1.IN42
op1[22] => LessThan0.IN10
op1[22] => result.IN0
op1[23] => result.IN0
op1[23] => Add0.IN9
op1[23] => Add1.IN41
op1[23] => LessThan0.IN9
op1[23] => result.IN0
op1[24] => result.IN0
op1[24] => Add0.IN8
op1[24] => Add1.IN40
op1[24] => LessThan0.IN8
op1[24] => result.IN0
op1[25] => result.IN0
op1[25] => Add0.IN7
op1[25] => Add1.IN39
op1[25] => LessThan0.IN7
op1[25] => result.IN0
op1[26] => result.IN0
op1[26] => Add0.IN6
op1[26] => Add1.IN38
op1[26] => LessThan0.IN6
op1[26] => result.IN0
op1[27] => result.IN0
op1[27] => Add0.IN5
op1[27] => Add1.IN37
op1[27] => LessThan0.IN5
op1[27] => result.IN0
op1[28] => result.IN0
op1[28] => Add0.IN4
op1[28] => Add1.IN36
op1[28] => LessThan0.IN4
op1[28] => result.IN0
op1[29] => result.IN0
op1[29] => Add0.IN3
op1[29] => Add1.IN35
op1[29] => LessThan0.IN3
op1[29] => result.IN0
op1[30] => result.IN0
op1[30] => Add0.IN2
op1[30] => Add1.IN34
op1[30] => LessThan0.IN2
op1[30] => result.IN0
op1[31] => result.IN0
op1[31] => Add0.IN1
op1[31] => Add1.IN33
op1[31] => LessThan0.IN1
op1[31] => result.IN0
op2[0] => result.IN1
op2[0] => Add0.IN64
op2[0] => LessThan0.IN64
op2[0] => result.IN1
op2[0] => Add1.IN32
op2[1] => result.IN1
op2[1] => Add0.IN63
op2[1] => LessThan0.IN63
op2[1] => result.IN1
op2[1] => Add1.IN31
op2[2] => result.IN1
op2[2] => Add0.IN62
op2[2] => LessThan0.IN62
op2[2] => result.IN1
op2[2] => Add1.IN30
op2[3] => result.IN1
op2[3] => Add0.IN61
op2[3] => LessThan0.IN61
op2[3] => result.IN1
op2[3] => Add1.IN29
op2[4] => result.IN1
op2[4] => Add0.IN60
op2[4] => LessThan0.IN60
op2[4] => result.IN1
op2[4] => Add1.IN28
op2[5] => result.IN1
op2[5] => Add0.IN59
op2[5] => LessThan0.IN59
op2[5] => result.IN1
op2[5] => Add1.IN27
op2[6] => result.IN1
op2[6] => Add0.IN58
op2[6] => LessThan0.IN58
op2[6] => result.IN1
op2[6] => Add1.IN26
op2[7] => result.IN1
op2[7] => Add0.IN57
op2[7] => LessThan0.IN57
op2[7] => result.IN1
op2[7] => Add1.IN25
op2[8] => result.IN1
op2[8] => Add0.IN56
op2[8] => LessThan0.IN56
op2[8] => result.IN1
op2[8] => Add1.IN24
op2[9] => result.IN1
op2[9] => Add0.IN55
op2[9] => LessThan0.IN55
op2[9] => result.IN1
op2[9] => Add1.IN23
op2[10] => result.IN1
op2[10] => Add0.IN54
op2[10] => LessThan0.IN54
op2[10] => result.IN1
op2[10] => Add1.IN22
op2[11] => result.IN1
op2[11] => Add0.IN53
op2[11] => LessThan0.IN53
op2[11] => result.IN1
op2[11] => Add1.IN21
op2[12] => result.IN1
op2[12] => Add0.IN52
op2[12] => LessThan0.IN52
op2[12] => result.IN1
op2[12] => Add1.IN20
op2[13] => result.IN1
op2[13] => Add0.IN51
op2[13] => LessThan0.IN51
op2[13] => result.IN1
op2[13] => Add1.IN19
op2[14] => result.IN1
op2[14] => Add0.IN50
op2[14] => LessThan0.IN50
op2[14] => result.IN1
op2[14] => Add1.IN18
op2[15] => result.IN1
op2[15] => Add0.IN49
op2[15] => LessThan0.IN49
op2[15] => result.IN1
op2[15] => Add1.IN17
op2[16] => result.IN1
op2[16] => Add0.IN48
op2[16] => LessThan0.IN48
op2[16] => result.IN1
op2[16] => Add1.IN16
op2[17] => result.IN1
op2[17] => Add0.IN47
op2[17] => LessThan0.IN47
op2[17] => result.IN1
op2[17] => Add1.IN15
op2[18] => result.IN1
op2[18] => Add0.IN46
op2[18] => LessThan0.IN46
op2[18] => result.IN1
op2[18] => Add1.IN14
op2[19] => result.IN1
op2[19] => Add0.IN45
op2[19] => LessThan0.IN45
op2[19] => result.IN1
op2[19] => Add1.IN13
op2[20] => result.IN1
op2[20] => Add0.IN44
op2[20] => LessThan0.IN44
op2[20] => result.IN1
op2[20] => Add1.IN12
op2[21] => result.IN1
op2[21] => Add0.IN43
op2[21] => LessThan0.IN43
op2[21] => result.IN1
op2[21] => Add1.IN11
op2[22] => result.IN1
op2[22] => Add0.IN42
op2[22] => LessThan0.IN42
op2[22] => result.IN1
op2[22] => Add1.IN10
op2[23] => result.IN1
op2[23] => Add0.IN41
op2[23] => LessThan0.IN41
op2[23] => result.IN1
op2[23] => Add1.IN9
op2[24] => result.IN1
op2[24] => Add0.IN40
op2[24] => LessThan0.IN40
op2[24] => result.IN1
op2[24] => Add1.IN8
op2[25] => result.IN1
op2[25] => Add0.IN39
op2[25] => LessThan0.IN39
op2[25] => result.IN1
op2[25] => Add1.IN7
op2[26] => result.IN1
op2[26] => Add0.IN38
op2[26] => LessThan0.IN38
op2[26] => result.IN1
op2[26] => Add1.IN6
op2[27] => result.IN1
op2[27] => Add0.IN37
op2[27] => LessThan0.IN37
op2[27] => result.IN1
op2[27] => Add1.IN5
op2[28] => result.IN1
op2[28] => Add0.IN36
op2[28] => LessThan0.IN36
op2[28] => result.IN1
op2[28] => Add1.IN4
op2[29] => result.IN1
op2[29] => Add0.IN35
op2[29] => LessThan0.IN35
op2[29] => result.IN1
op2[29] => Add1.IN3
op2[30] => result.IN1
op2[30] => Add0.IN34
op2[30] => LessThan0.IN34
op2[30] => result.IN1
op2[30] => Add1.IN2
op2[31] => result.IN1
op2[31] => Add0.IN33
op2[31] => LessThan0.IN33
op2[31] => result.IN1
op2[31] => Add1.IN1
control[0] => Mux0.IN10
control[0] => Mux1.IN10
control[0] => Mux2.IN10
control[0] => Mux3.IN10
control[0] => Mux4.IN10
control[0] => Mux5.IN10
control[0] => Mux6.IN10
control[0] => Mux7.IN10
control[0] => Mux8.IN10
control[0] => Mux9.IN10
control[0] => Mux10.IN10
control[0] => Mux11.IN10
control[0] => Mux12.IN10
control[0] => Mux13.IN10
control[0] => Mux14.IN10
control[0] => Mux15.IN10
control[0] => Mux16.IN10
control[0] => Mux17.IN10
control[0] => Mux18.IN10
control[0] => Mux19.IN10
control[0] => Mux20.IN10
control[0] => Mux21.IN10
control[0] => Mux22.IN10
control[0] => Mux23.IN10
control[0] => Mux24.IN10
control[0] => Mux25.IN10
control[0] => Mux26.IN10
control[0] => Mux27.IN10
control[0] => Mux28.IN10
control[0] => Mux29.IN10
control[0] => Mux30.IN10
control[0] => Mux31.IN10
control[1] => Mux0.IN9
control[1] => Mux1.IN9
control[1] => Mux2.IN9
control[1] => Mux3.IN9
control[1] => Mux4.IN9
control[1] => Mux5.IN9
control[1] => Mux6.IN9
control[1] => Mux7.IN9
control[1] => Mux8.IN9
control[1] => Mux9.IN9
control[1] => Mux10.IN9
control[1] => Mux11.IN9
control[1] => Mux12.IN9
control[1] => Mux13.IN9
control[1] => Mux14.IN9
control[1] => Mux15.IN9
control[1] => Mux16.IN9
control[1] => Mux17.IN9
control[1] => Mux18.IN9
control[1] => Mux19.IN9
control[1] => Mux20.IN9
control[1] => Mux21.IN9
control[1] => Mux22.IN9
control[1] => Mux23.IN9
control[1] => Mux24.IN9
control[1] => Mux25.IN9
control[1] => Mux26.IN9
control[1] => Mux27.IN9
control[1] => Mux28.IN9
control[1] => Mux29.IN9
control[1] => Mux30.IN9
control[1] => Mux31.IN9
control[2] => Mux0.IN8
control[2] => Mux1.IN8
control[2] => Mux2.IN8
control[2] => Mux3.IN8
control[2] => Mux4.IN8
control[2] => Mux5.IN8
control[2] => Mux6.IN8
control[2] => Mux7.IN8
control[2] => Mux8.IN8
control[2] => Mux9.IN8
control[2] => Mux10.IN8
control[2] => Mux11.IN8
control[2] => Mux12.IN8
control[2] => Mux13.IN8
control[2] => Mux14.IN8
control[2] => Mux15.IN8
control[2] => Mux16.IN8
control[2] => Mux17.IN8
control[2] => Mux18.IN8
control[2] => Mux19.IN8
control[2] => Mux20.IN8
control[2] => Mux21.IN8
control[2] => Mux22.IN8
control[2] => Mux23.IN8
control[2] => Mux24.IN8
control[2] => Mux25.IN8
control[2] => Mux26.IN8
control[2] => Mux27.IN8
control[2] => Mux28.IN8
control[2] => Mux29.IN8
control[2] => Mux30.IN8
control[2] => Mux31.IN8
zero <= <GND>
result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Processor|ALUControl:fu_alucontrol
op[0] => Mux0.IN36
op[0] => Mux1.IN69
op[0] => Mux2.IN69
op[1] => Mux0.IN35
op[1] => Mux1.IN68
op[1] => Mux2.IN68
op[2] => Mux0.IN34
op[2] => Mux1.IN67
op[2] => Mux2.IN67
op[3] => Mux1.IN66
op[3] => Mux2.IN66
op[4] => Mux0.IN33
op[4] => Mux1.IN65
op[4] => Mux2.IN65
op[5] => Mux0.IN32
op[5] => Mux1.IN64
op[5] => Mux2.IN64
opalu[0] => Mux3.IN5
opalu[0] => Mux4.IN5
opalu[0] => Mux5.IN5
opalu[1] => Mux3.IN4
opalu[1] => Mux4.IN4
opalu[1] => Mux5.IN4
control[0] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
control[1] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
control[2] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE


|Processor|Memory:fu_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clken => clken.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|Processor|Memory:fu_memory|altsyncram:altsyncram_component
wren_a => altsyncram_dpj1:auto_generated.wren_a
rden_a => altsyncram_dpj1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dpj1:auto_generated.data_a[0]
data_a[1] => altsyncram_dpj1:auto_generated.data_a[1]
data_a[2] => altsyncram_dpj1:auto_generated.data_a[2]
data_a[3] => altsyncram_dpj1:auto_generated.data_a[3]
data_a[4] => altsyncram_dpj1:auto_generated.data_a[4]
data_a[5] => altsyncram_dpj1:auto_generated.data_a[5]
data_a[6] => altsyncram_dpj1:auto_generated.data_a[6]
data_a[7] => altsyncram_dpj1:auto_generated.data_a[7]
data_a[8] => altsyncram_dpj1:auto_generated.data_a[8]
data_a[9] => altsyncram_dpj1:auto_generated.data_a[9]
data_a[10] => altsyncram_dpj1:auto_generated.data_a[10]
data_a[11] => altsyncram_dpj1:auto_generated.data_a[11]
data_a[12] => altsyncram_dpj1:auto_generated.data_a[12]
data_a[13] => altsyncram_dpj1:auto_generated.data_a[13]
data_a[14] => altsyncram_dpj1:auto_generated.data_a[14]
data_a[15] => altsyncram_dpj1:auto_generated.data_a[15]
data_a[16] => altsyncram_dpj1:auto_generated.data_a[16]
data_a[17] => altsyncram_dpj1:auto_generated.data_a[17]
data_a[18] => altsyncram_dpj1:auto_generated.data_a[18]
data_a[19] => altsyncram_dpj1:auto_generated.data_a[19]
data_a[20] => altsyncram_dpj1:auto_generated.data_a[20]
data_a[21] => altsyncram_dpj1:auto_generated.data_a[21]
data_a[22] => altsyncram_dpj1:auto_generated.data_a[22]
data_a[23] => altsyncram_dpj1:auto_generated.data_a[23]
data_a[24] => altsyncram_dpj1:auto_generated.data_a[24]
data_a[25] => altsyncram_dpj1:auto_generated.data_a[25]
data_a[26] => altsyncram_dpj1:auto_generated.data_a[26]
data_a[27] => altsyncram_dpj1:auto_generated.data_a[27]
data_a[28] => altsyncram_dpj1:auto_generated.data_a[28]
data_a[29] => altsyncram_dpj1:auto_generated.data_a[29]
data_a[30] => altsyncram_dpj1:auto_generated.data_a[30]
data_a[31] => altsyncram_dpj1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dpj1:auto_generated.address_a[0]
address_a[1] => altsyncram_dpj1:auto_generated.address_a[1]
address_a[2] => altsyncram_dpj1:auto_generated.address_a[2]
address_a[3] => altsyncram_dpj1:auto_generated.address_a[3]
address_a[4] => altsyncram_dpj1:auto_generated.address_a[4]
address_a[5] => altsyncram_dpj1:auto_generated.address_a[5]
address_a[6] => altsyncram_dpj1:auto_generated.address_a[6]
address_a[7] => altsyncram_dpj1:auto_generated.address_a[7]
address_a[8] => altsyncram_dpj1:auto_generated.address_a[8]
address_a[9] => altsyncram_dpj1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dpj1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_dpj1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dpj1:auto_generated.q_a[0]
q_a[1] <= altsyncram_dpj1:auto_generated.q_a[1]
q_a[2] <= altsyncram_dpj1:auto_generated.q_a[2]
q_a[3] <= altsyncram_dpj1:auto_generated.q_a[3]
q_a[4] <= altsyncram_dpj1:auto_generated.q_a[4]
q_a[5] <= altsyncram_dpj1:auto_generated.q_a[5]
q_a[6] <= altsyncram_dpj1:auto_generated.q_a[6]
q_a[7] <= altsyncram_dpj1:auto_generated.q_a[7]
q_a[8] <= altsyncram_dpj1:auto_generated.q_a[8]
q_a[9] <= altsyncram_dpj1:auto_generated.q_a[9]
q_a[10] <= altsyncram_dpj1:auto_generated.q_a[10]
q_a[11] <= altsyncram_dpj1:auto_generated.q_a[11]
q_a[12] <= altsyncram_dpj1:auto_generated.q_a[12]
q_a[13] <= altsyncram_dpj1:auto_generated.q_a[13]
q_a[14] <= altsyncram_dpj1:auto_generated.q_a[14]
q_a[15] <= altsyncram_dpj1:auto_generated.q_a[15]
q_a[16] <= altsyncram_dpj1:auto_generated.q_a[16]
q_a[17] <= altsyncram_dpj1:auto_generated.q_a[17]
q_a[18] <= altsyncram_dpj1:auto_generated.q_a[18]
q_a[19] <= altsyncram_dpj1:auto_generated.q_a[19]
q_a[20] <= altsyncram_dpj1:auto_generated.q_a[20]
q_a[21] <= altsyncram_dpj1:auto_generated.q_a[21]
q_a[22] <= altsyncram_dpj1:auto_generated.q_a[22]
q_a[23] <= altsyncram_dpj1:auto_generated.q_a[23]
q_a[24] <= altsyncram_dpj1:auto_generated.q_a[24]
q_a[25] <= altsyncram_dpj1:auto_generated.q_a[25]
q_a[26] <= altsyncram_dpj1:auto_generated.q_a[26]
q_a[27] <= altsyncram_dpj1:auto_generated.q_a[27]
q_a[28] <= altsyncram_dpj1:auto_generated.q_a[28]
q_a[29] <= altsyncram_dpj1:auto_generated.q_a[29]
q_a[30] <= altsyncram_dpj1:auto_generated.q_a[30]
q_a[31] <= altsyncram_dpj1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Processor|Memory:fu_memory|altsyncram:altsyncram_component|altsyncram_dpj1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
clocken0 => ram_block1a16.ENA0
clocken0 => ram_block1a17.ENA0
clocken0 => ram_block1a18.ENA0
clocken0 => ram_block1a19.ENA0
clocken0 => ram_block1a20.ENA0
clocken0 => ram_block1a21.ENA0
clocken0 => ram_block1a22.ENA0
clocken0 => ram_block1a23.ENA0
clocken0 => ram_block1a24.ENA0
clocken0 => ram_block1a25.ENA0
clocken0 => ram_block1a26.ENA0
clocken0 => ram_block1a27.ENA0
clocken0 => ram_block1a28.ENA0
clocken0 => ram_block1a29.ENA0
clocken0 => ram_block1a30.ENA0
clocken0 => ram_block1a31.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


