library IEEE;
use IEEE, std_logic_1164, all;

entity get2_top is 
port {
 sw: in STD_logic_vector (1 downto 0);
 ld: out STD_logic_vector (5 downto 0);
};
end get2_top;

architecture get2_top of get2_top is
component get2_top
port{
 a: in STD_logic;
 b: in STD_logic;
 and_gate: out STD_logic;
 nand_gate: out STD_logic;
 or_gate:  out STD_logic;
 nor_gate:  out STD_logic;
 xor_gate:  out STD_logic;
 xnor_gate: out STD_logic
};
end component;
begin 
U1: gates2 port map {
   a => sw(1),
	b => sw(0),
	and_gate => ld (5),
	nand_gate => ld (4),
	or_gate => ld (3),
	nor_gate => ld (2)
	xor_gate => ld (1),
	xnor_gate => ld(0)
};
end get2_top;
