<dec f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='85' type='4'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1223' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1233' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1243' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19addSplitConstraintsEN4llvm17InterferenceCache6CursorERNS1_14BlockFrequencyE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1298' u='r' c='_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1304' u='r' c='_ZN12_GLOBAL__N_18RAGreedy21addThroughConstraintsEN4llvm17InterferenceCache6CursorENS1_8ArrayRefIjEE'/>
<doc f='llvm/llvm/lib/CodeGen/SpillPlacement.h' l='85'>///&lt; A register is impossible, variable must be spilled.</doc>
<use f='llvm/llvm/lib/CodeGen/SpillPlacement.cpp' l='144' c='_ZN4llvm14SpillPlacement4Node7addBiasENS_14BlockFrequencyENS0_16BorderConstraintE'/>
