

================================================================
== Vivado HLS Report for 'udpRxEngine'
================================================================
* Date:           Thu Aug  5 18:58:24 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        UDP_prj
* Solution:       ultrascale_plus
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 1.150 ns |   0.20 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 2.500 ns | 2.500 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       37|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      105|    -|
|Register             |        -|      -|     1259|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|     1259|      142|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_condition_103                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_154                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_191                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_193                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_198                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_223                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op64_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op71_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op74_write_state2    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op7_read_state1      |    and   |      0|  0|   2|           1|           1|
    |grp_nbreadreq_fu_136_p5           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln173_fu_255_p3            |  select  |      0|  0|   3|           1|           3|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |p_Result_s_fu_249_p2              |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  37|          18|          21|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_done                                    |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172  |  15|          3|    1|          3|
    |prevWord_data_V                            |   9|          2|  512|       1024|
    |prevWord_keep_V_1                          |   9|          2|   64|        128|
    |rxUdpDataIn_TDATA_blk_n                    |   9|          2|    1|          2|
    |ureDataPayload_V_blk_n                     |   9|          2|    1|          2|
    |ureDataPayload_V_din                       |  21|          4|  577|       2308|
    |ureMetaData_V_blk_n                        |   9|          2|    1|          2|
    |ure_state                                  |  15|          3|    2|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 105|         22| 1160|       3477|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+-----+----+-----+-----------+
    |                    Name                   |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                  |    1|   0|    1|          0|
    |ap_done_reg                                |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_last_V_3_reg_172  |    1|   0|    1|          0|
    |p_Result_237_1_i_i_reg_576                 |    8|   0|    8|          0|
    |p_Result_237_1_i_reg_596                   |    8|   0|    8|          0|
    |p_Result_237_2_i_i_reg_581                 |    8|   0|    8|          0|
    |p_Result_237_2_i_reg_601                   |    8|   0|    8|          0|
    |p_Result_237_3_i_i_reg_586                 |    8|   0|    8|          0|
    |p_Result_237_3_i_reg_606                   |    8|   0|    8|          0|
    |p_Result_237_i53_i_reg_591                 |    8|   0|    8|          0|
    |p_Result_237_i_i_reg_571                   |    8|   0|    8|          0|
    |p_Result_239_1_i1_reg_626                  |    8|   0|    8|          0|
    |p_Result_239_1_i_reg_616                   |    8|   0|    8|          0|
    |p_Result_239_i58_i_reg_611                 |    8|   0|    8|          0|
    |p_Result_239_i61_i_reg_621                 |    8|   0|    8|          0|
    |prevWord_data_V                            |  512|   0|  512|          0|
    |prevWord_keep_V_1                          |   64|   0|   64|          0|
    |reg_215                                    |  288|   0|  288|          0|
    |reg_219                                    |   36|   0|   36|          0|
    |tmp_5_reg_541                              |    1|   0|    1|          0|
    |tmp_last_V_reg_567                         |    1|   0|    1|          0|
    |tmp_reg_563                                |    1|   0|    1|          0|
    |trunc_ln647_10_reg_553                     |   28|   0|   28|          0|
    |trunc_ln647_reg_548                        |  224|   0|  224|          0|
    |ure_state                                  |    2|   0|    2|          0|
    |ure_state_load_reg_537                     |    2|   0|    2|          0|
    +-------------------------------------------+-----+----+-----+-----------+
    |Total                                      | 1259|   0| 1259|          0|
    +-------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |    udpRxEngine   | return value |
|rxUdpDataIn_TVALID       |  in |    1|    axis    |  DataIn_V_data_V |    pointer   |
|rxUdpDataIn_TDATA        |  in |  512|    axis    |  DataIn_V_data_V |    pointer   |
|ureDataPayload_V_din     | out |  577|   ap_fifo  | ureDataPayload_V |    pointer   |
|ureDataPayload_V_full_n  |  in |    1|   ap_fifo  | ureDataPayload_V |    pointer   |
|ureDataPayload_V_write   | out |    1|   ap_fifo  | ureDataPayload_V |    pointer   |
|ureMetaData_V_din        | out |   97|   ap_fifo  |   ureMetaData_V  |    pointer   |
|ureMetaData_V_full_n     |  in |    1|   ap_fifo  |   ureMetaData_V  |    pointer   |
|ureMetaData_V_write      | out |    1|   ap_fifo  |   ureMetaData_V  |    pointer   |
|rxUdpDataIn_TREADY       | out |    1|    axis    |  DataIn_V_last_V |    pointer   |
|rxUdpDataIn_TLAST        |  in |    1|    axis    |  DataIn_V_last_V |    pointer   |
|rxUdpDataIn_TKEEP        |  in |   64|    axis    |  DataIn_V_keep_V |    pointer   |
+-------------------------+-----+-----+------------+------------------+--------------+

