

================================================================
== Vivado HLS Report for 'conv1'
================================================================
* Date:           Tue Dec 11 23:30:56 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8799793|  8799793|  8799793|  8799793|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  8799792|  8799792|    366658|          -|          -|    24|    no    |
        | + Loop 1.1                  |   366656|   366656|     11458|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1              |    11456|    11456|       358|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1          |      348|      348|       116|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |      114|      114|        38|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       36|       36|        12|          -|          -|     3|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     905|    493|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    236|
|Register         |        -|      -|     506|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1825|   1679|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_U1  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_U3  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_U2  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |ci_8_fu_350_p2       |     +    |      0|   11|   8|           2|           1|
    |co_23_fu_240_p2      |     +    |      0|   20|  10|           5|           1|
    |h_23_fu_299_p2       |     +    |      0|   23|  11|           6|           1|
    |m_7_fu_418_p2        |     +    |      0|   11|   8|           2|           1|
    |n_7_fu_529_p2        |     +    |      0|   11|   8|           2|           1|
    |tmp4_fu_471_p2       |     +    |      0|   11|   8|           2|           2|
    |tmp5_fu_544_p2       |     +    |      0|   11|   8|           2|           2|
    |tmp_115_fu_481_p2    |     +    |      0|   26|  12|           7|           7|
    |tmp_118_fu_554_p2    |     +    |      0|   26|  12|           7|           7|
    |tmp_197_fu_309_p2    |     +    |      0|   38|  16|          11|          11|
    |tmp_198_fu_403_p2    |     +    |      0|   53|  21|          16|          16|
    |tmp_200_fu_372_p2    |     +    |      0|   32|  14|           9|           9|
    |tmp_202_fu_428_p2    |     +    |      0|  197|  69|          64|          64|
    |tmp_204_fu_490_p2    |     +    |      0|   29|  13|           8|           8|
    |tmp_205_fu_539_p2    |     +    |      0|   38|  16|          11|          11|
    |tmp_206_fu_579_p2    |     +    |      0|   44|  18|          13|          13|
    |w_23_fu_332_p2       |     +    |      0|   23|  11|           6|           1|
    |tmp_109_fu_338_p2    |     -    |      0|   23|  11|           1|           6|
    |tmp_113_fu_455_p2    |     -    |      0|   14|   9|           1|           3|
    |tmp_195_fu_267_p2    |     -    |      0|   29|  13|           8|           8|
    |tmp_201_fu_393_p2    |     -    |      0|  197|  69|          64|          64|
    |tmp_203_fu_449_p2    |     -    |      0|   38|  16|          11|          11|
    |sel_tmp2_fu_605_p2   |    and   |      0|    0|   2|           1|           1|
    |tmp6_fu_597_p2       |    and   |      0|    0|   2|           1|           1|
    |tmp7_fu_601_p2       |    and   |      0|    0|   2|           1|           1|
    |tmp_40_fu_654_p2     |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_412_p2  |   icmp   |      0|    0|   1|           2|           2|
    |exitcond2_fu_344_p2  |   icmp   |      0|    0|   1|           2|           2|
    |exitcond3_fu_326_p2  |   icmp   |      0|    0|   4|           6|           7|
    |exitcond4_fu_293_p2  |   icmp   |      0|    0|   4|           6|           7|
    |exitcond5_fu_234_p2  |   icmp   |      0|    0|   2|           5|           5|
    |exitcond_fu_523_p2   |   icmp   |      0|    0|   1|           2|           2|
    |icmp5_fu_569_p2      |   icmp   |      0|    0|   1|           2|           1|
    |icmp_fu_513_p2       |   icmp   |      0|    0|   1|           2|           1|
    |notlhs1_fu_636_p2    |   icmp   |      0|    0|   4|           8|           2|
    |notlhs_fu_584_p2     |   icmp   |      0|    0|   3|           6|           6|
    |notrhs1_fu_642_p2    |   icmp   |      0|    0|  13|          23|           1|
    |tmp_114_fu_465_p2    |   icmp   |      0|    0|   3|           6|           6|
    |tmp_38_fu_648_p2     |    or    |      0|    0|   2|           1|           1|
    |output_r_d0          |  select  |      0|    0|  32|           1|          32|
    |tmp_121_fu_611_p3    |  select  |      0|    0|  32|           1|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0|  905| 493|         335|         359|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  125|         27|    1|         27|
    |ci_reg_162     |    9|          2|    2|          4|
    |co_reg_115     |    9|          2|    5|         10|
    |grp_fu_219_p0  |   15|          3|   32|         96|
    |grp_fu_219_p1  |   15|          3|   32|         96|
    |h_reg_126      |    9|          2|    6|         12|
    |m_reg_185      |    9|          2|    2|          4|
    |n_reg_208      |    9|          2|    2|          4|
    |sum_1_reg_173  |    9|          2|   32|         64|
    |sum_2_reg_196  |    9|          2|   32|         64|
    |sum_reg_150    |    9|          2|   32|         64|
    |w_reg_138      |    9|          2|    6|         12|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  236|         51|  184|        457|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  26|   0|   26|          0|
    |bias_addr_reg_689     |   5|   0|    5|          0|
    |bias_load_reg_839     |  32|   0|   32|          0|
    |ci_8_reg_733          |   2|   0|    2|          0|
    |ci_reg_162            |   2|   0|    2|          0|
    |co_23_reg_674         |   5|   0|    5|          0|
    |co_reg_115            |   5|   0|    5|          0|
    |h_23_reg_702          |   6|   0|    6|          0|
    |h_cast_reg_694        |   6|   0|    7|          1|
    |h_reg_126             |   6|   0|    6|          0|
    |icmp5_reg_794         |   1|   0|    1|          0|
    |icmp_reg_776          |   1|   0|    1|          0|
    |m_7_reg_756           |   2|   0|    2|          0|
    |m_reg_185             |   2|   0|    2|          0|
    |n_7_reg_784           |   2|   0|    2|          0|
    |n_reg_208             |   2|   0|    2|          0|
    |notlhs_reg_804        |   1|   0|    1|          0|
    |result_reg_844        |  32|   0|   32|          0|
    |sum_1_reg_173         |  32|   0|   32|          0|
    |sum_2_reg_196         |  32|   0|   32|          0|
    |sum_reg_150           |  32|   0|   32|          0|
    |tmp_109_reg_725       |   6|   0|    6|          0|
    |tmp_114_reg_766       |   1|   0|    1|          0|
    |tmp_121_reg_824       |  32|   0|   32|          0|
    |tmp_122_reg_829       |  32|   0|   32|          0|
    |tmp_198_reg_748       |  16|   0|   16|          0|
    |tmp_201_reg_743       |  64|   0|   64|          0|
    |tmp_203_reg_761       |  11|   0|   11|          0|
    |tmp_205_reg_789       |  11|   0|   11|          0|
    |tmp_206_reg_799       |  13|   0|   13|          0|
    |tmp_343_cast_reg_679  |   9|   0|    9|          0|
    |tmp_345_cast_reg_684  |   5|   0|   11|          6|
    |tmp_348_cast_reg_707  |  11|   0|   16|          5|
    |tmp_351_cast_reg_738  |   2|   0|    8|          6|
    |tmp_360_cast_reg_771  |   8|   0|   13|          5|
    |tmp_39_reg_851        |   1|   0|    1|          0|
    |w_23_reg_720          |   6|   0|    6|          0|
    |w_cast_reg_712        |   6|   0|    7|          1|
    |w_reg_138             |   6|   0|    6|          0|
    |weight_load_reg_819   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 506|   0|  530|         24|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv1    | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|weight_address0    | out |   10|  ap_memory |    weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |    weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |    weight    |     array    |
|bias_address0      | out |    5|  ap_memory |     bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |     bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |     bias     |     array    |
|output_r_address0  | out |   15|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

