module register_bank( input clk,
input[4:0]rs1_address,
input[4:0]rs2_address,
input[4:0]rd_address,
input[31:0] rd,
output reg [31:0]rs1,
output reg [31:0]rs2);
reg [31:0] reg_b[0:31];
always @(posedge clk)begin
reg_b[0]=32’h0000000F;
reg_b[1]=32’h0000000C;
reg_b[4]=32’hFF0000FF;
reg_b[5]=32’h00000004;
reg_b[7]=32’h7000000F;
reg_b[8]=32’hF000000;
rs1 = reg_b[rs1_address];
rs2 = reg_b[rs2_address];
reg_b[rd_address] = rd;
end
endmodule