sys = {
    cores = {
        simpleCore = {
            type = "Simple";
	    cores = 2;
            dcache = "l1d";
            icache = "l1i";
        };
	
    };

    lineSize = 64;
    frequency = 1400;

    caches = {
        l1d = {
            size = 16384;
	    caches = 2
	    array = {
                type = "SetAssoc";
                ways = 4;
            };
        };
        l1i = {
            size = 65536;
	    caches = 2
        };
        l2 = {
            caches = 1;
            size = 1048576;
            children = "l1i|l1d";  // interleave
	    latency = 20
	    array = {
                type = "SetAssoc";
                ways = 16;
            };
        };
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    blockingSyscalls = false;
    logToFile = true;
};
process0 = {
    command = "/home/imanies/extPkgs/testExe/Tembre/mibench/automotive/susan/susan /home/imanies/extPkgs/testExe/Tembre/mibench/automotive/susan/input_small.pgm output_small.smoothing.pgm -s";
};
