#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe683604180 .scope module, "CPU" "CPU" 2 28;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
L_0x7fe683628ae0 .functor AND 1, L_0x7fe683628a40, v0x7fe6836163c0_0, C4<1>, C4<1>;
v0x7fe683625330_0 .net "ALUCtrlSig", 2 0, v0x7fe683615150_0;  1 drivers
v0x7fe683625420_0 .net "ALUOp", 1 0, v0x7fe683616260_0;  1 drivers
v0x7fe6836254b0_0 .net "ALUSrc", 0 0, v0x7fe683616320_0;  1 drivers
v0x7fe683625580_0 .net/s "ALUoperand1", 31 0, v0x7fe68361cfa0_0;  1 drivers
v0x7fe683625650_0 .net/s "ALUoperand2", 31 0, L_0x7fe68362bea0;  1 drivers
v0x7fe683625760_0 .net "BranchTarget", 31 0, v0x7fe683615e00_0;  1 drivers
v0x7fe683625830_0 .net "ForwardA", 1 0, v0x7fe683617cb0_0;  1 drivers
v0x7fe683625900_0 .net "ForwardB", 1 0, v0x7fe683617d70_0;  1 drivers
v0x7fe6836259d0_0 .net "IFpcvalue", 31 0, v0x7fe68361b360_0;  1 drivers
v0x7fe683625ae0_0 .net "MemRead", 0 0, v0x7fe683616450_0;  1 drivers
v0x7fe683625bb0_0 .net "MemWrite", 0 0, v0x7fe6836164f0_0;  1 drivers
v0x7fe683625c80_0 .net "MemtoReg", 0 0, v0x7fe6836165d0_0;  1 drivers
v0x7fe683625d50_0 .net "NoOp", 0 0, L_0x7fe68362b070;  1 drivers
v0x7fe683625e20_0 .net "PCMUXvalue", 31 0, L_0x7fe683628b90;  1 drivers
v0x7fe683625eb0_0 .net "PCWrite", 0 0, L_0x7fe68362ae20;  1 drivers
v0x7fe683625f80_0 .net "RegWrite", 0 0, v0x7fe6836167c0_0;  1 drivers
v0x7fe683626050_0 .net "Sext_immed", 31 0, L_0x7fe68362b7c0;  1 drivers
v0x7fe683626220_0 .net "Stall", 0 0, L_0x7fe68362b3c0;  1 drivers
v0x7fe6836262b0_0 .net *"_ivl_17", 6 0, L_0x7fe68362b990;  1 drivers
v0x7fe683626340_0 .net *"_ivl_19", 2 0, L_0x7fe68362ba30;  1 drivers
v0x7fe6836263d0_0 .net *"_ivl_2", 0 0, L_0x7fe683628a40;  1 drivers
v0x7fe683626460_0 .net "addr", 31 0, v0x7fe68361ec10_0;  1 drivers
o0x7fe683542878 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe683626570_0 .net "clk_i", 0 0, o0x7fe683542878;  0 drivers
L_0x7fe683573008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe683626700_0 .net "const4", 31 0, L_0x7fe683573008;  1 drivers
v0x7fe683619640_0 .net/s "data1", 31 0, L_0x7fe6836298d0;  1 drivers
v0x7fe683626790_0 .net/s "data2", 31 0, L_0x7fe68362a1e0;  1 drivers
v0x7fe683626820_0 .net "dcache_to_mem_addr", 31 0, L_0x7fe68362d240;  1 drivers
v0x7fe6836268b0_0 .net "dcache_to_mem_data", 255 0, L_0x7fe68362d390;  1 drivers
v0x7fe683626940_0 .net "dcache_to_mem_enable", 0 0, L_0x7fe68362cdd0;  1 drivers
v0x7fe6836269d0_0 .net "dcache_to_mem_write", 0 0, L_0x7fe68362d4d0;  1 drivers
v0x7fe683626a60_0 .net "exALUOp", 1 0, v0x7fe683619af0_0;  1 drivers
v0x7fe683626b30_0 .net/s "exALUResult", 31 0, v0x7fe6836148d0_0;  1 drivers
v0x7fe683626c00_0 .net "exALUSrc", 0 0, v0x7fe683619b80_0;  1 drivers
v0x7fe683626120_0 .net/s "exImm", 31 0, v0x7fe683619c10_0;  1 drivers
v0x7fe683626ed0_0 .net "exMemRead", 0 0, v0x7fe683619ca0_0;  1 drivers
v0x7fe683626f60_0 .net "exMemWrite", 0 0, v0x7fe683619db0_0;  1 drivers
v0x7fe683627030_0 .net "exMemtoreg", 0 0, v0x7fe683619e40_0;  1 drivers
v0x7fe683627100_0 .net "exRd", 4 0, v0x7fe683619ed0_0;  1 drivers
v0x7fe683627190_0 .net "exRegWrite", 0 0, v0x7fe683619fa0_0;  1 drivers
v0x7fe683627260_0 .net/s "exdata1", 31 0, v0x7fe68361a0b0_0;  1 drivers
v0x7fe6836272f0_0 .net/s "exdata2", 31 0, v0x7fe68361a140_0;  1 drivers
v0x7fe6836273c0_0 .net "exfunc10", 9 0, v0x7fe68361a1d0_0;  1 drivers
v0x7fe683627490_0 .net/s "expreALUd2", 31 0, v0x7fe68361d630_0;  1 drivers
v0x7fe683627520_0 .net "exrs1", 4 0, v0x7fe68361a260_0;  1 drivers
v0x7fe6836275f0_0 .net "exrs2", 4 0, v0x7fe68361a2f0_0;  1 drivers
v0x7fe6836276c0_0 .net "ext_immed", 31 0, L_0x7fe68362a9c0;  1 drivers
v0x7fe683627750_0 .net "instr", 31 0, L_0x7fe683628fd0;  1 drivers
v0x7fe6836277e0_0 .net "instr_2", 31 0, v0x7fe68361b650_0;  1 drivers
v0x7fe6836278b0_0 .net "isBranch", 0 0, v0x7fe6836163c0_0;  1 drivers
v0x7fe683627940_0 .net/s "memALUResult", 31 0, v0x7fe6836172b0_0;  1 drivers
v0x7fe6836279d0_0 .net/s "memDCdata", 31 0, L_0x7fe68362c460;  1 drivers
v0x7fe683627aa0_0 .net "memMemRead", 0 0, v0x7fe6836173c0_0;  1 drivers
v0x7fe683627b70_0 .net "memMemWrite", 0 0, v0x7fe683617460_0;  1 drivers
v0x7fe683627c40_0 .net "memMemtoReg", 0 0, v0x7fe683617500_0;  1 drivers
v0x7fe683627d10_0 .net "memRd", 4 0, v0x7fe6836175a0_0;  1 drivers
v0x7fe683627da0_0 .net "memRegWrite", 0 0, v0x7fe683617650_0;  1 drivers
v0x7fe683627e30_0 .net "memStall", 0 0, L_0x7fe68362c370;  1 drivers
o0x7fe683545f08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe683627ec0_0 .net "mem_ack_i", 0 0, o0x7fe683545f08;  0 drivers
o0x7fe683545f38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe683627f50_0 .net "mem_addr_o", 31 0, o0x7fe683545f38;  0 drivers
o0x7fe683545f68 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe683627fe0_0 .net "mem_data_i", 255 0, o0x7fe683545f68;  0 drivers
o0x7fe683545f98 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe683628070_0 .net "mem_data_o", 255 0, o0x7fe683545f98;  0 drivers
o0x7fe683545fc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe683628100_0 .net "mem_enable_o", 0 0, o0x7fe683545fc8;  0 drivers
o0x7fe6835458d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe683628190_0 .net "mem_to_dcache_ack", 0 0, o0x7fe6835458d8;  0 drivers
o0x7fe683545938 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fe683628220_0 .net "mem_to_dcache_data", 255 0, o0x7fe683545938;  0 drivers
o0x7fe683545ff8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe6836282b0_0 .net "mem_write_o", 0 0, o0x7fe683545ff8;  0 drivers
v0x7fe683626c90_0 .net/s "mempreALUd2", 31 0, v0x7fe683617790_0;  1 drivers
o0x7fe6835446d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe683626d60_0 .net "rst_i", 0 0, o0x7fe6835446d8;  0 drivers
o0x7fe683544738 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe683626df0_0 .net "start_i", 0 0, o0x7fe683544738;  0 drivers
v0x7fe683628340_0 .net "toFlush", 0 0, L_0x7fe683628ae0;  1 drivers
v0x7fe683628410_0 .net "update_addr", 31 0, v0x7fe683615870_0;  1 drivers
v0x7fe6836284e0_0 .net/s "wbALUResult", 31 0, v0x7fe68361c880_0;  1 drivers
v0x7fe6836285b0_0 .net/s "wbDMdata", 31 0, v0x7fe68361c910_0;  1 drivers
v0x7fe683628680_0 .net "wbMemtoReg", 0 0, v0x7fe68361ca20_0;  1 drivers
v0x7fe683628750_0 .net "wbRd", 4 0, v0x7fe68361cab0_0;  1 drivers
v0x7fe6836287e0_0 .net "wbRegWrite", 0 0, v0x7fe68361cb60_0;  1 drivers
v0x7fe683628870_0 .net/s "wbWriteData", 31 0, L_0x7fe68362d8a0;  1 drivers
L_0x7fe683628a40 .cmp/eq 32, L_0x7fe6836298d0, L_0x7fe68362a1e0;
L_0x7fe683629080 .part v0x7fe68361b650_0, 0, 7;
L_0x7fe68362a300 .part v0x7fe68361b650_0, 15, 5;
L_0x7fe68362a4a0 .part v0x7fe68361b650_0, 20, 5;
L_0x7fe68362b4e0 .part v0x7fe68361b650_0, 15, 5;
L_0x7fe68362b680 .part v0x7fe68361b650_0, 20, 5;
L_0x7fe68362b990 .part v0x7fe68361b650_0, 25, 7;
L_0x7fe68362ba30 .part v0x7fe68361b650_0, 12, 3;
L_0x7fe68362bad0 .concat [ 3 7 0 0], L_0x7fe68362ba30, L_0x7fe68362b990;
L_0x7fe68362bc60 .part v0x7fe68361b650_0, 15, 5;
L_0x7fe68362bd00 .part v0x7fe68361b650_0, 20, 5;
L_0x7fe68362be00 .part v0x7fe68361b650_0, 7, 5;
S_0x7fe683604430 .scope module, "ALU" "ALU" 2 257, 3 13 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe6836046a0_0 .net "ALUCtrl_i", 2 0, v0x7fe683615150_0;  alias, 1 drivers
v0x7fe683614760_0 .net/s "data1_i", 31 0, v0x7fe68361cfa0_0;  alias, 1 drivers
v0x7fe683614810_0 .net/s "data2_i", 31 0, L_0x7fe68362bea0;  alias, 1 drivers
v0x7fe6836148d0_0 .var/s "data_o", 31 0;
E_0x7fe683604650 .event edge, v0x7fe6836046a0_0, v0x7fe683614760_0, v0x7fe683614810_0;
S_0x7fe6836149e0 .scope module, "ALU_Control" "ALU_Control" 2 248, 4 2 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
P_0x7fe683614bb0 .param/l "ADD" 0 4 12, C4<011>;
P_0x7fe683614bf0 .param/l "AND" 0 4 9, C4<000>;
P_0x7fe683614c30 .param/l "LS" 0 4 18, C4<011>;
P_0x7fe683614c70 .param/l "MUL" 0 4 14, C4<101>;
P_0x7fe683614cb0 .param/l "NoOp" 0 4 19, C4<110>;
P_0x7fe683614cf0 .param/l "SLL" 0 4 11, C4<010>;
P_0x7fe683614d30 .param/l "SRAI" 0 4 15, C4<111>;
P_0x7fe683614d70 .param/l "SUB" 0 4 13, C4<100>;
P_0x7fe683614db0 .param/l "XOR" 0 4 10, C4<001>;
v0x7fe683615150_0 .var "ALUCtrl_o", 2 0;
v0x7fe683615220_0 .net "ALUOp_i", 1 0, v0x7fe683619af0_0;  alias, 1 drivers
v0x7fe6836152c0_0 .net "funct_i", 9 0, v0x7fe68361a1d0_0;  alias, 1 drivers
E_0x7fe683615110 .event edge, v0x7fe683615220_0, v0x7fe6836152c0_0;
S_0x7fe6836153d0 .scope module, "Add_PC" "Adder" 2 112, 5 3 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fe683615640_0 .net "data1_i", 31 0, v0x7fe68361ec10_0;  alias, 1 drivers
v0x7fe683615700_0 .net "data2_i", 31 0, L_0x7fe683573008;  alias, 1 drivers
v0x7fe6836157b0_0 .net "data_o", 31 0, v0x7fe683615870_0;  alias, 1 drivers
v0x7fe683615870_0 .var "data_o_reg", 31 0;
E_0x7fe683615600 .event edge, v0x7fe683615640_0, v0x7fe683615700_0;
S_0x7fe683615970 .scope module, "Bh_Adder" "Adder" 2 183, 5 3 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fe683615bd0_0 .net "data1_i", 31 0, v0x7fe68361b360_0;  alias, 1 drivers
v0x7fe683615c90_0 .net "data2_i", 31 0, L_0x7fe68362b7c0;  alias, 1 drivers
v0x7fe683615d40_0 .net "data_o", 31 0, v0x7fe683615e00_0;  alias, 1 drivers
v0x7fe683615e00_0 .var "data_o_reg", 31 0;
E_0x7fe683615b80 .event edge, v0x7fe683615bd0_0, v0x7fe683615c90_0;
S_0x7fe683615f00 .scope module, "Control" "Control" 2 142, 6 2 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fe683616260_0 .var "ALUOp_o", 1 0;
v0x7fe683616320_0 .var "ALUSrc_o", 0 0;
v0x7fe6836163c0_0 .var "Branch_o", 0 0;
v0x7fe683616450_0 .var "MemRead_o", 0 0;
v0x7fe6836164f0_0 .var "MemWrite_o", 0 0;
v0x7fe6836165d0_0 .var "MemtoReg_o", 0 0;
v0x7fe683616670_0 .net "NoOp_i", 0 0, L_0x7fe68362b070;  alias, 1 drivers
v0x7fe683616710_0 .net "Op_i", 6 0, L_0x7fe683629080;  1 drivers
v0x7fe6836167c0_0 .var "RegWrite_o", 0 0;
E_0x7fe683616230 .event edge, v0x7fe683616710_0, v0x7fe683616670_0;
S_0x7fe6836169a0 .scope module, "EXMEM" "EXMEM" 2 265, 7 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "exRegWrite";
    .port_info 3 /INPUT 1 "exMemtoReg";
    .port_info 4 /INPUT 1 "exMemRead";
    .port_info 5 /INPUT 1 "exMemWrite";
    .port_info 6 /INPUT 32 "exALUresult";
    .port_info 7 /INPUT 32 "expreALUd2";
    .port_info 8 /INPUT 5 "exRd";
    .port_info 9 /OUTPUT 1 "memRegWrite";
    .port_info 10 /OUTPUT 1 "memMemtoReg";
    .port_info 11 /OUTPUT 1 "memMemRead";
    .port_info 12 /OUTPUT 1 "memMemWrite";
    .port_info 13 /OUTPUT 32 "memALUresult";
    .port_info 14 /OUTPUT 32 "mempreALUd2";
    .port_info 15 /OUTPUT 5 "memRd";
v0x7fe683616d20_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe683616dd0_0 .net "exALUresult", 31 0, v0x7fe6836148d0_0;  alias, 1 drivers
v0x7fe683616e90_0 .net "exMemRead", 0 0, v0x7fe683619ca0_0;  alias, 1 drivers
v0x7fe683616f40_0 .net "exMemWrite", 0 0, v0x7fe683619db0_0;  alias, 1 drivers
v0x7fe683616fd0_0 .net "exMemtoReg", 0 0, v0x7fe683619e40_0;  alias, 1 drivers
v0x7fe6836170b0_0 .net "exRd", 4 0, v0x7fe683619ed0_0;  alias, 1 drivers
v0x7fe683617160_0 .net "exRegWrite", 0 0, v0x7fe683619fa0_0;  alias, 1 drivers
v0x7fe683617200_0 .net "expreALUd2", 31 0, v0x7fe68361d630_0;  alias, 1 drivers
v0x7fe6836172b0_0 .var "memALUresult", 31 0;
v0x7fe6836173c0_0 .var "memMemRead", 0 0;
v0x7fe683617460_0 .var "memMemWrite", 0 0;
v0x7fe683617500_0 .var "memMemtoReg", 0 0;
v0x7fe6836175a0_0 .var "memRd", 4 0;
v0x7fe683617650_0 .var "memRegWrite", 0 0;
v0x7fe6836176f0_0 .net "memStall_i", 0 0, L_0x7fe68362c370;  alias, 1 drivers
v0x7fe683617790_0 .var "mempreALUd2", 31 0;
E_0x7fe683616580 .event posedge, v0x7fe683616d20_0;
S_0x7fe6836179c0 .scope module, "FW" "FWUnit" 2 343, 8 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memRegWrite_i";
    .port_info 1 /INPUT 5 "memRd_i";
    .port_info 2 /INPUT 1 "wbRegWrite_i";
    .port_info 3 /INPUT 5 "wbRd_i";
    .port_info 4 /INPUT 5 "exRs1_i";
    .port_info 5 /INPUT 5 "exRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fe683617cb0_0 .var "ForwardA_o", 1 0;
v0x7fe683617d70_0 .var "ForwardB_o", 1 0;
v0x7fe683617e10_0 .net "exRs1_i", 4 0, v0x7fe68361a260_0;  alias, 1 drivers
v0x7fe683617ea0_0 .net "exRs2_i", 4 0, v0x7fe68361a2f0_0;  alias, 1 drivers
v0x7fe683617f30_0 .net "memRd_i", 4 0, v0x7fe6836175a0_0;  alias, 1 drivers
v0x7fe683618000_0 .net "memRegWrite_i", 0 0, v0x7fe683617650_0;  alias, 1 drivers
v0x7fe6836180b0_0 .net "wbRd_i", 4 0, v0x7fe68361cab0_0;  alias, 1 drivers
v0x7fe683618140_0 .net "wbRegWrite_i", 0 0, v0x7fe68361cb60_0;  alias, 1 drivers
E_0x7fe683617c40/0 .event edge, v0x7fe683617650_0, v0x7fe6836175a0_0, v0x7fe683617e10_0, v0x7fe683618140_0;
E_0x7fe683617c40/1 .event edge, v0x7fe6836180b0_0, v0x7fe683617ea0_0;
E_0x7fe683617c40 .event/or E_0x7fe683617c40/0, E_0x7fe683617c40/1;
S_0x7fe683618290 .scope module, "HzDetectionUnit" "HzDetectionUnit" 2 168, 9 2 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXMemRead_i";
    .port_info 1 /INPUT 5 "EXRd_i";
    .port_info 2 /INPUT 5 "IDRs1_i";
    .port_info 3 /INPUT 5 "IDRs2_i";
    .port_info 4 /OUTPUT 1 "NoOp_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
L_0x7fe683573290 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fe68362ad50 .functor XNOR 1, v0x7fe683619380_0, L_0x7fe683573290, C4<0>, C4<0>;
L_0x7fe683573368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fe68362af80 .functor XNOR 1, v0x7fe683619380_0, L_0x7fe683573368, C4<0>, C4<0>;
L_0x7fe683573440 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fe68362b1d0 .functor XNOR 1, v0x7fe683619380_0, L_0x7fe683573440, C4<0>, C4<0>;
v0x7fe683618560_0 .net "EXMemRead_i", 0 0, v0x7fe683619ca0_0;  alias, 1 drivers
v0x7fe683618620_0 .net "EXRd_i", 4 0, v0x7fe683619ed0_0;  alias, 1 drivers
v0x7fe6836186d0_0 .net "IDRs1_i", 4 0, L_0x7fe68362b4e0;  1 drivers
v0x7fe683618780_0 .net "IDRs2_i", 4 0, L_0x7fe68362b680;  1 drivers
v0x7fe683618830_0 .net "NoOp_o", 0 0, L_0x7fe68362b070;  alias, 1 drivers
v0x7fe683618900_0 .net "PCWrite_o", 0 0, L_0x7fe68362ae20;  alias, 1 drivers
v0x7fe683618990_0 .net "Stall_o", 0 0, L_0x7fe68362b3c0;  alias, 1 drivers
v0x7fe683618a30_0 .net/2u *"_ivl_0", 0 0, L_0x7fe683573290;  1 drivers
v0x7fe683618ae0_0 .net/2u *"_ivl_10", 0 0, L_0x7fe683573368;  1 drivers
v0x7fe683618c10_0 .net *"_ivl_12", 0 0, L_0x7fe68362af80;  1 drivers
L_0x7fe6835733b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe683618cb0_0 .net/2u *"_ivl_14", 0 0, L_0x7fe6835733b0;  1 drivers
L_0x7fe6835733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe683618d60_0 .net/2u *"_ivl_16", 0 0, L_0x7fe6835733f8;  1 drivers
v0x7fe683618e10_0 .net *"_ivl_2", 0 0, L_0x7fe68362ad50;  1 drivers
v0x7fe683618eb0_0 .net/2u *"_ivl_20", 0 0, L_0x7fe683573440;  1 drivers
v0x7fe683618f60_0 .net *"_ivl_22", 0 0, L_0x7fe68362b1d0;  1 drivers
L_0x7fe683573488 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe683619000_0 .net/2u *"_ivl_24", 0 0, L_0x7fe683573488;  1 drivers
L_0x7fe6835734d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe6836190b0_0 .net/2u *"_ivl_26", 0 0, L_0x7fe6835734d0;  1 drivers
L_0x7fe6835732d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe683619240_0 .net/2u *"_ivl_4", 0 0, L_0x7fe6835732d8;  1 drivers
L_0x7fe683573320 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe6836192d0_0 .net/2u *"_ivl_6", 0 0, L_0x7fe683573320;  1 drivers
v0x7fe683619380_0 .var "flag", 0 0;
E_0x7fe683618500 .event edge, v0x7fe683616e90_0, v0x7fe6836186d0_0, v0x7fe6836170b0_0, v0x7fe683618780_0;
L_0x7fe68362ae20 .functor MUXZ 1, L_0x7fe683573320, L_0x7fe6835732d8, L_0x7fe68362ad50, C4<>;
L_0x7fe68362b070 .functor MUXZ 1, L_0x7fe6835733f8, L_0x7fe6835733b0, L_0x7fe68362af80, C4<>;
L_0x7fe68362b3c0 .functor MUXZ 1, L_0x7fe6835734d0, L_0x7fe683573488, L_0x7fe68362b1d0, C4<>;
S_0x7fe6836194d0 .scope module, "IDEX" "IDEX" 2 189, 10 2 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "idRegWrite_i";
    .port_info 2 /INPUT 1 "idMemtoReg_i";
    .port_info 3 /INPUT 1 "idMemRead_i";
    .port_info 4 /INPUT 1 "idMemWrite_i";
    .port_info 5 /INPUT 2 "idALUOp_i";
    .port_info 6 /INPUT 1 "idALUSrc_i";
    .port_info 7 /INPUT 32 "iddata1_i";
    .port_info 8 /INPUT 32 "iddata2_i";
    .port_info 9 /INPUT 32 "idImm_i";
    .port_info 10 /INPUT 10 "idfunc10_i";
    .port_info 11 /INPUT 5 "idrs1_i";
    .port_info 12 /INPUT 5 "idrs2_i";
    .port_info 13 /INPUT 5 "idRd_i";
    .port_info 14 /INPUT 1 "memStall_i";
    .port_info 15 /OUTPUT 1 "exRegWrite_o";
    .port_info 16 /OUTPUT 1 "exMemtoReg_o";
    .port_info 17 /OUTPUT 1 "exMemRead_o";
    .port_info 18 /OUTPUT 1 "exMemWrite_o";
    .port_info 19 /OUTPUT 2 "exALUOp_o";
    .port_info 20 /OUTPUT 1 "exALUSrc_o";
    .port_info 21 /OUTPUT 32 "exdata1_o";
    .port_info 22 /OUTPUT 32 "exdata2_o";
    .port_info 23 /OUTPUT 32 "exImm_o";
    .port_info 24 /OUTPUT 10 "exfunc10_o";
    .port_info 25 /OUTPUT 5 "exrs1_o";
    .port_info 26 /OUTPUT 5 "exrs2_o";
    .port_info 27 /OUTPUT 5 "exRd_o";
    .port_info 28 /NODIR 0 "";
v0x7fe683619a60_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe683619af0_0 .var "exALUOp_o", 1 0;
v0x7fe683619b80_0 .var "exALUSrc_o", 0 0;
v0x7fe683619c10_0 .var "exImm_o", 31 0;
v0x7fe683619ca0_0 .var "exMemRead_o", 0 0;
v0x7fe683619db0_0 .var "exMemWrite_o", 0 0;
v0x7fe683619e40_0 .var "exMemtoReg_o", 0 0;
v0x7fe683619ed0_0 .var "exRd_o", 4 0;
v0x7fe683619fa0_0 .var "exRegWrite_o", 0 0;
v0x7fe68361a0b0_0 .var "exdata1_o", 31 0;
v0x7fe68361a140_0 .var "exdata2_o", 31 0;
v0x7fe68361a1d0_0 .var "exfunc10_o", 9 0;
v0x7fe68361a260_0 .var "exrs1_o", 4 0;
v0x7fe68361a2f0_0 .var "exrs2_o", 4 0;
v0x7fe68361a3a0_0 .net "idALUOp_i", 1 0, v0x7fe683616260_0;  alias, 1 drivers
v0x7fe68361a450_0 .net "idALUSrc_i", 0 0, v0x7fe683616320_0;  alias, 1 drivers
v0x7fe68361a500_0 .net "idImm_i", 31 0, L_0x7fe68362a9c0;  alias, 1 drivers
v0x7fe68361a690_0 .net "idMemRead_i", 0 0, v0x7fe683616450_0;  alias, 1 drivers
v0x7fe68361a740_0 .net "idMemWrite_i", 0 0, v0x7fe6836164f0_0;  alias, 1 drivers
v0x7fe68361a7d0_0 .net "idMemtoReg_i", 0 0, v0x7fe6836165d0_0;  alias, 1 drivers
v0x7fe68361a860_0 .net "idRd_i", 4 0, L_0x7fe68362be00;  1 drivers
v0x7fe68361a8f0_0 .net "idRegWrite_i", 0 0, v0x7fe6836167c0_0;  alias, 1 drivers
v0x7fe68361a980_0 .net "iddata1_i", 31 0, L_0x7fe6836298d0;  alias, 1 drivers
v0x7fe68361aa10_0 .net "iddata2_i", 31 0, L_0x7fe68362a1e0;  alias, 1 drivers
v0x7fe68361aaa0_0 .net "idfunc10_i", 9 0, L_0x7fe68362bad0;  1 drivers
v0x7fe68361ab50_0 .net "idrs1_i", 4 0, L_0x7fe68362bc60;  1 drivers
v0x7fe68361ac00_0 .net "idrs2_i", 4 0, L_0x7fe68362bd00;  1 drivers
v0x7fe68361acb0_0 .net "memStall_i", 0 0, L_0x7fe68362c370;  alias, 1 drivers
S_0x7fe68361aff0 .scope module, "IFID" "IFID" 2 130, 11 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Flush_i";
    .port_info 2 /INPUT 1 "Stall_i";
    .port_info 3 /INPUT 1 "memStall_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 32 "nowPC_i";
    .port_info 6 /OUTPUT 32 "instr_o";
    .port_info 7 /OUTPUT 32 "PCval_o";
v0x7fe68361b2b0_0 .net "Flush_i", 0 0, L_0x7fe683628ae0;  alias, 1 drivers
v0x7fe68361b360_0 .var "PCval_o", 31 0;
v0x7fe6836196e0_0 .net "Stall_i", 0 0, L_0x7fe68362b3c0;  alias, 1 drivers
v0x7fe68361b420_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
L_0x7fe683573098 .functor BUFT 1, C4<00000000000000000001000000110011>, C4<0>, C4<0>, C4<0>;
v0x7fe68361b4f0_0 .net "harmless_op", 31 0, L_0x7fe683573098;  1 drivers
v0x7fe68361b5c0_0 .net "instr_i", 31 0, L_0x7fe683628fd0;  alias, 1 drivers
v0x7fe68361b650_0 .var "instr_o", 31 0;
v0x7fe68361b6e0_0 .net "memStall_i", 0 0, L_0x7fe68362c370;  alias, 1 drivers
v0x7fe68361b7b0_0 .net "nowPC_i", 31 0, v0x7fe68361ec10_0;  alias, 1 drivers
S_0x7fe68361b920 .scope module, "Instruction_Memory" "Instruction_Memory" 2 125, 12 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fe683628fd0 .functor BUFZ 32, L_0x7fe683628d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe68361bb20_0 .net *"_ivl_0", 31 0, L_0x7fe683628d30;  1 drivers
v0x7fe68361bbe0_0 .net *"_ivl_2", 31 0, L_0x7fe683628e70;  1 drivers
v0x7fe68361bc80_0 .net *"_ivl_4", 29 0, L_0x7fe683628dd0;  1 drivers
L_0x7fe683573050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe68361bd10_0 .net *"_ivl_6", 1 0, L_0x7fe683573050;  1 drivers
v0x7fe68361bdc0_0 .net "addr_i", 31 0, v0x7fe68361ec10_0;  alias, 1 drivers
v0x7fe68361bee0_0 .net "instr_o", 31 0, L_0x7fe683628fd0;  alias, 1 drivers
v0x7fe68361bf70 .array "memory", 255 0, 31 0;
L_0x7fe683628d30 .array/port v0x7fe68361bf70, L_0x7fe683628e70;
L_0x7fe683628dd0 .part v0x7fe68361ec10_0, 2, 30;
L_0x7fe683628e70 .concat [ 30 2 0 0], L_0x7fe683628dd0, L_0x7fe683573050;
S_0x7fe68361c020 .scope module, "MEMWB" "MEMWB" 2 318, 13 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "memStall_i";
    .port_info 2 /INPUT 1 "memRegWrite";
    .port_info 3 /INPUT 1 "memMemtoReg";
    .port_info 4 /INPUT 32 "memALUResult";
    .port_info 5 /INPUT 32 "memDMdata";
    .port_info 6 /INPUT 5 "memRd";
    .port_info 7 /OUTPUT 1 "wbRegWrite";
    .port_info 8 /OUTPUT 1 "wbMemtoReg";
    .port_info 9 /OUTPUT 32 "wbALUResult";
    .port_info 10 /OUTPUT 5 "wbRd";
    .port_info 11 /OUTPUT 32 "wbDMdata";
v0x7fe68361c360_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe68361c3f0_0 .net "memALUResult", 31 0, v0x7fe6836172b0_0;  alias, 1 drivers
v0x7fe68361c4b0_0 .net "memDMdata", 31 0, L_0x7fe68362c460;  alias, 1 drivers
v0x7fe68361c560_0 .net "memMemtoReg", 0 0, v0x7fe683617500_0;  alias, 1 drivers
v0x7fe68361c610_0 .net "memRd", 4 0, v0x7fe6836175a0_0;  alias, 1 drivers
v0x7fe68361c720_0 .net "memRegWrite", 0 0, v0x7fe683617650_0;  alias, 1 drivers
v0x7fe68361c7f0_0 .net "memStall_i", 0 0, L_0x7fe68362c370;  alias, 1 drivers
v0x7fe68361c880_0 .var "wbALUResult", 31 0;
v0x7fe68361c910_0 .var "wbDMdata", 31 0;
v0x7fe68361ca20_0 .var "wbMemtoReg", 0 0;
v0x7fe68361cab0_0 .var "wbRd", 4 0;
v0x7fe68361cb60_0 .var "wbRegWrite", 0 0;
S_0x7fe68361ccd0 .scope module, "MUX_ALU1" "MUX4" 2 226, 14 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fe68361cfa0_0 .var "data_o", 31 0;
v0x7fe68361d070_0 .net "exdata_i", 31 0, v0x7fe68361a0b0_0;  alias, 1 drivers
v0x7fe68361d100_0 .net "memALUResult_i", 31 0, v0x7fe6836172b0_0;  alias, 1 drivers
v0x7fe68361d1d0_0 .net "select_i", 1 0, v0x7fe683617cb0_0;  alias, 1 drivers
v0x7fe68361d260_0 .net "wbWriteData_i", 31 0, L_0x7fe68362d8a0;  alias, 1 drivers
E_0x7fe68361cf40 .event edge, v0x7fe683617cb0_0, v0x7fe68361a0b0_0, v0x7fe68361d260_0, v0x7fe6836172b0_0;
S_0x7fe68361d3a0 .scope module, "MUX_ALU2" "MUX4" 2 233, 14 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "exdata_i";
    .port_info 1 /INPUT 32 "wbWriteData_i";
    .port_info 2 /INPUT 32 "memALUResult_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fe68361d630_0 .var "data_o", 31 0;
v0x7fe68361d6f0_0 .net "exdata_i", 31 0, v0x7fe68361a140_0;  alias, 1 drivers
v0x7fe68361d7a0_0 .net "memALUResult_i", 31 0, v0x7fe6836172b0_0;  alias, 1 drivers
v0x7fe68361d850_0 .net "select_i", 1 0, v0x7fe683617d70_0;  alias, 1 drivers
v0x7fe68361d900_0 .net "wbWriteData_i", 31 0, L_0x7fe68362d8a0;  alias, 1 drivers
E_0x7fe68361d5e0 .event edge, v0x7fe683617d70_0, v0x7fe68361a140_0, v0x7fe68361d260_0, v0x7fe6836172b0_0;
S_0x7fe68361da40 .scope module, "MUX_ALUSrc" "MUX32" 2 241, 15 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe68361dc80_0 .net "data1_i", 31 0, v0x7fe68361d630_0;  alias, 1 drivers
v0x7fe68361dd70_0 .net "data2_i", 31 0, v0x7fe683619c10_0;  alias, 1 drivers
v0x7fe68361de00_0 .net "data_o", 31 0, L_0x7fe68362bea0;  alias, 1 drivers
v0x7fe68361deb0_0 .net "select_i", 0 0, v0x7fe683619b80_0;  alias, 1 drivers
L_0x7fe68362bea0 .functor MUXZ 32, v0x7fe68361d630_0, v0x7fe683619c10_0, v0x7fe683619b80_0, C4<>;
S_0x7fe68361df90 .scope module, "MUX_MemtoReg" "MUX32" 2 335, 15 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe68361e1b0_0 .net "data1_i", 31 0, v0x7fe68361c880_0;  alias, 1 drivers
v0x7fe68361e280_0 .net "data2_i", 31 0, v0x7fe68361c910_0;  alias, 1 drivers
v0x7fe68361e330_0 .net "data_o", 31 0, L_0x7fe68362d8a0;  alias, 1 drivers
v0x7fe68361e420_0 .net "select_i", 0 0, v0x7fe68361ca20_0;  alias, 1 drivers
L_0x7fe68362d8a0 .functor MUXZ 32, v0x7fe68361c880_0, v0x7fe68361c910_0, v0x7fe68361ca20_0, C4<>;
S_0x7fe68361e4f0 .scope module, "PC" "PC" 2 101, 16 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "memStall_i";
    .port_info 5 /INPUT 1 "PCWrite_i";
    .port_info 6 /INPUT 32 "pc_i";
    .port_info 7 /OUTPUT 32 "pc_o";
    .port_info 8 /NODIR 0 "";
v0x7fe68361e900_0 .net "PCWrite_i", 0 0, L_0x7fe68362ae20;  alias, 1 drivers
v0x7fe68361e9c0_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe68361ea50_0 .net "memStall_i", 0 0, L_0x7fe68362c370;  alias, 1 drivers
v0x7fe68361eb80_0 .net "pc_i", 31 0, L_0x7fe683628b90;  alias, 1 drivers
v0x7fe68361ec10_0 .var "pc_o", 31 0;
v0x7fe68361eca0_0 .net "rst_i", 0 0, o0x7fe6835446d8;  alias, 0 drivers
o0x7fe683544708 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fe68361ed30_0 .net "stall_i", 0 0, o0x7fe683544708;  0 drivers
v0x7fe68361edc0_0 .net "start_i", 0 0, o0x7fe683544738;  alias, 0 drivers
E_0x7fe68361e8d0 .event posedge, v0x7fe68361eca0_0, v0x7fe683616d20_0;
S_0x7fe68361ef10 .scope module, "PCMUX" "MUX32" 2 119, 15 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe68361f130_0 .net "data1_i", 31 0, v0x7fe683615870_0;  alias, 1 drivers
v0x7fe68361f200_0 .net "data2_i", 31 0, v0x7fe683615e00_0;  alias, 1 drivers
v0x7fe68361f290_0 .net "data_o", 31 0, L_0x7fe683628b90;  alias, 1 drivers
v0x7fe68361f340_0 .net "select_i", 0 0, L_0x7fe683628ae0;  alias, 1 drivers
L_0x7fe683628b90 .functor MUXZ 32, v0x7fe683615870_0, v0x7fe683615e00_0, L_0x7fe683628ae0, C4<>;
S_0x7fe68361f420 .scope module, "Registers" "Registers" 2 153, 17 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fe683629240 .functor AND 1, L_0x7fe683629120, v0x7fe68361cb60_0, C4<1>, C4<1>;
L_0x7fe6836295d0 .functor AND 1, L_0x7fe683629240, L_0x7fe6836294b0, C4<1>, C4<1>;
L_0x7fe683629b10 .functor AND 1, L_0x7fe683629a30, v0x7fe68361cb60_0, C4<1>, C4<1>;
L_0x7fe683629e70 .functor AND 1, L_0x7fe683629b10, L_0x7fe683629d00, C4<1>, C4<1>;
v0x7fe68361f6e0_0 .net "RDaddr_i", 4 0, v0x7fe68361cab0_0;  alias, 1 drivers
v0x7fe68361f7d0_0 .net "RDdata_i", 31 0, L_0x7fe68362d8a0;  alias, 1 drivers
v0x7fe68361f860_0 .net "RS1addr_i", 4 0, L_0x7fe68362a300;  1 drivers
v0x7fe68361f8f0_0 .net "RS1data_o", 31 0, L_0x7fe6836298d0;  alias, 1 drivers
v0x7fe68361f9b0_0 .net "RS2addr_i", 4 0, L_0x7fe68362a4a0;  1 drivers
v0x7fe68361fa90_0 .net "RS2data_o", 31 0, L_0x7fe68362a1e0;  alias, 1 drivers
v0x7fe68361fb30_0 .net "RegWrite_i", 0 0, v0x7fe68361cb60_0;  alias, 1 drivers
v0x7fe68361fc00_0 .net *"_ivl_0", 0 0, L_0x7fe683629120;  1 drivers
v0x7fe68361fc90_0 .net *"_ivl_10", 0 0, L_0x7fe6836294b0;  1 drivers
v0x7fe68361fda0_0 .net *"_ivl_13", 0 0, L_0x7fe6836295d0;  1 drivers
v0x7fe68361fe30_0 .net *"_ivl_14", 31 0, L_0x7fe6836296e0;  1 drivers
v0x7fe68361fee0_0 .net *"_ivl_16", 6 0, L_0x7fe683629780;  1 drivers
L_0x7fe683573170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe68361ff90_0 .net *"_ivl_19", 1 0, L_0x7fe683573170;  1 drivers
v0x7fe683620040_0 .net *"_ivl_22", 0 0, L_0x7fe683629a30;  1 drivers
v0x7fe6836200e0_0 .net *"_ivl_25", 0 0, L_0x7fe683629b10;  1 drivers
v0x7fe683620180_0 .net *"_ivl_26", 31 0, L_0x7fe683629bc0;  1 drivers
L_0x7fe6835731b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe683620230_0 .net *"_ivl_29", 26 0, L_0x7fe6835731b8;  1 drivers
v0x7fe6836203c0_0 .net *"_ivl_3", 0 0, L_0x7fe683629240;  1 drivers
L_0x7fe683573200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe683620450_0 .net/2u *"_ivl_30", 31 0, L_0x7fe683573200;  1 drivers
v0x7fe6836204f0_0 .net *"_ivl_32", 0 0, L_0x7fe683629d00;  1 drivers
v0x7fe683620590_0 .net *"_ivl_35", 0 0, L_0x7fe683629e70;  1 drivers
v0x7fe683620630_0 .net *"_ivl_36", 31 0, L_0x7fe683629f20;  1 drivers
v0x7fe6836206e0_0 .net *"_ivl_38", 6 0, L_0x7fe683629fc0;  1 drivers
v0x7fe683620790_0 .net *"_ivl_4", 31 0, L_0x7fe683629370;  1 drivers
L_0x7fe683573248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe683620840_0 .net *"_ivl_41", 1 0, L_0x7fe683573248;  1 drivers
L_0x7fe6835730e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe6836208f0_0 .net *"_ivl_7", 26 0, L_0x7fe6835730e0;  1 drivers
L_0x7fe683573128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe6836209a0_0 .net/2u *"_ivl_8", 31 0, L_0x7fe683573128;  1 drivers
v0x7fe683620a50_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe683620ae0 .array/s "register", 31 0, 31 0;
L_0x7fe683629120 .cmp/eq 5, L_0x7fe68362a300, v0x7fe68361cab0_0;
L_0x7fe683629370 .concat [ 5 27 0 0], L_0x7fe68362a300, L_0x7fe6835730e0;
L_0x7fe6836294b0 .cmp/ne 32, L_0x7fe683629370, L_0x7fe683573128;
L_0x7fe6836296e0 .array/port v0x7fe683620ae0, L_0x7fe683629780;
L_0x7fe683629780 .concat [ 5 2 0 0], L_0x7fe68362a300, L_0x7fe683573170;
L_0x7fe6836298d0 .functor MUXZ 32, L_0x7fe6836296e0, L_0x7fe68362d8a0, L_0x7fe6836295d0, C4<>;
L_0x7fe683629a30 .cmp/eq 5, L_0x7fe68362a4a0, v0x7fe68361cab0_0;
L_0x7fe683629bc0 .concat [ 5 27 0 0], L_0x7fe68362a4a0, L_0x7fe6835731b8;
L_0x7fe683629d00 .cmp/ne 32, L_0x7fe683629bc0, L_0x7fe683573200;
L_0x7fe683629f20 .array/port v0x7fe683620ae0, L_0x7fe683629fc0;
L_0x7fe683629fc0 .concat [ 5 2 0 0], L_0x7fe68362a4a0, L_0x7fe683573248;
L_0x7fe68362a1e0 .functor MUXZ 32, L_0x7fe683629f20, L_0x7fe68362d8a0, L_0x7fe683629e70, C4<>;
S_0x7fe683620c40 .scope module, "Shifter" "Shifter" 2 178, 18 14 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fe683620de0_0 .net *"_ivl_2", 30 0, L_0x7fe68362b720;  1 drivers
L_0x7fe683573518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe683620e80_0 .net *"_ivl_4", 0 0, L_0x7fe683573518;  1 drivers
v0x7fe683620f20_0 .net "data_i", 31 0, L_0x7fe68362a9c0;  alias, 1 drivers
v0x7fe683620fd0_0 .net "data_o", 31 0, L_0x7fe68362b7c0;  alias, 1 drivers
L_0x7fe68362b720 .part L_0x7fe68362a9c0, 0, 31;
L_0x7fe68362b7c0 .concat [ 1 31 0 0], L_0x7fe683573518, L_0x7fe68362b720;
S_0x7fe683621090 .scope module, "Sign_Extend" "Sign_Extend" 2 164, 19 1 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fe6836212d0_0 .net *"_ivl_1", 6 0, L_0x7fe68362a5c0;  1 drivers
v0x7fe683621390_0 .net *"_ivl_3", 2 0, L_0x7fe68362a660;  1 drivers
v0x7fe683621440_0 .net *"_ivl_7", 0 0, L_0x7fe68362a7a0;  1 drivers
v0x7fe683621500_0 .net *"_ivl_8", 19 0, L_0x7fe68362a840;  1 drivers
v0x7fe6836215b0_0 .net "data_i", 31 0, v0x7fe68361b650_0;  alias, 1 drivers
v0x7fe683621690_0 .net "data_o", 31 0, L_0x7fe68362a9c0;  alias, 1 drivers
v0x7fe683621760_0 .var/s "imm", 11 0;
v0x7fe683621810_0 .net "opfunc3", 9 0, L_0x7fe68362a700;  1 drivers
E_0x7fe683621280 .event edge, v0x7fe683621810_0, v0x7fe68361b650_0;
L_0x7fe68362a5c0 .part v0x7fe68361b650_0, 0, 7;
L_0x7fe68362a660 .part v0x7fe68361b650_0, 12, 3;
L_0x7fe68362a700 .concat [ 3 7 0 0], L_0x7fe68362a660, L_0x7fe68362a5c0;
L_0x7fe68362a7a0 .part v0x7fe683621760_0, 11, 1;
LS_0x7fe68362a840_0_0 .concat [ 1 1 1 1], L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0;
LS_0x7fe68362a840_0_4 .concat [ 1 1 1 1], L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0;
LS_0x7fe68362a840_0_8 .concat [ 1 1 1 1], L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0;
LS_0x7fe68362a840_0_12 .concat [ 1 1 1 1], L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0;
LS_0x7fe68362a840_0_16 .concat [ 1 1 1 1], L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0, L_0x7fe68362a7a0;
LS_0x7fe68362a840_1_0 .concat [ 4 4 4 4], LS_0x7fe68362a840_0_0, LS_0x7fe68362a840_0_4, LS_0x7fe68362a840_0_8, LS_0x7fe68362a840_0_12;
LS_0x7fe68362a840_1_4 .concat [ 4 0 0 0], LS_0x7fe68362a840_0_16;
L_0x7fe68362a840 .concat [ 16 4 0 0], LS_0x7fe68362a840_1_0, LS_0x7fe68362a840_1_4;
L_0x7fe68362a9c0 .concat [ 12 20 0 0], v0x7fe683621760_0, L_0x7fe68362a840;
S_0x7fe6836218f0 .scope module, "dcache_controller" "dcache_controller" 2 295, 20 3 0, S_0x7fe683604180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7fe683621ab0 .param/l "STATE_IDLE" 0 20 68, C4<000>;
P_0x7fe683621af0 .param/l "STATE_MISS" 0 20 72, C4<100>;
P_0x7fe683621b30 .param/l "STATE_READMISS" 0 20 69, C4<001>;
P_0x7fe683621b70 .param/l "STATE_READMISSOK" 0 20 70, C4<010>;
P_0x7fe683621bb0 .param/l "STATE_WRITEBACK" 0 20 71, C4<011>;
L_0x7fe68362bfc0 .functor OR 1, v0x7fe6836173c0_0, v0x7fe683617460_0, C4<0>, C4<0>;
L_0x7fe683623ec0 .functor NOT 1, v0x7fe683622850_0, C4<0>, C4<0>, C4<0>;
L_0x7fe68362c370 .functor AND 1, L_0x7fe683623ec0, L_0x7fe68362bfc0, C4<1>, C4<1>;
L_0x7fe68362c460 .functor BUFZ 32, v0x7fe683623f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe68362c8b0 .functor BUFZ 4, L_0x7fe68362c0d0, C4<0000>, C4<0000>, C4<0000>;
L_0x7fe68362c9a0 .functor BUFZ 1, L_0x7fe68362bfc0, C4<0>, C4<0>, C4<0>;
L_0x7fe68362ca50 .functor OR 1, v0x7fe683623ad0_0, L_0x7fe68362d540, C4<0>, C4<0>;
L_0x7fe68362cdd0 .functor BUFZ 1, v0x7fe683623c10_0, C4<0>, C4<0>, C4<0>;
L_0x7fe68362d390 .functor BUFZ 256, v0x7fe683622660_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fe68362d4d0 .functor BUFZ 1, v0x7fe683624980_0, C4<0>, C4<0>, C4<0>;
L_0x7fe68362d540 .functor AND 1, v0x7fe683622850_0, v0x7fe683617460_0, C4<1>, C4<1>;
L_0x7fe68362d750 .functor BUFZ 1, L_0x7fe68362d540, C4<0>, C4<0>, C4<0>;
L_0x7fe68362d7c0 .functor BUFZ 256, v0x7fe683622660_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x7fe6836230d0_0 .net *"_ivl_19", 22 0, L_0x7fe68362c670;  1 drivers
L_0x7fe683573560 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fe683623160_0 .net/2u *"_ivl_28", 0 0, L_0x7fe683573560;  1 drivers
L_0x7fe6835735a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe6836231f0_0 .net/2u *"_ivl_36", 4 0, L_0x7fe6835735a8;  1 drivers
v0x7fe683623280_0 .net *"_ivl_38", 30 0, L_0x7fe68362ce80;  1 drivers
v0x7fe683623310_0 .net *"_ivl_40", 31 0, L_0x7fe68362cfa0;  1 drivers
L_0x7fe6835735f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe6836233e0_0 .net *"_ivl_43", 0 0, L_0x7fe6835735f0;  1 drivers
L_0x7fe683573638 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fe683623480_0 .net/2u *"_ivl_44", 4 0, L_0x7fe683573638;  1 drivers
v0x7fe683623530_0 .net *"_ivl_46", 31 0, L_0x7fe68362d120;  1 drivers
v0x7fe6836235e0_0 .net *"_ivl_8", 0 0, L_0x7fe683623ec0;  1 drivers
v0x7fe6836236f0_0 .net "cache_dirty", 0 0, L_0x7fe68362d750;  1 drivers
v0x7fe683623790_0 .net "cache_sram_data", 255 0, L_0x7fe68362cca0;  1 drivers
v0x7fe683623850_0 .net "cache_sram_enable", 0 0, L_0x7fe68362c9a0;  1 drivers
v0x7fe6836238e0_0 .net "cache_sram_index", 3 0, L_0x7fe68362c8b0;  1 drivers
v0x7fe683623970_0 .net "cache_sram_tag", 24 0, L_0x7fe68362cb40;  1 drivers
v0x7fe683623a20_0 .net "cache_sram_write", 0 0, L_0x7fe68362ca50;  1 drivers
v0x7fe683623ad0_0 .var "cache_write", 0 0;
v0x7fe683623b60_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe683623cf0_0 .net "cpu_MemRead_i", 0 0, v0x7fe6836173c0_0;  alias, 1 drivers
v0x7fe683623da0_0 .net "cpu_MemWrite_i", 0 0, v0x7fe683617460_0;  alias, 1 drivers
v0x7fe683623e30_0 .net "cpu_addr_i", 31 0, v0x7fe6836172b0_0;  alias, 1 drivers
v0x7fe683623f40_0 .var "cpu_data", 31 0;
v0x7fe683623fd0_0 .net "cpu_data_i", 31 0, v0x7fe683617790_0;  alias, 1 drivers
v0x7fe683624060_0 .net "cpu_data_o", 31 0, L_0x7fe68362c460;  alias, 1 drivers
v0x7fe6836240f0_0 .net "cpu_index", 3 0, L_0x7fe68362c0d0;  1 drivers
v0x7fe683624180_0 .net "cpu_offset", 4 0, L_0x7fe68362c170;  1 drivers
v0x7fe683624210_0 .net "cpu_req", 0 0, L_0x7fe68362bfc0;  1 drivers
v0x7fe6836242a0_0 .net "cpu_stall_o", 0 0, L_0x7fe68362c370;  alias, 1 drivers
v0x7fe683624330_0 .net "cpu_tag", 22 0, L_0x7fe68362c030;  1 drivers
v0x7fe6836243c0_0 .net "hit", 0 0, v0x7fe683622850_0;  1 drivers
v0x7fe683624470_0 .net "mem_ack_i", 0 0, o0x7fe6835458d8;  alias, 0 drivers
v0x7fe683624500_0 .net "mem_addr_o", 31 0, L_0x7fe68362d240;  alias, 1 drivers
v0x7fe6836245b0_0 .net "mem_data_i", 255 0, o0x7fe683545938;  alias, 0 drivers
v0x7fe683624660_0 .net "mem_data_o", 255 0, L_0x7fe68362d390;  alias, 1 drivers
v0x7fe683623c10_0 .var "mem_enable", 0 0;
v0x7fe6836248f0_0 .net "mem_enable_o", 0 0, L_0x7fe68362cdd0;  alias, 1 drivers
v0x7fe683624980_0 .var "mem_write", 0 0;
v0x7fe683624a10_0 .net "mem_write_o", 0 0, L_0x7fe68362d4d0;  alias, 1 drivers
v0x7fe683624aa0_0 .net "r_hit_data", 255 0, L_0x7fe68362d7c0;  1 drivers
v0x7fe683624b40_0 .net "rst_i", 0 0, o0x7fe6835446d8;  alias, 0 drivers
v0x7fe683624c10_0 .net "sram_cache_data", 255 0, v0x7fe683622660_0;  1 drivers
v0x7fe683624cb0_0 .net "sram_cache_tag", 24 0, v0x7fe683622d10_0;  1 drivers
v0x7fe683624d60_0 .net "sram_dirty", 0 0, L_0x7fe68362c5d0;  1 drivers
v0x7fe683624df0_0 .net "sram_tag", 21 0, L_0x7fe68362c7b0;  1 drivers
v0x7fe683624ea0_0 .net "sram_valid", 0 0, L_0x7fe68362c4d0;  1 drivers
v0x7fe683624f40_0 .var "state", 2 0;
v0x7fe683624ff0_0 .var "w_hit_data", 255 0;
v0x7fe6836250a0_0 .var "write_back", 0 0;
v0x7fe683625140_0 .net "write_hit", 0 0, L_0x7fe68362d540;  1 drivers
E_0x7fe683621f20 .event edge, v0x7fe683617790_0, v0x7fe683624aa0_0, v0x7fe683624180_0;
E_0x7fe683621f70 .event edge, v0x7fe683624aa0_0, v0x7fe683624180_0;
L_0x7fe68362c030 .part v0x7fe6836172b0_0, 9, 23;
L_0x7fe68362c0d0 .part v0x7fe6836172b0_0, 5, 4;
L_0x7fe68362c170 .part v0x7fe6836172b0_0, 0, 5;
L_0x7fe68362c4d0 .part v0x7fe683622d10_0, 24, 1;
L_0x7fe68362c5d0 .part v0x7fe683622d10_0, 23, 1;
L_0x7fe68362c670 .part v0x7fe683622d10_0, 0, 23;
L_0x7fe68362c7b0 .part L_0x7fe68362c670, 0, 22;
L_0x7fe68362cb40 .concat [ 23 1 1 0], L_0x7fe68362c030, L_0x7fe68362d750, L_0x7fe683573560;
L_0x7fe68362cca0 .functor MUXZ 256, o0x7fe683545938, v0x7fe683624ff0_0, v0x7fe683622850_0, C4<>;
L_0x7fe68362ce80 .concat [ 5 4 22 0], L_0x7fe6835735a8, L_0x7fe68362c0d0, L_0x7fe68362c7b0;
L_0x7fe68362cfa0 .concat [ 31 1 0 0], L_0x7fe68362ce80, L_0x7fe6835735f0;
L_0x7fe68362d120 .concat [ 5 4 23 0], L_0x7fe683573638, L_0x7fe68362c0d0, L_0x7fe68362c030;
L_0x7fe68362d240 .functor MUXZ 32, L_0x7fe68362d120, L_0x7fe68362cfa0, v0x7fe6836250a0_0, C4<>;
S_0x7fe683621fb0 .scope module, "dcache_sram" "dcache_sram" 20 222, 21 1 0, S_0x7fe6836218f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
v0x7fe6836222c0_0 .net "addr_i", 3 0, L_0x7fe68362c8b0;  alias, 1 drivers
v0x7fe683622380_0 .var "cache_tag", 22 0;
v0x7fe683622430_0 .net "clk_i", 0 0, o0x7fe683542878;  alias, 0 drivers
v0x7fe6836224e0 .array "data", 31 0, 255 0;
v0x7fe683622570_0 .net "data_i", 255 0, L_0x7fe68362cca0;  alias, 1 drivers
v0x7fe683622660_0 .var "data_o", 255 0;
v0x7fe683622710_0 .net "enable_i", 0 0, L_0x7fe68362c9a0;  alias, 1 drivers
v0x7fe6836227b0_0 .var "hasWritten", 0 0;
v0x7fe683622850_0 .var "hit_o", 0 0;
v0x7fe683622960_0 .var/i "i", 31 0;
v0x7fe683622a00_0 .var/i "j", 31 0;
v0x7fe683622ab0 .array "refbits", 0 15, 0 0;
v0x7fe683622b40_0 .net "rst_i", 0 0, o0x7fe6835446d8;  alias, 0 drivers
v0x7fe683622bf0 .array "tag", 31 0, 24 0;
v0x7fe683622c80_0 .net "tag_i", 24 0, L_0x7fe68362cb40;  alias, 1 drivers
v0x7fe683622d10_0 .var "tag_o", 24 0;
v0x7fe683622da0_0 .var "valid", 0 0;
v0x7fe683622f40_0 .net "write_i", 0 0, L_0x7fe68362ca50;  alias, 1 drivers
    .scope S_0x7fe68361e4f0;
T_0 ;
    %wait E_0x7fe68361e8d0;
    %load/vec4 v0x7fe68361eca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe68361ec10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fe68361ed30_0;
    %inv;
    %load/vec4 v0x7fe68361ea50_0;
    %inv;
    %and;
    %load/vec4 v0x7fe68361e900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fe68361edc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x7fe68361eb80_0;
    %assign/vec4 v0x7fe68361ec10_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe68361ec10_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fe6836153d0;
T_1 ;
    %wait E_0x7fe683615600;
    %load/vec4 v0x7fe683615640_0;
    %load/vec4 v0x7fe683615700_0;
    %add;
    %store/vec4 v0x7fe683615870_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe68361aff0;
T_2 ;
    %wait E_0x7fe683616580;
    %load/vec4 v0x7fe68361b2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fe68361b4f0_0;
    %assign/vec4 v0x7fe68361b650_0, 0;
    %load/vec4 v0x7fe68361b7b0_0;
    %assign/vec4 v0x7fe68361b360_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fe6836196e0_0;
    %inv;
    %load/vec4 v0x7fe68361b6e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fe68361b5c0_0;
    %assign/vec4 v0x7fe68361b650_0, 0;
    %load/vec4 v0x7fe68361b7b0_0;
    %assign/vec4 v0x7fe68361b360_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe683615f00;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x7fe683615f00;
T_4 ;
    %wait E_0x7fe683616230;
    %load/vec4 v0x7fe683616710_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %load/vec4 v0x7fe683616670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616320_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe683616260_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836167c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836165d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683616450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836164f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836163c0_0, 0, 1;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe68361f420;
T_5 ;
    %wait E_0x7fe683616580;
    %load/vec4 v0x7fe68361fb30_0;
    %load/vec4 v0x7fe68361f6e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fe68361f7d0_0;
    %load/vec4 v0x7fe68361f6e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683620ae0, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe683621090;
T_6 ;
    %wait E_0x7fe683621280;
    %load/vec4 v0x7fe683621810_0;
    %dup/vec4;
    %pushi/vec4 152, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 157, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 282, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fe683621760_0, 0, 12;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fe683621760_0, 0, 12;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 5, 20, 6;
    %pad/u 12;
    %store/vec4 v0x7fe683621760_0, 0, 12;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 12, 20, 6;
    %store/vec4 v0x7fe683621760_0, 0, 12;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe683621760_0, 0, 12;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe6836215b0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe683621760_0, 0, 12;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe683618290;
T_7 ;
    %wait E_0x7fe683618500;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683619380_0, 0, 1;
    %load/vec4 v0x7fe683618560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x7fe6836186d0_0;
    %load/vec4 v0x7fe683618620_0;
    %cmp/e;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe683619380_0, 0, 1;
T_7.2 ;
    %load/vec4 v0x7fe683618780_0;
    %load/vec4 v0x7fe683618620_0;
    %cmp/e;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe683619380_0, 0, 1;
T_7.4 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe683615970;
T_8 ;
    %wait E_0x7fe683615b80;
    %load/vec4 v0x7fe683615bd0_0;
    %load/vec4 v0x7fe683615c90_0;
    %add;
    %store/vec4 v0x7fe683615e00_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe6836194d0;
T_9 ;
    %wait E_0x7fe683616580;
    %load/vec4 v0x7fe68361acb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7fe68361a8f0_0;
    %assign/vec4 v0x7fe683619fa0_0, 0;
    %load/vec4 v0x7fe68361a7d0_0;
    %assign/vec4 v0x7fe683619e40_0, 0;
    %load/vec4 v0x7fe68361a690_0;
    %assign/vec4 v0x7fe683619ca0_0, 0;
    %load/vec4 v0x7fe68361a740_0;
    %assign/vec4 v0x7fe683619db0_0, 0;
    %load/vec4 v0x7fe68361a3a0_0;
    %assign/vec4 v0x7fe683619af0_0, 0;
    %load/vec4 v0x7fe68361a450_0;
    %assign/vec4 v0x7fe683619b80_0, 0;
    %load/vec4 v0x7fe68361a980_0;
    %assign/vec4 v0x7fe68361a0b0_0, 0;
    %load/vec4 v0x7fe68361aa10_0;
    %assign/vec4 v0x7fe68361a140_0, 0;
    %load/vec4 v0x7fe68361a500_0;
    %assign/vec4 v0x7fe683619c10_0, 0;
    %load/vec4 v0x7fe68361aaa0_0;
    %assign/vec4 v0x7fe68361a1d0_0, 0;
    %load/vec4 v0x7fe68361ab50_0;
    %assign/vec4 v0x7fe68361a260_0, 0;
    %load/vec4 v0x7fe68361ac00_0;
    %assign/vec4 v0x7fe68361a2f0_0, 0;
    %load/vec4 v0x7fe68361a860_0;
    %assign/vec4 v0x7fe683619ed0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe68361ccd0;
T_10 ;
    %wait E_0x7fe68361cf40;
    %load/vec4 v0x7fe68361d1d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %load/vec4 v0x7fe68361d070_0;
    %store/vec4 v0x7fe68361cfa0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7fe68361d070_0;
    %store/vec4 v0x7fe68361cfa0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7fe68361d260_0;
    %store/vec4 v0x7fe68361cfa0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7fe68361d100_0;
    %store/vec4 v0x7fe68361cfa0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fe68361d3a0;
T_11 ;
    %wait E_0x7fe68361d5e0;
    %load/vec4 v0x7fe68361d850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %load/vec4 v0x7fe68361d6f0_0;
    %store/vec4 v0x7fe68361d630_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fe68361d6f0_0;
    %store/vec4 v0x7fe68361d630_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fe68361d900_0;
    %store/vec4 v0x7fe68361d630_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fe68361d7a0_0;
    %store/vec4 v0x7fe68361d630_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe6836149e0;
T_12 ;
    %wait E_0x7fe683615110;
    %load/vec4 v0x7fe683615220_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x7fe6836152c0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fe683615220_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_12.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.11;
T_12.10 ;
    %load/vec4 v0x7fe683615220_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_12.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x7fe683615220_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_12.14, 4;
    %load/vec4 v0x7fe6836152c0_0;
    %dup/vec4;
    %pushi/vec4 261, 0, 10;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
    %jmp T_12.15;
T_12.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe683615150_0, 0, 3;
T_12.15 ;
T_12.13 ;
T_12.11 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe683604430;
T_13 ;
    %wait E_0x7fe683604650;
    %load/vec4 v0x7fe6836046a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %add;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.0 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %and;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.1 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %xor;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.2 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.3 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %add;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %sub;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %mul;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x7fe683614760_0;
    %load/vec4 v0x7fe683614810_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe6836148d0_0, 0, 32;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fe6836169a0;
T_14 ;
    %wait E_0x7fe683616580;
    %load/vec4 v0x7fe6836176f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fe683617160_0;
    %assign/vec4 v0x7fe683617650_0, 0;
    %load/vec4 v0x7fe683616fd0_0;
    %assign/vec4 v0x7fe683617500_0, 0;
    %load/vec4 v0x7fe683616e90_0;
    %assign/vec4 v0x7fe6836173c0_0, 0;
    %load/vec4 v0x7fe683616f40_0;
    %assign/vec4 v0x7fe683617460_0, 0;
    %load/vec4 v0x7fe683616dd0_0;
    %assign/vec4 v0x7fe6836172b0_0, 0;
    %load/vec4 v0x7fe683617200_0;
    %assign/vec4 v0x7fe683617790_0, 0;
    %load/vec4 v0x7fe6836170b0_0;
    %assign/vec4 v0x7fe6836175a0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe683621fb0;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe683622850_0, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fe6836224e0, 4;
    %store/vec4 v0x7fe683622660_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe6836227b0_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x7fe683621fb0;
T_16 ;
    %wait E_0x7fe68361e8d0;
    %load/vec4 v0x7fe683622b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe683622960_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x7fe683622960_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x7fe683622a00_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fe683622960_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622bf0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fe683622960_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe6836224e0, 0, 4;
    %load/vec4 v0x7fe683622a00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %load/vec4 v0x7fe683622960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe683622960_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %load/vec4 v0x7fe683622710_0;
    %load/vec4 v0x7fe683622f40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
T_16.8 ;
    %load/vec4 v0x7fe683622a00_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.9, 5;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fe683622bf0, 4;
    %parti/s 1, 24, 6;
    %store/vec4 v0x7fe683622da0_0, 0, 1;
    %load/vec4 v0x7fe683622da0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.10, 8;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x7fe683622c80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622bf0, 0, 4;
    %load/vec4 v0x7fe683622570_0;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe6836224e0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683622850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe6836227b0_0, 0;
    %load/vec4 v0x7fe683622a00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.12, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622ab0, 0, 4;
    %jmp T_16.13;
T_16.12 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622ab0, 0, 4;
T_16.13 ;
T_16.10 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fe683622a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
    %jmp T_16.8;
T_16.9 ;
    %load/vec4 v0x7fe6836227b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.14, 8;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fe683622ab0, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.16, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622ab0, 0, 4;
    %jmp T_16.17;
T_16.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622ab0, 0, 4;
T_16.17 ;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fe683622bf0, 4;
    %assign/vec4 v0x7fe683622d10_0, 0;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fe6836224e0, 4;
    %assign/vec4 v0x7fe683622660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683622850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe6836227b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x7fe683622c80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 25;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622bf0, 0, 4;
    %load/vec4 v0x7fe683622570_0;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe6836224e0, 0, 4;
T_16.14 ;
T_16.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
T_16.18 ;
    %load/vec4 v0x7fe683622a00_0;
    %cmpi/s 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_16.19, 5;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fe683622bf0, 4;
    %parti/s 1, 24, 6;
    %assign/vec4 v0x7fe683622da0_0, 0;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fe683622bf0, 4;
    %parti/s 23, 0, 2;
    %assign/vec4 v0x7fe683622380_0, 0;
    %load/vec4 v0x7fe683622380_0;
    %load/vec4 v0x7fe683622c80_0;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe683622da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.20, 8;
    %load/vec4 v0x7fe683622380_0;
    %pad/u 25;
    %assign/vec4 v0x7fe683622d10_0, 0;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v0x7fe683622a00_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fe6836224e0, 4;
    %assign/vec4 v0x7fe683622660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683622850_0, 0;
    %load/vec4 v0x7fe683622a00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.22, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622ab0, 0, 4;
    %jmp T_16.23;
T_16.22 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fe6836222c0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe683622ab0, 0, 4;
T_16.23 ;
T_16.20 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fe683622a00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fe683622a00_0, 0, 32;
    %jmp T_16.18;
T_16.19 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe6836218f0;
T_17 ;
    %wait E_0x7fe683621f70;
    %load/vec4 v0x7fe683624aa0_0;
    %load/vec4 v0x7fe683624180_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 31;
    %pad/u 32;
    %store/vec4 v0x7fe683623f40_0, 0, 32;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fe6836218f0;
T_18 ;
    %wait E_0x7fe683621f20;
    %load/vec4 v0x7fe683624aa0_0;
    %store/vec4 v0x7fe683624ff0_0, 0, 256;
    %load/vec4 v0x7fe683623fd0_0;
    %pad/u 31;
    %load/vec4 v0x7fe683624180_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %ix/vec4 4;
    %store/vec4 v0x7fe683624ff0_0, 4, 31;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fe6836218f0;
T_19 ;
    %wait E_0x7fe68361e8d0;
    %load/vec4 v0x7fe683624b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683624980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe6836250a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x7fe683624f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %jmp T_19.7;
T_19.2 ;
    %load/vec4 v0x7fe683624210_0;
    %load/vec4 v0x7fe6836243c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
T_19.9 ;
    %jmp T_19.7;
T_19.3 ;
    %load/vec4 v0x7fe683624d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683623c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683624980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe6836250a0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
    %jmp T_19.11;
T_19.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683623c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683624980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe6836250a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
T_19.11 ;
    %jmp T_19.7;
T_19.4 ;
    %load/vec4 v0x7fe683624470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683624980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683623ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe6836250a0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
    %jmp T_19.13;
T_19.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
T_19.13 ;
    %jmp T_19.7;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623c10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683624980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683623ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe6836250a0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x7fe683624470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe683623c10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683624980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe683623ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe6836250a0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
    %jmp T_19.15;
T_19.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fe683624f40_0, 0;
T_19.15 ;
    %jmp T_19.7;
T_19.7 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fe68361c020;
T_20 ;
    %wait E_0x7fe683616580;
    %load/vec4 v0x7fe68361c7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x7fe68361c720_0;
    %assign/vec4 v0x7fe68361cb60_0, 0;
    %load/vec4 v0x7fe68361c560_0;
    %assign/vec4 v0x7fe68361ca20_0, 0;
    %load/vec4 v0x7fe68361c3f0_0;
    %assign/vec4 v0x7fe68361c880_0, 0;
    %load/vec4 v0x7fe68361c4b0_0;
    %assign/vec4 v0x7fe68361c910_0, 0;
    %load/vec4 v0x7fe68361c610_0;
    %assign/vec4 v0x7fe68361cab0_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fe6836179c0;
T_21 ;
    %wait E_0x7fe683617c40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe683617cb0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe683617d70_0, 0, 2;
    %load/vec4 v0x7fe683618000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe683617f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe683617f30_0;
    %load/vec4 v0x7fe683617e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe683617cb0_0, 0, 2;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x7fe683618140_0;
    %load/vec4 v0x7fe6836180b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe683618000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe683617f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe683617f30_0;
    %load/vec4 v0x7fe683617e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fe6836180b0_0;
    %load/vec4 v0x7fe683617e10_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe683617cb0_0, 0, 2;
T_21.2 ;
T_21.1 ;
    %load/vec4 v0x7fe683618000_0;
    %load/vec4 v0x7fe683617f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe683617f30_0;
    %load/vec4 v0x7fe683617ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe683617d70_0, 0, 2;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x7fe683618140_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe6836180b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe683618000_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe683617f30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe683617f30_0;
    %load/vec4 v0x7fe683617ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fe6836180b0_0;
    %load/vec4 v0x7fe683617ea0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe683617d70_0, 0, 2;
T_21.6 ;
T_21.5 ;
    %jmp T_21;
    .thread T_21, $push;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "./CPU/CPU.v";
    "././CPU/ALU.v";
    "././CPU/ALU_Control.v";
    "././CPU/Adder.v";
    "././CPU/Control.v";
    "././CPU/EXMEM.v";
    "././CPU/ForwardingUnit.v";
    "././CPU/HzDetectionUnit.v";
    "././CPU/IDEX.v";
    "././CPU/IFID.v";
    "././TA_modules/Instruction_Memory.v";
    "././CPU/MEMWB.v";
    "././CPU/MUX4.v";
    "././CPU/MUX32.v";
    "././TA_modules/PC.v";
    "././TA_modules/Registers.v";
    "././CPU/Utils.v";
    "././CPU/Sign_Extend.v";
    "././dcache_controller.v";
    "././dcache_sram.v";
