{
	"id": "CVE-2022-34643",
	"vulnerabilities": [
		{
			"content": {
				"id": "CVE-2022-34643",
				"description": "RISCV ISA Sim commit ac466a21df442c59962589ba296c702631e041b5 implements the incorrect exception priotrity when accessing memory.",
				"references": [
					{
						"source": "CVE",
						"url": "https://github.com/riscv-software-src/riscv-isa-sim/issues/971"
					},
					{
						"source": "mitre",
						"url": "https://github.com/riscv-software-src/riscv-isa-sim/issues/971"
					}
				],
				"modified": "2024-08-03T09:15:15.59Z"
			}
		}
	],
	"data_source": {
		"id": "mitre-v5",
		"raws": [
			"vuls-data-raw-mitre-v5/2022/CVE-2022-34643.json"
		]
	}
}
