

================================================================
== Vitis HLS Report for 'udpPortUnreachable'
================================================================
* Date:           Sat Mar 18 14:31:45 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        icmp_server_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  4.392 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.39>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 2 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %udpPort2addIpHeader_header, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpPort2addIpHeader_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ttlIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %udpIn_internal, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln169 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:169]   --->   Operation 22 'specpipeline' 'specpipeline_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %udpIn_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 23 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %ttlIn_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_1_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%udpState_load = load i2 %udpState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 25 'load' 'udpState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%ipWordCounter_V_load = load i3 %ipWordCounter_V"   --->   Operation 26 'load' 'ipWordCounter_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%streamSource_V_load = load i1 %streamSource_V"   --->   Operation 27 'load' 'streamSource_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%udpChecksum_V_load = load i20 %udpChecksum_V"   --->   Operation 28 'load' 'udpChecksum_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i20 %udpChecksum_V_load" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 29 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.65ns)   --->   "%switch_ln182 = switch i2 %udpState_load, void, i2 3, void, i2 1, void, i2 2, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:182]   --->   Operation 30 'switch' 'switch_ln182' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%xor_ln217 = xor i1 %streamSource_V_load, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 31 'xor' 'xor_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%and_ln217 = and i1 %tmp_i, i1 %xor_ln217" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 32 'and' 'and_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln217)   --->   "%and_ln217_1 = and i1 %streamSource_V_load, i1 %tmp_1_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 33 'and' 'and_ln217_1' <Predicate = (udpState_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln217 = or i1 %and_ln217, i1 %and_ln217_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 34 'or' 'or_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %or_ln217, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 35 'br' 'br_ln217' <Predicate = (udpState_load == 2)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 36 'nbwritereq' 'tmp_5_i' <Predicate = (udpState_load == 2 & or_ln217)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_5_i, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:217]   --->   Operation 37 'br' 'br_ln217' <Predicate = (udpState_load == 2 & or_ln217)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %streamSource_V_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:219]   --->   Operation 38 'br' 'br_ln219' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.16ns)   --->   "%tmp_1 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'read' 'tmp_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & !streamSource_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%br_ln220 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:220]   --->   Operation 40 'br' 'br_ln220' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & !streamSource_V_load)> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (1.16ns)   --->   "%tmp = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'read' 'tmp' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & streamSource_V_load)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%br_ln222 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:222]   --->   Operation 42 'br' 'br_ln222' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & streamSource_V_load)> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%phi_ln154 = phi i128 %tmp_1, void, i128 %tmp, void"   --->   Operation 43 'phi' 'phi_ln154' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i128 %phi_ln154" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:154]   --->   Operation 44 'trunc' 'trunc_ln154' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tempWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %phi_ln154, i32 72" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:218]   --->   Operation 45 'bitselect' 'tempWord_last_V' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_Result_4_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln154, i32 48, i32 63"   --->   Operation 46 'partselect' 'p_Result_4_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_Result_5_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln154, i32 32, i32 47"   --->   Operation 47 'partselect' 'p_Result_5_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i16 %p_Result_4_i"   --->   Operation 48 'zext' 'zext_ln223' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i16 %p_Result_5_i"   --->   Operation 49 'zext' 'zext_ln674' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_6_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln154, i32 16, i32 31"   --->   Operation 50 'partselect' 'p_Result_6_i' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln674_1 = zext i16 %p_Result_6_i"   --->   Operation 51 'zext' 'zext_ln674_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i128 %phi_ln154"   --->   Operation 52 'trunc' 'trunc_ln674_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i16 %trunc_ln674_1"   --->   Operation 53 'zext' 'zext_ln223_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%add_ln223 = add i17 %zext_ln674, i17 %zext_ln223"   --->   Operation 54 'add' 'add_ln223' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i17 %add_ln223"   --->   Operation 55 'zext' 'zext_ln223_2' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.78ns)   --->   "%add_ln223_1 = add i17 %zext_ln674_1, i17 %zext_ln223_1"   --->   Operation 56 'add' 'add_ln223_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln223_3 = zext i17 %add_ln223_1"   --->   Operation 57 'zext' 'zext_ln223_3' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln223_2 = add i18 %zext_ln223_3, i18 %zext_ln223_2"   --->   Operation 58 'add' 'add_ln223_2' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln223_4 = zext i18 %add_ln223_2"   --->   Operation 59 'zext' 'zext_ln223_4' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.80ns)   --->   "%add_ln223_3 = add i20 %udpChecksum_V_load, i20 %zext_ln223_4"   --->   Operation 60 'add' 'add_ln223_3' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.45ns)   --->   "%store_ln223 = store i20 %add_ln223_3, i20 %udpChecksum_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:223]   --->   Operation 61 'store' 'store_ln223' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.45>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i73 %trunc_ln154" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'zext' 'zext_ln173_1' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln173_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 63 'write' 'write_ln173' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln225 = br i1 %tempWord_last_V, void %._crit_edge14.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:225]   --->   Operation 64 'br' 'br_ln225' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.45ns)   --->   "%store_ln226 = store i2 3, i2 %udpState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:226]   --->   Operation 65 'store' 'store_ln226' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & tempWord_last_V)> <Delay = 0.45>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln226 = br void %._crit_edge14.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:226]   --->   Operation 66 'br' 'br_ln226' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i & tempWord_last_V)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln227 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:227]   --->   Operation 67 'br' 'br_ln227' <Predicate = (udpState_load == 2 & or_ln217 & tmp_5_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln228 = br void %udpPortUnreachable.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:228]   --->   Operation 68 'br' 'br_ln228' <Predicate = (udpState_load == 2)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%xor_ln201 = xor i1 %streamSource_V_load, i1 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 69 'xor' 'xor_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%and_ln201 = and i1 %tmp_i, i1 %xor_ln201" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 70 'and' 'and_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln201)   --->   "%and_ln201_1 = and i1 %streamSource_V_load, i1 %tmp_1_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 71 'and' 'and_ln201_1' <Predicate = (udpState_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln201 = or i1 %and_ln201, i1 %and_ln201_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 72 'or' 'or_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %or_ln201, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 73 'br' 'br_ln201' <Predicate = (udpState_load == 1)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 74 'nbwritereq' 'tmp_4_i' <Predicate = (udpState_load == 1 & or_ln201)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_4_i, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 75 'br' 'br_ln201' <Predicate = (udpState_load == 1 & or_ln201)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i64P0A, i64 %udpPort2addIpHeader_header, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 76 'nbwritereq' 'tmp_7_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %tmp_7_i, void %._crit_edge9.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:201]   --->   Operation 77 'br' 'br_ln201' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln203 = br i1 %streamSource_V_load, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:203]   --->   Operation 78 'br' 'br_ln203' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.16ns)   --->   "%tmp_3 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %udpIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 79 'read' 'tmp_3' <Predicate = (udpState_load == 1 & !streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln204 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:204]   --->   Operation 80 'br' 'br_ln204' <Predicate = (udpState_load == 1 & !streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (1.16ns)   --->   "%tmp_2 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ttlIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 81 'read' 'tmp_2' <Predicate = (udpState_load == 1 & streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_1 : Operation 82 [1/1] (0.38ns)   --->   "%br_ln206 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:206]   --->   Operation 82 'br' 'br_ln206' <Predicate = (udpState_load == 1 & streamSource_V_load & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.38>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln154_1 = phi i128 %tmp_3, void, i128 %tmp_2, void"   --->   Operation 83 'phi' 'phi_ln154_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = trunc i128 %phi_ln154_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:154]   --->   Operation 84 'trunc' 'trunc_ln154_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tempWord_data_V_1 = trunc i128 %phi_ln154_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:202]   --->   Operation 85 'trunc' 'tempWord_data_V_1' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_8_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln154_1, i32 48, i32 63"   --->   Operation 86 'partselect' 'p_Result_8_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_9_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln154_1, i32 32, i32 47"   --->   Operation 87 'partselect' 'p_Result_9_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln223_5 = zext i16 %p_Result_8_i"   --->   Operation 88 'zext' 'zext_ln223_5' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln674_2 = zext i16 %p_Result_9_i"   --->   Operation 89 'zext' 'zext_ln674_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_10_i = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %phi_ln154_1, i32 16, i32 31"   --->   Operation 90 'partselect' 'p_Result_10_i' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln674_3 = zext i16 %p_Result_10_i"   --->   Operation 91 'zext' 'zext_ln674_3' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i128 %phi_ln154_1"   --->   Operation 92 'trunc' 'trunc_ln674_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln223_6 = zext i16 %trunc_ln674_2"   --->   Operation 93 'zext' 'zext_ln223_6' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.78ns)   --->   "%add_ln223_4 = add i17 %zext_ln674_2, i17 %zext_ln223_5"   --->   Operation 94 'add' 'add_ln223_4' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln223_7 = zext i17 %add_ln223_4"   --->   Operation 95 'zext' 'zext_ln223_7' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.78ns)   --->   "%add_ln223_5 = add i17 %zext_ln674_3, i17 %zext_ln223_6"   --->   Operation 96 'add' 'add_ln223_5' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln223_8 = zext i17 %add_ln223_5"   --->   Operation 97 'zext' 'zext_ln223_8' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.79ns)   --->   "%add_ln223_6 = add i18 %zext_ln223_8, i18 %zext_ln223_7"   --->   Operation 98 'add' 'add_ln223_6' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln223_9 = zext i18 %add_ln223_6"   --->   Operation 99 'zext' 'zext_ln223_9' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.80ns)   --->   "%add_ln223_7 = add i20 %udpChecksum_V_load, i20 %zext_ln223_9"   --->   Operation 100 'add' 'add_ln223_7' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.45ns)   --->   "%store_ln207 = store i20 %add_ln223_7, i20 %udpChecksum_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:207]   --->   Operation 101 'store' 'store_ln207' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.45>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i73 %trunc_ln154_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 102 'zext' 'zext_ln173_2' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln173_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 103 'write' 'write_ln173' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 104 [1/1] (1.13ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %udpPort2addIpHeader_header, i64 %tempWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 104 'write' 'write_ln173' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 1.13> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.13> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 64> <FIFO>
ST_1 : Operation 105 [1/1] (0.49ns)   --->   "%icmp_ln1064 = icmp_eq  i3 %ipWordCounter_V_load, i3 2"   --->   Operation 105 'icmp' 'icmp_ln1064' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:210]   --->   Operation 106 'br' 'br_ln210' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.57ns)   --->   "%add_ln885 = add i3 %ipWordCounter_V_load, i3 1"   --->   Operation 107 'add' 'add_ln885' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln1064)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.38ns)   --->   "%store_ln885 = store i3 %add_ln885, i3 %ipWordCounter_V"   --->   Operation 108 'store' 'store_ln885' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 109 'br' 'br_ln0' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.45ns)   --->   "%store_ln211 = store i2 2, i2 %udpState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:211]   --->   Operation 110 'store' 'store_ln211' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & icmp_ln1064)> <Delay = 0.45>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln211 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:211]   --->   Operation 111 'br' 'br_ln211' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln214 = br void %._crit_edge9.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:214]   --->   Operation 112 'br' 'br_ln214' <Predicate = (udpState_load == 1 & or_ln201 & tmp_4_i & tmp_7_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln215 = br void %udpPortUnreachable.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:215]   --->   Operation 113 'br' 'br_ln215' <Predicate = (udpState_load == 1)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 114 'nbwritereq' 'tmp_2_i' <Predicate = (udpState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %tmp_2_i, void %._crit_edge15.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:230]   --->   Operation 115 'br' 'br_ln230' <Predicate = (udpState_load == 3)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i16 %trunc_ln182"   --->   Operation 116 'zext' 'zext_ln1691' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i20.i32.i32, i20 %udpChecksum_V_load, i32 16, i32 19"   --->   Operation 117 'partselect' 'trunc_ln1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1691_1 = zext i4 %trunc_ln1"   --->   Operation 118 'zext' 'zext_ln1691_1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i4 %trunc_ln1"   --->   Operation 119 'zext' 'zext_ln1691_2' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.78ns)   --->   "%add_ln229 = add i17 %zext_ln1691, i17 %zext_ln1691_2"   --->   Operation 120 'add' 'add_ln229' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.78ns)   --->   "%add_ln1542 = add i16 %trunc_ln182, i16 %zext_ln1691_1"   --->   Operation 121 'add' 'add_ln1542' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1691_3 = zext i16 %add_ln1542"   --->   Operation 122 'zext' 'zext_ln1691_3' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%r = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln229, i32 16"   --->   Operation 123 'bitselect' 'r' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln1691_4 = zext i1 %r"   --->   Operation 124 'zext' 'zext_ln1691_4' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.78ns)   --->   "%add_ln229_1 = add i17 %zext_ln1691_4, i17 %zext_ln1691_3"   --->   Operation 125 'add' 'add_ln229_1' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln954 = zext i17 %add_ln229_1"   --->   Operation 126 'zext' 'zext_ln954' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.28ns)   --->   "%r_2 = xor i18 %zext_ln954, i18 262143"   --->   Operation 127 'xor' 'r_2' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln953 = sext i18 %r_2"   --->   Operation 128 'sext' 'sext_ln953' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.45ns)   --->   "%store_ln233 = store i20 %sext_ln953, i20 %udpChecksum_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:233]   --->   Operation 129 'store' 'store_ln233' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i18 %r_2"   --->   Operation 130 'trunc' 'trunc_ln674' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1, i16 %trunc_ln674" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 131 'write' 'write_ln173' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_1 : Operation 132 [1/1] (0.45ns)   --->   "%store_ln235 = store i2 0, i2 %udpState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:235]   --->   Operation 132 'store' 'store_ln235' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.45>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln236 = br void %._crit_edge15.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:236]   --->   Operation 133 'br' 'br_ln236' <Predicate = (udpState_load == 3 & tmp_2_i)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln237 = br void %udpPortUnreachable.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:237]   --->   Operation 134 'br' 'br_ln237' <Predicate = (udpState_load == 3)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.12ns)   --->   "%or_ln184 = or i1 %tmp_i, i1 %tmp_1_i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 135 'or' 'or_ln184' <Predicate = (udpState_load == 0)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %or_ln184, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 136 'br' 'br_ln184' <Predicate = (udpState_load == 0)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_3_i = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i128P0A, i128 %udpPort2addIpHeader_data, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:139]   --->   Operation 137 'nbwritereq' 'tmp_3_i' <Predicate = (udpState_load == 0 & or_ln184)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %tmp_3_i, void %._crit_edge6.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:184]   --->   Operation 138 'br' 'br_ln184' <Predicate = (udpState_load == 0 & or_ln184)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.38ns)   --->   "%store_ln185 = store i3 0, i3 %ipWordCounter_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:185]   --->   Operation 139 'store' 'store_ln185' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.38>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln187 = br i1 %tmp_i, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:187]   --->   Operation 140 'br' 'br_ln187' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.41ns)   --->   "%br_ln191 = br i1 %tmp_1_i, void %._crit_edge8.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:191]   --->   Operation 141 'br' 'br_ln191' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i)> <Delay = 0.41>
ST_1 : Operation 142 [1/1] (0.38ns)   --->   "%store_ln193 = store i1 1, i1 %streamSource_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:193]   --->   Operation 142 'store' 'store_ln193' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i & tmp_1_i)> <Delay = 0.38>
ST_1 : Operation 143 [1/1] (0.41ns)   --->   "%br_ln194 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:194]   --->   Operation 143 'br' 'br_ln194' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & !tmp_i & tmp_1_i)> <Delay = 0.41>
ST_1 : Operation 144 [1/1] (0.38ns)   --->   "%store_ln189 = store i1 0, i1 %streamSource_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:189]   --->   Operation 144 'store' 'store_ln189' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & tmp_i)> <Delay = 0.38>
ST_1 : Operation 145 [1/1] (0.41ns)   --->   "%br_ln190 = br void %._crit_edge8.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:190]   --->   Operation 145 'br' 'br_ln190' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i & tmp_i)> <Delay = 0.41>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tempWord_data_V_1_1 = phi i9 259, void, i9 11, void, i9 0, void"   --->   Operation 146 'phi' 'tempWord_data_V_1_1' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln195 = sext i9 %tempWord_data_V_1_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 147 'sext' 'sext_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln195 = zext i10 %sext_ln195" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 148 'zext' 'zext_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.45ns)   --->   "%store_ln195 = store i20 %zext_ln195, i20 %udpChecksum_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:195]   --->   Operation 149 'store' 'store_ln195' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i65 @_ssdm_op_BitConcatenate.i65.i55.i10, i55 18014398509481984, i10 %sext_ln195" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 150 'bitconcatenate' 'or_ln' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i65 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 151 'sext' 'sext_ln173' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i72 %sext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 152 'zext' 'zext_ln173' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %udpPort2addIpHeader_data, i128 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 153 'write' 'write_ln173' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.21> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 192> <FIFO>
ST_1 : Operation 154 [1/1] (0.45ns)   --->   "%store_ln197 = store i2 1, i2 %udpState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:197]   --->   Operation 154 'store' 'store_ln197' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.45>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln198 = br void %._crit_edge6.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:198]   --->   Operation 155 'br' 'br_ln198' <Predicate = (udpState_load == 0 & or_ln184 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln199 = br void %udpPortUnreachable.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/icmp_server/icmp_server.cpp:199]   --->   Operation 156 'br' 'br_ln199' <Predicate = (udpState_load == 0)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 157 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ udpIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ttlIn_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ udpState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ipWordCounter_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ streamSource_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udpChecksum_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ udpPort2addIpHeader_data]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ udpPort2addIpHeader_header]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specinterface_ln0    (specinterface ) [ 00]
specpipeline_ln169   (specpipeline  ) [ 00]
tmp_i                (nbreadreq     ) [ 01]
tmp_1_i              (nbreadreq     ) [ 01]
udpState_load        (load          ) [ 01]
ipWordCounter_V_load (load          ) [ 00]
streamSource_V_load  (load          ) [ 01]
udpChecksum_V_load   (load          ) [ 00]
trunc_ln182          (trunc         ) [ 00]
switch_ln182         (switch        ) [ 00]
xor_ln217            (xor           ) [ 00]
and_ln217            (and           ) [ 00]
and_ln217_1          (and           ) [ 00]
or_ln217             (or            ) [ 01]
br_ln217             (br            ) [ 00]
tmp_5_i              (nbwritereq    ) [ 01]
br_ln217             (br            ) [ 00]
br_ln219             (br            ) [ 00]
tmp_1                (read          ) [ 00]
br_ln220             (br            ) [ 00]
tmp                  (read          ) [ 00]
br_ln222             (br            ) [ 00]
phi_ln154            (phi           ) [ 00]
trunc_ln154          (trunc         ) [ 00]
tempWord_last_V      (bitselect     ) [ 01]
p_Result_4_i         (partselect    ) [ 00]
p_Result_5_i         (partselect    ) [ 00]
zext_ln223           (zext          ) [ 00]
zext_ln674           (zext          ) [ 00]
p_Result_6_i         (partselect    ) [ 00]
zext_ln674_1         (zext          ) [ 00]
trunc_ln674_1        (trunc         ) [ 00]
zext_ln223_1         (zext          ) [ 00]
add_ln223            (add           ) [ 00]
zext_ln223_2         (zext          ) [ 00]
add_ln223_1          (add           ) [ 00]
zext_ln223_3         (zext          ) [ 00]
add_ln223_2          (add           ) [ 00]
zext_ln223_4         (zext          ) [ 00]
add_ln223_3          (add           ) [ 00]
store_ln223          (store         ) [ 00]
zext_ln173_1         (zext          ) [ 00]
write_ln173          (write         ) [ 00]
br_ln225             (br            ) [ 00]
store_ln226          (store         ) [ 00]
br_ln226             (br            ) [ 00]
br_ln227             (br            ) [ 00]
br_ln228             (br            ) [ 00]
xor_ln201            (xor           ) [ 00]
and_ln201            (and           ) [ 00]
and_ln201_1          (and           ) [ 00]
or_ln201             (or            ) [ 01]
br_ln201             (br            ) [ 00]
tmp_4_i              (nbwritereq    ) [ 01]
br_ln201             (br            ) [ 00]
tmp_7_i              (nbwritereq    ) [ 01]
br_ln201             (br            ) [ 00]
br_ln203             (br            ) [ 00]
tmp_3                (read          ) [ 00]
br_ln204             (br            ) [ 00]
tmp_2                (read          ) [ 00]
br_ln206             (br            ) [ 00]
phi_ln154_1          (phi           ) [ 00]
trunc_ln154_1        (trunc         ) [ 00]
tempWord_data_V_1    (trunc         ) [ 00]
p_Result_8_i         (partselect    ) [ 00]
p_Result_9_i         (partselect    ) [ 00]
zext_ln223_5         (zext          ) [ 00]
zext_ln674_2         (zext          ) [ 00]
p_Result_10_i        (partselect    ) [ 00]
zext_ln674_3         (zext          ) [ 00]
trunc_ln674_2        (trunc         ) [ 00]
zext_ln223_6         (zext          ) [ 00]
add_ln223_4          (add           ) [ 00]
zext_ln223_7         (zext          ) [ 00]
add_ln223_5          (add           ) [ 00]
zext_ln223_8         (zext          ) [ 00]
add_ln223_6          (add           ) [ 00]
zext_ln223_9         (zext          ) [ 00]
add_ln223_7          (add           ) [ 00]
store_ln207          (store         ) [ 00]
zext_ln173_2         (zext          ) [ 00]
write_ln173          (write         ) [ 00]
write_ln173          (write         ) [ 00]
icmp_ln1064          (icmp          ) [ 01]
br_ln210             (br            ) [ 00]
add_ln885            (add           ) [ 00]
store_ln885          (store         ) [ 00]
br_ln0               (br            ) [ 00]
store_ln211          (store         ) [ 00]
br_ln211             (br            ) [ 00]
br_ln214             (br            ) [ 00]
br_ln215             (br            ) [ 00]
tmp_2_i              (nbwritereq    ) [ 01]
br_ln230             (br            ) [ 00]
zext_ln1691          (zext          ) [ 00]
trunc_ln1            (partselect    ) [ 00]
zext_ln1691_1        (zext          ) [ 00]
zext_ln1691_2        (zext          ) [ 00]
add_ln229            (add           ) [ 00]
add_ln1542           (add           ) [ 00]
zext_ln1691_3        (zext          ) [ 00]
r                    (bitselect     ) [ 00]
zext_ln1691_4        (zext          ) [ 00]
add_ln229_1          (add           ) [ 00]
zext_ln954           (zext          ) [ 00]
r_2                  (xor           ) [ 00]
sext_ln953           (sext          ) [ 00]
store_ln233          (store         ) [ 00]
trunc_ln674          (trunc         ) [ 00]
write_ln173          (write         ) [ 00]
store_ln235          (store         ) [ 00]
br_ln236             (br            ) [ 00]
br_ln237             (br            ) [ 00]
or_ln184             (or            ) [ 01]
br_ln184             (br            ) [ 00]
tmp_3_i              (nbwritereq    ) [ 01]
br_ln184             (br            ) [ 00]
store_ln185          (store         ) [ 00]
br_ln187             (br            ) [ 00]
br_ln191             (br            ) [ 00]
store_ln193          (store         ) [ 00]
br_ln194             (br            ) [ 00]
store_ln189          (store         ) [ 00]
br_ln190             (br            ) [ 00]
tempWord_data_V_1_1  (phi           ) [ 00]
sext_ln195           (sext          ) [ 00]
zext_ln195           (zext          ) [ 00]
store_ln195          (store         ) [ 00]
or_ln                (bitconcatenate) [ 00]
sext_ln173           (sext          ) [ 00]
zext_ln173           (zext          ) [ 00]
write_ln173          (write         ) [ 00]
store_ln197          (store         ) [ 00]
br_ln198             (br            ) [ 00]
br_ln199             (br            ) [ 00]
ret_ln0              (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="udpIn_internal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpIn_internal"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ttlIn_internal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ttlIn_internal"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="udpState">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpState"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ipWordCounter_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ipWordCounter_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="streamSource_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamSource_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="udpChecksum_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpChecksum_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="udpPort2addIpHeader_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpPort2addIpHeader_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="udpPort2addIpHeader_header">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="udpPort2addIpHeader_header"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i65.i55.i10"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_i_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="128" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tmp_1_i_nbreadreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="128" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_nbwritereq_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_5_i/1 tmp_4_i/1 tmp_3_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="128" slack="0"/>
<pin id="127" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 tmp_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="128" slack="0"/>
<pin id="132" dir="0" index="1" bw="128" slack="0"/>
<pin id="133" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 tmp_2/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="128" slack="0"/>
<pin id="139" dir="0" index="2" bw="73" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 write_ln173/1 write_ln173/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_7_i_nbwritereq_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_7_i/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln173_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="64" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_2_i_nbwritereq_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="16" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="write_ln173_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="0" index="2" bw="16" slack="0"/>
<pin id="170" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="phi_ln154_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="175" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln154 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="phi_ln154_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="128" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="128" slack="0"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln154/1 "/>
</bind>
</comp>

<comp id="184" class="1005" name="phi_ln154_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="186" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln154_1 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="phi_ln154_1_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="128" slack="0"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="128" slack="0"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln154_1/1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tempWord_data_V_1_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="197" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="tempWord_data_V_1_1 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="tempWord_data_V_1_1_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tempWord_data_V_1_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="udpState_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="0"/>
<pin id="211" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="udpState_load/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="ipWordCounter_V_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="3" slack="0"/>
<pin id="215" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ipWordCounter_V_load/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="streamSource_V_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="streamSource_V_load/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="udpChecksum_V_load_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="20" slack="0"/>
<pin id="223" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="udpChecksum_V_load/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln182_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="20" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln182/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="xor_ln217_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln217/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="and_ln217_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="and_ln217_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln217_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="or_ln217_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln217/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln154_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="128" slack="0"/>
<pin id="255" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tempWord_last_V_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="128" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tempWord_last_V/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_4_i_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="128" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="0" index="3" bw="7" slack="0"/>
<pin id="270" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4_i/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_5_i_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="16" slack="0"/>
<pin id="277" dir="0" index="1" bw="128" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="0" index="3" bw="7" slack="0"/>
<pin id="280" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5_i/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln223_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="16" slack="0"/>
<pin id="287" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln674_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="p_Result_6_i_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="128" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6_i/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln674_1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_1/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln674_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="128" slack="0"/>
<pin id="309" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln223_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln223_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln223_2_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="17" slack="0"/>
<pin id="323" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln223_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="0"/>
<pin id="328" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln223_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="17" slack="0"/>
<pin id="333" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_3/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln223_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="17" slack="0"/>
<pin id="337" dir="0" index="1" bw="17" slack="0"/>
<pin id="338" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_2/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="zext_ln223_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="0"/>
<pin id="343" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_4/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln223_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="20" slack="0"/>
<pin id="347" dir="0" index="1" bw="18" slack="0"/>
<pin id="348" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_3/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln223_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="20" slack="0"/>
<pin id="353" dir="0" index="1" bw="20" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln223/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln173_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="73" slack="0"/>
<pin id="359" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln226_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="2" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="xor_ln201_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln201/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="and_ln201_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="and_ln201_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln201_1/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln201_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln201/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln154_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="128" slack="0"/>
<pin id="394" dir="1" index="1" bw="73" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154_1/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tempWord_data_V_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="128" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tempWord_data_V_1/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_Result_8_i_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="16" slack="0"/>
<pin id="403" dir="0" index="1" bw="128" slack="0"/>
<pin id="404" dir="0" index="2" bw="7" slack="0"/>
<pin id="405" dir="0" index="3" bw="7" slack="0"/>
<pin id="406" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_8_i/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="p_Result_9_i_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="128" slack="0"/>
<pin id="414" dir="0" index="2" bw="7" slack="0"/>
<pin id="415" dir="0" index="3" bw="7" slack="0"/>
<pin id="416" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_9_i/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="zext_ln223_5_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="16" slack="0"/>
<pin id="423" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_5/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln674_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="0"/>
<pin id="427" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_2/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_Result_10_i_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="16" slack="0"/>
<pin id="431" dir="0" index="1" bw="128" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="0" index="3" bw="6" slack="0"/>
<pin id="434" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_i/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="zext_ln674_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674_3/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="trunc_ln674_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="128" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln223_6_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_6/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln223_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="0" index="1" bw="16" slack="0"/>
<pin id="454" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_4/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln223_7_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="17" slack="0"/>
<pin id="459" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_7/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="add_ln223_5_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="16" slack="0"/>
<pin id="463" dir="0" index="1" bw="16" slack="0"/>
<pin id="464" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_5/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln223_8_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="17" slack="0"/>
<pin id="469" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_8/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="add_ln223_6_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="17" slack="0"/>
<pin id="473" dir="0" index="1" bw="17" slack="0"/>
<pin id="474" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_6/1 "/>
</bind>
</comp>

<comp id="477" class="1004" name="zext_ln223_9_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="18" slack="0"/>
<pin id="479" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_9/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln223_7_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="20" slack="0"/>
<pin id="483" dir="0" index="1" bw="18" slack="0"/>
<pin id="484" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_7/1 "/>
</bind>
</comp>

<comp id="487" class="1004" name="store_ln207_store_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="20" slack="0"/>
<pin id="489" dir="0" index="1" bw="20" slack="0"/>
<pin id="490" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln207/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln173_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="73" slack="0"/>
<pin id="495" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_2/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="icmp_ln1064_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="3" slack="0"/>
<pin id="500" dir="0" index="1" bw="3" slack="0"/>
<pin id="501" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/1 "/>
</bind>
</comp>

<comp id="504" class="1004" name="add_ln885_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="3" slack="0"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="store_ln885_store_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="3" slack="0"/>
<pin id="513" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln885/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln211_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="2" slack="0"/>
<pin id="518" dir="0" index="1" bw="2" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln211/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln1691_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln1_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="4" slack="0"/>
<pin id="528" dir="0" index="1" bw="20" slack="0"/>
<pin id="529" dir="0" index="2" bw="6" slack="0"/>
<pin id="530" dir="0" index="3" bw="6" slack="0"/>
<pin id="531" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln1691_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_1/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="zext_ln1691_2_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="4" slack="0"/>
<pin id="542" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_2/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln229_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="16" slack="0"/>
<pin id="546" dir="0" index="1" bw="4" slack="0"/>
<pin id="547" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229/1 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln1542_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="16" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="0"/>
<pin id="553" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1542/1 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln1691_3_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_3/1 "/>
</bind>
</comp>

<comp id="560" class="1004" name="r_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="17" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln1691_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1691_4/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="add_ln229_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="16" slack="0"/>
<pin id="575" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln229_1/1 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln954_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="17" slack="0"/>
<pin id="580" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln954/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="r_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="17" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_2/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sext_ln953_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="18" slack="0"/>
<pin id="590" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln953/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="store_ln233_store_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="18" slack="0"/>
<pin id="594" dir="0" index="1" bw="20" slack="0"/>
<pin id="595" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln233/1 "/>
</bind>
</comp>

<comp id="598" class="1004" name="trunc_ln674_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="18" slack="0"/>
<pin id="600" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="603" class="1004" name="store_ln235_store_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="2" slack="0"/>
<pin id="606" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln235/1 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln184_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln184/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln185_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="3" slack="0"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln185/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="store_ln193_store_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="627" class="1004" name="store_ln189_store_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln195_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln195/1 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln195_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="0"/>
<pin id="639" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln195/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="store_ln195_store_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="0" index="1" bw="20" slack="0"/>
<pin id="644" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln195/1 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="65" slack="0"/>
<pin id="649" dir="0" index="1" bw="55" slack="0"/>
<pin id="650" dir="0" index="2" bw="9" slack="0"/>
<pin id="651" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="sext_ln173_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="65" slack="0"/>
<pin id="657" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/1 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln173_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="65" slack="0"/>
<pin id="661" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/1 "/>
</bind>
</comp>

<comp id="664" class="1004" name="store_ln197_store_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="2" slack="0"/>
<pin id="667" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln197/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="113"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="62" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="64" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="28" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="72" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="171"><net_src comp="82" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="16" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="182"><net_src comp="124" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="130" pin="2"/><net_sink comp="176" pin=2"/></net>

<net id="193"><net_src comp="124" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="130" pin="2"/><net_sink comp="187" pin=2"/></net>

<net id="206"><net_src comp="90" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="92" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="208"><net_src comp="94" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="212"><net_src comp="4" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="10" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="217" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="38" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="100" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="217" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="108" pin="3"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="235" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="176" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="176" pin="4"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="46" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="176" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="50" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="52" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="176" pin="4"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="54" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="56" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="265" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="275" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="176" pin="4"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="58" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="306"><net_src comp="293" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="176" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="289" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="285" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="303" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="311" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="321" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="221" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="345" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="10" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="253" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="4" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="217" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="100" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="368" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="217" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="108" pin="3"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="374" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="380" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="187" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="187" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="407"><net_src comp="48" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="187" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="410"><net_src comp="52" pin="0"/><net_sink comp="401" pin=3"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="187" pin="4"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="54" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="56" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="401" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="411" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="187" pin="4"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="58" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="60" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="429" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="187" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="425" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="421" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="439" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="447" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="467" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="457" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="480"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="485"><net_src comp="221" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="477" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="481" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="10" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="392" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="502"><net_src comp="213" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="68" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="508"><net_src comp="213" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="70" pin="0"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="504" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="6" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="36" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="4" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="525"><net_src comp="225" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="74" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="221" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="534"><net_src comp="58" pin="0"/><net_sink comp="526" pin=2"/></net>

<net id="535"><net_src comp="76" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="526" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="526" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="548"><net_src comp="522" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="225" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="536" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="565"><net_src comp="78" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="544" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="58" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="571"><net_src comp="560" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="576"><net_src comp="568" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="577"><net_src comp="556" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="581"><net_src comp="572" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="80" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="588" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="10" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="582" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="607"><net_src comp="84" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="4" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="100" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="108" pin="3"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="86" pin="0"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="6" pin="0"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="38" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="8" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="631"><net_src comp="88" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="8" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="198" pin="6"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="633" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="10" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="96" pin="0"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="98" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="633" pin="1"/><net_sink comp="647" pin=2"/></net>

<net id="658"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="668"><net_src comp="34" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="4" pin="0"/><net_sink comp="664" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: udpState | {1 }
	Port: ipWordCounter_V | {1 }
	Port: streamSource_V | {1 }
	Port: udpChecksum_V | {1 }
	Port: udpPort2addIpHeader_data | {1 }
	Port: udpPort2addIpHeader_header | {1 }
	Port: icmp_server_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_stream_net_axis_64_0_checksumStreams_1 | {1 }
 - Input state : 
	Port: udpPortUnreachable : udpIn_internal | {1 }
	Port: udpPortUnreachable : ttlIn_internal | {1 }
	Port: udpPortUnreachable : udpState | {1 }
	Port: udpPortUnreachable : ipWordCounter_V | {1 }
	Port: udpPortUnreachable : streamSource_V | {1 }
	Port: udpPortUnreachable : udpChecksum_V | {1 }
  - Chain level:
	State 1
		trunc_ln182 : 1
		switch_ln182 : 1
		xor_ln217 : 1
		and_ln217 : 1
		and_ln217_1 : 1
		or_ln217 : 1
		br_ln217 : 1
		br_ln219 : 1
		phi_ln154 : 1
		trunc_ln154 : 2
		tempWord_last_V : 2
		p_Result_4_i : 2
		p_Result_5_i : 2
		zext_ln223 : 3
		zext_ln674 : 3
		p_Result_6_i : 2
		zext_ln674_1 : 3
		trunc_ln674_1 : 2
		zext_ln223_1 : 3
		add_ln223 : 4
		zext_ln223_2 : 5
		add_ln223_1 : 4
		zext_ln223_3 : 5
		add_ln223_2 : 6
		zext_ln223_4 : 7
		add_ln223_3 : 8
		store_ln223 : 9
		zext_ln173_1 : 3
		write_ln173 : 4
		br_ln225 : 3
		xor_ln201 : 1
		and_ln201 : 1
		and_ln201_1 : 1
		or_ln201 : 1
		br_ln201 : 1
		br_ln203 : 1
		phi_ln154_1 : 1
		trunc_ln154_1 : 2
		tempWord_data_V_1 : 2
		p_Result_8_i : 2
		p_Result_9_i : 2
		zext_ln223_5 : 3
		zext_ln674_2 : 3
		p_Result_10_i : 2
		zext_ln674_3 : 3
		trunc_ln674_2 : 2
		zext_ln223_6 : 3
		add_ln223_4 : 4
		zext_ln223_7 : 5
		add_ln223_5 : 4
		zext_ln223_8 : 5
		add_ln223_6 : 6
		zext_ln223_9 : 7
		add_ln223_7 : 8
		store_ln207 : 9
		zext_ln173_2 : 3
		write_ln173 : 4
		write_ln173 : 3
		icmp_ln1064 : 1
		br_ln210 : 2
		add_ln885 : 1
		store_ln885 : 2
		zext_ln1691 : 2
		trunc_ln1 : 1
		zext_ln1691_1 : 2
		zext_ln1691_2 : 2
		add_ln229 : 3
		add_ln1542 : 3
		zext_ln1691_3 : 4
		r : 4
		zext_ln1691_4 : 5
		add_ln229_1 : 6
		zext_ln954 : 7
		r_2 : 8
		sext_ln953 : 8
		store_ln233 : 9
		trunc_ln674 : 8
		write_ln173 : 9
		tempWord_data_V_1_1 : 1
		sext_ln195 : 2
		zext_ln195 : 3
		store_ln195 : 4
		or_ln : 3
		sext_ln173 : 4
		zext_ln173 : 5
		write_ln173 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln223_fu_315     |    0    |    23   |
|          |     add_ln223_1_fu_325    |    0    |    23   |
|          |     add_ln223_2_fu_335    |    0    |    24   |
|          |     add_ln223_3_fu_345    |    0    |    27   |
|          |     add_ln223_4_fu_451    |    0    |    23   |
|    add   |     add_ln223_5_fu_461    |    0    |    23   |
|          |     add_ln223_6_fu_471    |    0    |    24   |
|          |     add_ln223_7_fu_481    |    0    |    27   |
|          |      add_ln885_fu_504     |    0    |    10   |
|          |      add_ln229_fu_544     |    0    |    23   |
|          |     add_ln1542_fu_550     |    0    |    23   |
|          |     add_ln229_1_fu_572    |    0    |    23   |
|----------|---------------------------|---------|---------|
|          |      xor_ln217_fu_229     |    0    |    2    |
|    xor   |      xor_ln201_fu_368     |    0    |    2    |
|          |         r_2_fu_582        |    0    |    17   |
|----------|---------------------------|---------|---------|
|          |      and_ln217_fu_235     |    0    |    2    |
|    and   |     and_ln217_1_fu_241    |    0    |    2    |
|          |      and_ln201_fu_374     |    0    |    2    |
|          |     and_ln201_1_fu_380    |    0    |    2    |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln1064_fu_498    |    0    |    8    |
|----------|---------------------------|---------|---------|
|          |      or_ln217_fu_247      |    0    |    2    |
|    or    |      or_ln201_fu_386      |    0    |    2    |
|          |      or_ln184_fu_609      |    0    |    2    |
|----------|---------------------------|---------|---------|
| nbreadreq|   tmp_i_nbreadreq_fu_100  |    0    |    0    |
|          |  tmp_1_i_nbreadreq_fu_108 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |   grp_nbwritereq_fu_116   |    0    |    0    |
|nbwritereq| tmp_7_i_nbwritereq_fu_143 |    0    |    0    |
|          | tmp_2_i_nbwritereq_fu_158 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   read   |      grp_read_fu_124      |    0    |    0    |
|          |      grp_read_fu_130      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |      grp_write_fu_136     |    0    |    0    |
|   write  |  write_ln173_write_fu_151 |    0    |    0    |
|          |  write_ln173_write_fu_166 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     trunc_ln182_fu_225    |    0    |    0    |
|          |     trunc_ln154_fu_253    |    0    |    0    |
|          |    trunc_ln674_1_fu_307   |    0    |    0    |
|   trunc  |    trunc_ln154_1_fu_392   |    0    |    0    |
|          |  tempWord_data_V_1_fu_396 |    0    |    0    |
|          |    trunc_ln674_2_fu_443   |    0    |    0    |
|          |     trunc_ln674_fu_598    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|   tempWord_last_V_fu_257  |    0    |    0    |
|          |          r_fu_560         |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    p_Result_4_i_fu_265    |    0    |    0    |
|          |    p_Result_5_i_fu_275    |    0    |    0    |
|          |    p_Result_6_i_fu_293    |    0    |    0    |
|partselect|    p_Result_8_i_fu_401    |    0    |    0    |
|          |    p_Result_9_i_fu_411    |    0    |    0    |
|          |    p_Result_10_i_fu_429   |    0    |    0    |
|          |      trunc_ln1_fu_526     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln223_fu_285     |    0    |    0    |
|          |     zext_ln674_fu_289     |    0    |    0    |
|          |    zext_ln674_1_fu_303    |    0    |    0    |
|          |    zext_ln223_1_fu_311    |    0    |    0    |
|          |    zext_ln223_2_fu_321    |    0    |    0    |
|          |    zext_ln223_3_fu_331    |    0    |    0    |
|          |    zext_ln223_4_fu_341    |    0    |    0    |
|          |    zext_ln173_1_fu_357    |    0    |    0    |
|          |    zext_ln223_5_fu_421    |    0    |    0    |
|          |    zext_ln674_2_fu_425    |    0    |    0    |
|          |    zext_ln674_3_fu_439    |    0    |    0    |
|   zext   |    zext_ln223_6_fu_447    |    0    |    0    |
|          |    zext_ln223_7_fu_457    |    0    |    0    |
|          |    zext_ln223_8_fu_467    |    0    |    0    |
|          |    zext_ln223_9_fu_477    |    0    |    0    |
|          |    zext_ln173_2_fu_493    |    0    |    0    |
|          |     zext_ln1691_fu_522    |    0    |    0    |
|          |    zext_ln1691_1_fu_536   |    0    |    0    |
|          |    zext_ln1691_2_fu_540   |    0    |    0    |
|          |    zext_ln1691_3_fu_556   |    0    |    0    |
|          |    zext_ln1691_4_fu_568   |    0    |    0    |
|          |     zext_ln954_fu_578     |    0    |    0    |
|          |     zext_ln195_fu_637     |    0    |    0    |
|          |     zext_ln173_fu_659     |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     sext_ln953_fu_588     |    0    |    0    |
|   sext   |     sext_ln195_fu_633     |    0    |    0    |
|          |     sext_ln173_fu_655     |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        or_ln_fu_647       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   316   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    phi_ln154_1_reg_184    |   128  |
|     phi_ln154_reg_173     |   128  |
|tempWord_data_V_1_1_reg_195|    9   |
+---------------------------+--------+
|           Total           |   265  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_136 |  p2  |   3  |  73  |   219  ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   219  || 0.419857||    14   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   316  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   265  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   265  |   330  |
+-----------+--------+--------+--------+
