<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="907">
<testsuite disabled="0" errors="0" failures="0" name="hyperram_cover" skipped="0" tests="1" time="907">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="hyperram_cover" name="default" status="PASS" time="907">
<system-out>SBY 17:14:57 [hyperram_cover] Removing directory 'hyperram_cover'.
SBY 17:14:57 [hyperram_cover] Copy 'src/hyperram.v' to 'hyperram_cover/src/hyperram.v'.
SBY 17:14:57 [hyperram_cover] engine_0: smtbmc
SBY 17:14:57 [hyperram_cover] base: starting process &quot;cd hyperram_cover/src; yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 17:15:01 [hyperram_cover] base: finished (returncode=0)
SBY 17:15:01 [hyperram_cover] smt2: starting process &quot;cd hyperram_cover/model; yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 17:15:02 [hyperram_cover] smt2: finished (returncode=0)
SBY 17:15:02 [hyperram_cover] engine_0: starting process &quot;cd hyperram_cover; yosys-smtbmc --presat --unroll -c --noprogress -t 1000  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 17:15:02 [hyperram_cover] engine_0: ##   0:00:00  Solver: yices
SBY 17:15:02 [hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 17:15:03 [hyperram_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 17:15:03 [hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 2..
SBY 17:15:04 [hyperram_cover] engine_0: ##   0:00:01  Checking cover reachability in step 3..
SBY 17:15:04 [hyperram_cover] engine_0: ##   0:00:01  Reached cover statement at _load_trmax_ in step 3.
SBY 17:15:04 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to VCD file: engine_0/trace0.vcd
SBY 17:15:04 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 17:15:04 [hyperram_cover] engine_0: ##   0:00:02  Writing trace to constraints file: engine_0/trace0.smtc
SBY 17:15:04 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 3..
SBY 17:15:05 [hyperram_cover] engine_0: ##   0:00:02  Checking cover reachability in step 4..
SBY 17:15:05 [hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 5..
SBY 17:15:05 [hyperram_cover] engine_0: ##   0:00:03  Checking cover reachability in step 6..
SBY 17:15:06 [hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 7..
SBY 17:15:06 [hyperram_cover] engine_0: ##   0:00:04  Checking cover reachability in step 8..
SBY 17:15:07 [hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 9..
SBY 17:15:07 [hyperram_cover] engine_0: ##   0:00:05  Checking cover reachability in step 10..
SBY 17:15:08 [hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 11..
SBY 17:15:09 [hyperram_cover] engine_0: ##   0:00:06  Checking cover reachability in step 12..
SBY 17:15:09 [hyperram_cover] engine_0: ##   0:00:07  Reached cover statement at _load_tpre_ in step 12.
SBY 17:15:09 [hyperram_cover] engine_0: ##   0:00:07  Writing trace to VCD file: engine_0/trace1.vcd
SBY 17:15:09 [hyperram_cover] engine_0: ##   0:00:07  Writing trace to Verilog testbench: engine_0/trace1_tb.v
SBY 17:15:10 [hyperram_cover] engine_0: ##   0:00:07  Writing trace to constraints file: engine_0/trace1.smtc
SBY 17:15:10 [hyperram_cover] engine_0: ##   0:00:07  Checking cover reachability in step 12..
SBY 17:15:10 [hyperram_cover] engine_0: ##   0:00:08  Reached cover statement at _load_tcsh_ in step 12.
SBY 17:15:10 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to VCD file: engine_0/trace2.vcd
SBY 17:15:11 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to Verilog testbench: engine_0/trace2_tb.v
SBY 17:15:11 [hyperram_cover] engine_0: ##   0:00:08  Writing trace to constraints file: engine_0/trace2.smtc
SBY 17:15:11 [hyperram_cover] engine_0: ##   0:00:08  Checking cover reachability in step 12..
SBY 17:15:11 [hyperram_cover] engine_0: ##   0:00:09  Reached cover statement at _load_tacc_ in step 12.
SBY 17:15:11 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to VCD file: engine_0/trace3.vcd
SBY 17:15:12 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to Verilog testbench: engine_0/trace3_tb.v
SBY 17:15:12 [hyperram_cover] engine_0: ##   0:00:09  Writing trace to constraints file: engine_0/trace3.smtc
SBY 17:15:12 [hyperram_cover] engine_0: ##   0:00:10  Checking cover reachability in step 12..
SBY 17:15:12 [hyperram_cover] engine_0: ##   0:00:10  Reached cover statement at _load_post_ in step 12.
SBY 17:15:13 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to VCD file: engine_0/trace4.vcd
SBY 17:15:13 [hyperram_cover] engine_0: ##   0:00:10  Writing trace to Verilog testbench: engine_0/trace4_tb.v
SBY 17:15:13 [hyperram_cover] engine_0: ##   0:00:11  Writing trace to constraints file: engine_0/trace4.smtc
SBY 17:15:13 [hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 12..
SBY 17:15:14 [hyperram_cover] engine_0: ##   0:00:11  Checking cover reachability in step 13..
SBY 17:15:14 [hyperram_cover] engine_0: ##   0:00:12  Checking cover reachability in step 14..
SBY 17:15:15 [hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 15..
SBY 17:15:15 [hyperram_cover] engine_0: ##   0:00:13  Checking cover reachability in step 16..
SBY 17:15:16 [hyperram_cover] engine_0: ##   0:00:14  Checking cover reachability in step 17..
SBY 17:15:17 [hyperram_cover] engine_0: ##   0:00:15  Checking cover reachability in step 18..
SBY 17:15:18 [hyperram_cover] engine_0: ##   0:00:15  Checking cover reachability in step 19..
SBY 17:15:18 [hyperram_cover] engine_0: ##   0:00:16  Checking cover reachability in step 20..
SBY 17:15:19 [hyperram_cover] engine_0: ##   0:00:17  Checking cover reachability in step 21..
SBY 17:15:20 [hyperram_cover] engine_0: ##   0:00:18  Checking cover reachability in step 22..
SBY 17:15:21 [hyperram_cover] engine_0: ##   0:00:18  Checking cover reachability in step 23..
SBY 17:15:21 [hyperram_cover] engine_0: ##   0:00:19  Checking cover reachability in step 24..
SBY 17:15:22 [hyperram_cover] engine_0: ##   0:00:20  Checking cover reachability in step 25..
SBY 17:15:23 [hyperram_cover] engine_0: ##   0:00:21  Checking cover reachability in step 26..
SBY 17:15:24 [hyperram_cover] engine_0: ##   0:00:22  Checking cover reachability in step 27..
SBY 17:15:25 [hyperram_cover] engine_0: ##   0:00:23  Checking cover reachability in step 28..
SBY 17:15:26 [hyperram_cover] engine_0: ##   0:00:24  Checking cover reachability in step 29..
SBY 17:15:27 [hyperram_cover] engine_0: ##   0:00:25  Checking cover reachability in step 30..
SBY 17:15:28 [hyperram_cover] engine_0: ##   0:00:26  Checking cover reachability in step 31..
SBY 17:15:29 [hyperram_cover] engine_0: ##   0:00:27  Checking cover reachability in step 32..
SBY 17:15:30 [hyperram_cover] engine_0: ##   0:00:28  Reached cover statement at _tx_hreg_tpre0_tpost0_ in step 32.
SBY 17:15:30 [hyperram_cover] engine_0: ##   0:00:28  Reached cover statement at _tx_hreg_ in step 32.
SBY 17:15:31 [hyperram_cover] engine_0: ##   0:00:28  Writing trace to VCD file: engine_0/trace5.vcd
SBY 17:15:31 [hyperram_cover] engine_0: ##   0:00:29  Writing trace to Verilog testbench: engine_0/trace5_tb.v
SBY 17:15:31 [hyperram_cover] engine_0: ##   0:00:29  Writing trace to constraints file: engine_0/trace5.smtc
SBY 17:15:31 [hyperram_cover] engine_0: ##   0:00:29  Checking cover reachability in step 32..
SBY 17:15:32 [hyperram_cover] engine_0: ##   0:00:30  Checking cover reachability in step 33..
SBY 17:15:33 [hyperram_cover] engine_0: ##   0:00:31  Checking cover reachability in step 34..
SBY 17:15:35 [hyperram_cover] engine_0: ##   0:00:32  Checking cover reachability in step 35..
SBY 17:15:36 [hyperram_cover] engine_0: ##   0:00:33  Checking cover reachability in step 36..
SBY 17:15:37 [hyperram_cover] engine_0: ##   0:00:35  Checking cover reachability in step 37..
SBY 17:15:38 [hyperram_cover] engine_0: ##   0:00:36  Checking cover reachability in step 38..
SBY 17:15:39 [hyperram_cover] engine_0: ##   0:00:37  Checking cover reachability in step 39..
SBY 17:15:40 [hyperram_cover] engine_0: ##   0:00:38  Checking cover reachability in step 40..
SBY 17:15:41 [hyperram_cover] engine_0: ##   0:00:39  Reached cover statement at _tx_hmem_ in step 40.
SBY 17:15:42 [hyperram_cover] engine_0: ##   0:00:40  Writing trace to VCD file: engine_0/trace6.vcd
SBY 17:15:43 [hyperram_cover] engine_0: ##   0:00:41  Writing trace to Verilog testbench: engine_0/trace6_tb.v
SBY 17:15:43 [hyperram_cover] engine_0: ##   0:00:41  Writing trace to constraints file: engine_0/trace6.smtc
SBY 17:15:43 [hyperram_cover] engine_0: ##   0:00:41  Checking cover reachability in step 40..
SBY 17:15:45 [hyperram_cover] engine_0: ##   0:00:42  Checking cover reachability in step 41..
SBY 17:15:46 [hyperram_cover] engine_0: ##   0:00:43  Checking cover reachability in step 42..
SBY 17:15:47 [hyperram_cover] engine_0: ##   0:00:45  Reached cover statement at _rx_hmem_ in step 42.
SBY 17:15:48 [hyperram_cover] engine_0: ##   0:00:46  Writing trace to VCD file: engine_0/trace7.vcd
SBY 17:15:49 [hyperram_cover] engine_0: ##   0:00:46  Writing trace to Verilog testbench: engine_0/trace7_tb.v
SBY 17:15:49 [hyperram_cover] engine_0: ##   0:00:47  Writing trace to constraints file: engine_0/trace7.smtc
SBY 17:15:49 [hyperram_cover] engine_0: ##   0:00:47  Checking cover reachability in step 42..
SBY 17:15:50 [hyperram_cover] engine_0: ##   0:00:48  Checking cover reachability in step 43..
SBY 17:15:51 [hyperram_cover] engine_0: ##   0:00:49  Checking cover reachability in step 44..
SBY 17:15:53 [hyperram_cover] engine_0: ##   0:00:51  Checking cover reachability in step 45..
SBY 17:15:54 [hyperram_cover] engine_0: ##   0:00:52  Checking cover reachability in step 46..
SBY 17:15:56 [hyperram_cover] engine_0: ##   0:00:53  Reached cover statement at _rx_hreg_tacc4_ in step 46.
SBY 17:15:57 [hyperram_cover] engine_0: ##   0:00:54  Writing trace to VCD file: engine_0/trace8.vcd
SBY 17:15:57 [hyperram_cover] engine_0: ##   0:00:55  Writing trace to Verilog testbench: engine_0/trace8_tb.v
SBY 17:15:57 [hyperram_cover] engine_0: ##   0:00:55  Writing trace to constraints file: engine_0/trace8.smtc
SBY 17:15:58 [hyperram_cover] engine_0: ##   0:00:55  Checking cover reachability in step 46..
SBY 17:15:59 [hyperram_cover] engine_0: ##   0:00:57  Reached cover statement at _rx_hreg_fixedlatency_ in step 46.
SBY 17:16:00 [hyperram_cover] engine_0: ##   0:00:58  Writing trace to VCD file: engine_0/trace9.vcd
SBY 17:16:01 [hyperram_cover] engine_0: ##   0:00:58  Writing trace to Verilog testbench: engine_0/trace9_tb.v
SBY 17:16:01 [hyperram_cover] engine_0: ##   0:00:59  Writing trace to constraints file: engine_0/trace9.smtc
SBY 17:16:01 [hyperram_cover] engine_0: ##   0:00:59  Checking cover reachability in step 46..
SBY 17:16:03 [hyperram_cover] engine_0: ##   0:01:00  Checking cover reachability in step 47..
SBY 17:16:04 [hyperram_cover] engine_0: ##   0:01:02  Checking cover reachability in step 48..
SBY 17:16:05 [hyperram_cover] engine_0: ##   0:01:03  Reached cover statement at _tx_hreg_tpre3_tpost5 in step 48.
SBY 17:16:06 [hyperram_cover] engine_0: ##   0:01:04  Writing trace to VCD file: engine_0/trace10.vcd
SBY 17:16:07 [hyperram_cover] engine_0: ##   0:01:05  Writing trace to Verilog testbench: engine_0/trace10_tb.v
SBY 17:16:07 [hyperram_cover] engine_0: ##   0:01:05  Writing trace to constraints file: engine_0/trace10.smtc
SBY 17:16:07 [hyperram_cover] engine_0: ##   0:01:05  Checking cover reachability in step 48..
SBY 17:16:08 [hyperram_cover] engine_0: ##   0:01:06  Reached cover statement at _tx_hreg_tcsh_ in step 48.
SBY 17:16:09 [hyperram_cover] engine_0: ##   0:01:07  Writing trace to VCD file: engine_0/trace11.vcd
SBY 17:16:10 [hyperram_cover] engine_0: ##   0:01:08  Writing trace to Verilog testbench: engine_0/trace11_tb.v
SBY 17:16:10 [hyperram_cover] engine_0: ##   0:01:08  Writing trace to constraints file: engine_0/trace11.smtc
SBY 17:16:10 [hyperram_cover] engine_0: ##   0:01:08  Checking cover reachability in step 48..
SBY 17:16:12 [hyperram_cover] engine_0: ##   0:01:10  Checking cover reachability in step 49..
SBY 17:16:14 [hyperram_cover] engine_0: ##   0:01:11  Checking cover reachability in step 50..
SBY 17:16:15 [hyperram_cover] engine_0: ##   0:01:13  Reached cover statement at _rx_hmem_tacc4_ in step 50.
SBY 17:16:16 [hyperram_cover] engine_0: ##   0:01:14  Writing trace to VCD file: engine_0/trace12.vcd
SBY 17:16:17 [hyperram_cover] engine_0: ##   0:01:14  Writing trace to Verilog testbench: engine_0/trace12_tb.v
SBY 17:16:17 [hyperram_cover] engine_0: ##   0:01:15  Writing trace to constraints file: engine_0/trace12.smtc
SBY 17:16:17 [hyperram_cover] engine_0: ##   0:01:15  Checking cover reachability in step 50..
SBY 17:16:19 [hyperram_cover] engine_0: ##   0:01:17  Checking cover reachability in step 51..
SBY 17:16:20 [hyperram_cover] engine_0: ##   0:01:18  Checking cover reachability in step 52..
SBY 17:16:22 [hyperram_cover] engine_0: ##   0:01:20  Checking cover reachability in step 53..
SBY 17:16:24 [hyperram_cover] engine_0: ##   0:01:21  Checking cover reachability in step 54..
SBY 17:16:26 [hyperram_cover] engine_0: ##   0:01:24  Checking cover reachability in step 55..
SBY 17:16:27 [hyperram_cover] engine_0: ##   0:01:25  Checking cover reachability in step 56..
SBY 17:16:29 [hyperram_cover] engine_0: ##   0:01:27  Reached cover statement at _rx_hmem_trmax4_ in step 56.
SBY 17:16:30 [hyperram_cover] engine_0: ##   0:01:28  Writing trace to VCD file: engine_0/trace13.vcd
SBY 17:16:31 [hyperram_cover] engine_0: ##   0:01:29  Writing trace to Verilog testbench: engine_0/trace13_tb.v
SBY 17:16:31 [hyperram_cover] engine_0: ##   0:01:29  Writing trace to constraints file: engine_0/trace13.smtc
SBY 17:16:31 [hyperram_cover] engine_0: ##   0:01:29  Checking cover reachability in step 56..
SBY 17:16:34 [hyperram_cover] engine_0: ##   0:01:32  Checking cover reachability in step 57..
SBY 17:16:35 [hyperram_cover] engine_0: ##   0:01:33  Checking cover reachability in step 58..
SBY 17:16:38 [hyperram_cover] engine_0: ##   0:01:35  Reached cover statement at _tx_hmem_tacc4_tpre2_tpost3_ in step 58.
SBY 17:16:39 [hyperram_cover] engine_0: ##   0:01:37  Writing trace to VCD file: engine_0/trace14.vcd
SBY 17:16:40 [hyperram_cover] engine_0: ##   0:01:38  Writing trace to Verilog testbench: engine_0/trace14_tb.v
SBY 17:16:40 [hyperram_cover] engine_0: ##   0:01:38  Writing trace to constraints file: engine_0/trace14.smtc
SBY 17:16:40 [hyperram_cover] engine_0: ##   0:01:38  Checking cover reachability in step 58..
SBY 17:16:43 [hyperram_cover] engine_0: ##   0:01:41  Checking cover reachability in step 59..
SBY 17:16:44 [hyperram_cover] engine_0: ##   0:01:42  Checking cover reachability in step 60..
SBY 17:16:47 [hyperram_cover] engine_0: ##   0:01:45  Reached cover statement at _rx_hreg_tacc4_tpre2_tpost5_ in step 60.
SBY 17:16:48 [hyperram_cover] engine_0: ##   0:01:46  Writing trace to VCD file: engine_0/trace15.vcd
SBY 17:16:49 [hyperram_cover] engine_0: ##   0:01:47  Writing trace to Verilog testbench: engine_0/trace15_tb.v
SBY 17:16:49 [hyperram_cover] engine_0: ##   0:01:47  Writing trace to constraints file: engine_0/trace15.smtc
SBY 17:16:50 [hyperram_cover] engine_0: ##   0:01:47  Checking cover reachability in step 60..
SBY 17:16:52 [hyperram_cover] engine_0: ##   0:01:50  Checking cover reachability in step 61..
SBY 17:16:54 [hyperram_cover] engine_0: ##   0:01:51  Checking cover reachability in step 62..
SBY 17:16:55 [hyperram_cover] engine_0: ##   0:01:53  Reached cover statement at _tx_hmem_fixedlatency_ in step 62.
SBY 17:16:57 [hyperram_cover] engine_0: ##   0:01:54  Writing trace to VCD file: engine_0/trace16.vcd
SBY 17:16:57 [hyperram_cover] engine_0: ##   0:01:55  Writing trace to Verilog testbench: engine_0/trace16_tb.v
SBY 17:16:58 [hyperram_cover] engine_0: ##   0:01:55  Writing trace to constraints file: engine_0/trace16.smtc
SBY 17:16:58 [hyperram_cover] engine_0: ##   0:01:56  Checking cover reachability in step 62..
SBY 17:17:00 [hyperram_cover] engine_0: ##   0:01:57  Reached cover statement at _rx_hreg_fixeddoublelatency_ in step 62.
SBY 17:17:01 [hyperram_cover] engine_0: ##   0:01:59  Writing trace to VCD file: engine_0/trace17.vcd
SBY 17:17:02 [hyperram_cover] engine_0: ##   0:02:00  Writing trace to Verilog testbench: engine_0/trace17_tb.v
SBY 17:17:02 [hyperram_cover] engine_0: ##   0:02:00  Writing trace to constraints file: engine_0/trace17.smtc
SBY 17:17:02 [hyperram_cover] engine_0: ##   0:02:00  Checking cover reachability in step 62..
SBY 17:17:04 [hyperram_cover] engine_0: ##   0:02:02  Reached cover statement at _rx_hreg_tacc4x2_ in step 62.
SBY 17:17:05 [hyperram_cover] engine_0: ##   0:02:03  Writing trace to VCD file: engine_0/trace18.vcd
SBY 17:17:06 [hyperram_cover] engine_0: ##   0:02:04  Writing trace to Verilog testbench: engine_0/trace18_tb.v
SBY 17:17:06 [hyperram_cover] engine_0: ##   0:02:04  Writing trace to constraints file: engine_0/trace18.smtc
SBY 17:17:06 [hyperram_cover] engine_0: ##   0:02:04  Checking cover reachability in step 62..
SBY 17:17:09 [hyperram_cover] engine_0: ##   0:02:07  Checking cover reachability in step 63..
SBY 17:17:11 [hyperram_cover] engine_0: ##   0:02:08  Checking cover reachability in step 64..
SBY 17:17:14 [hyperram_cover] engine_0: ##   0:02:12  Checking cover reachability in step 65..
SBY 17:17:16 [hyperram_cover] engine_0: ##   0:02:13  Checking cover reachability in step 66..
SBY 17:17:19 [hyperram_cover] engine_0: ##   0:02:17  Checking cover reachability in step 67..
SBY 17:17:21 [hyperram_cover] engine_0: ##   0:02:19  Checking cover reachability in step 68..
SBY 17:17:23 [hyperram_cover] engine_0: ##   0:02:21  Reached cover statement at _rx_hmem_fixedlatency_ in step 68.
SBY 17:17:25 [hyperram_cover] engine_0: ##   0:02:23  Writing trace to VCD file: engine_0/trace19.vcd
SBY 17:17:26 [hyperram_cover] engine_0: ##   0:02:24  Writing trace to Verilog testbench: engine_0/trace19_tb.v
SBY 17:17:26 [hyperram_cover] engine_0: ##   0:02:24  Writing trace to constraints file: engine_0/trace19.smtc
SBY 17:17:26 [hyperram_cover] engine_0: ##   0:02:24  Checking cover reachability in step 68..
SBY 17:17:30 [hyperram_cover] engine_0: ##   0:02:28  Checking cover reachability in step 69..
SBY 17:17:32 [hyperram_cover] engine_0: ##   0:02:30  Checking cover reachability in step 70..
SBY 17:17:36 [hyperram_cover] engine_0: ##   0:02:34  Checking cover reachability in step 71..
SBY 17:17:38 [hyperram_cover] engine_0: ##   0:02:36  Checking cover reachability in step 72..
SBY 17:17:42 [hyperram_cover] engine_0: ##   0:02:40  Checking cover reachability in step 73..
SBY 17:17:44 [hyperram_cover] engine_0: ##   0:02:41  Checking cover reachability in step 74..
SBY 17:17:48 [hyperram_cover] engine_0: ##   0:02:46  Checking cover reachability in step 75..
SBY 17:17:50 [hyperram_cover] engine_0: ##   0:02:48  Checking cover reachability in step 76..
SBY 17:17:53 [hyperram_cover] engine_0: ##   0:02:51  Reached cover statement at _rx_hmem_fixeddoublelatency_ in step 76.
SBY 17:17:55 [hyperram_cover] engine_0: ##   0:02:53  Writing trace to VCD file: engine_0/trace20.vcd
SBY 17:17:56 [hyperram_cover] engine_0: ##   0:02:54  Writing trace to Verilog testbench: engine_0/trace20_tb.v
SBY 17:17:56 [hyperram_cover] engine_0: ##   0:02:54  Writing trace to constraints file: engine_0/trace20.smtc
SBY 17:17:57 [hyperram_cover] engine_0: ##   0:02:54  Checking cover reachability in step 76..
SBY 17:18:01 [hyperram_cover] engine_0: ##   0:02:59  Checking cover reachability in step 77..
SBY 17:18:03 [hyperram_cover] engine_0: ##   0:03:01  Checking cover reachability in step 78..
SBY 17:18:09 [hyperram_cover] engine_0: ##   0:03:07  Checking cover reachability in step 79..
SBY 17:18:11 [hyperram_cover] engine_0: ##   0:03:09  Checking cover reachability in step 80..
SBY 17:18:17 [hyperram_cover] engine_0: ##   0:03:15  Checking cover reachability in step 81..
SBY 17:18:19 [hyperram_cover] engine_0: ##   0:03:17  Checking cover reachability in step 82..
SBY 17:18:25 [hyperram_cover] engine_0: ##   0:03:23  Checking cover reachability in step 83..
SBY 17:18:27 [hyperram_cover] engine_0: ##   0:03:25  Checking cover reachability in step 84..
SBY 17:18:34 [hyperram_cover] engine_0: ##   0:03:32  Reached cover statement at _rx_hmem_tacc5x2_tpre2_tpost3_ in step 84.
SBY 17:18:36 [hyperram_cover] engine_0: ##   0:03:33  Writing trace to VCD file: engine_0/trace21.vcd
SBY 17:18:37 [hyperram_cover] engine_0: ##   0:03:35  Writing trace to Verilog testbench: engine_0/trace21_tb.v
SBY 17:18:37 [hyperram_cover] engine_0: ##   0:03:35  Writing trace to constraints file: engine_0/trace21.smtc
SBY 17:18:37 [hyperram_cover] engine_0: ##   0:03:35  Checking cover reachability in step 84..
SBY 17:18:41 [hyperram_cover] engine_0: ##   0:03:39  Checking cover reachability in step 85..
SBY 17:18:43 [hyperram_cover] engine_0: ##   0:03:41  Checking cover reachability in step 86..
SBY 17:18:48 [hyperram_cover] engine_0: ##   0:03:45  Checking cover reachability in step 87..
SBY 17:18:50 [hyperram_cover] engine_0: ##   0:03:47  Checking cover reachability in step 88..
SBY 17:18:55 [hyperram_cover] engine_0: ##   0:03:52  Checking cover reachability in step 89..
SBY 17:18:57 [hyperram_cover] engine_0: ##   0:03:54  Checking cover reachability in step 90..
SBY 17:19:01 [hyperram_cover] engine_0: ##   0:03:59  Checking cover reachability in step 91..
SBY 17:19:03 [hyperram_cover] engine_0: ##   0:04:01  Checking cover reachability in step 92..
SBY 17:19:07 [hyperram_cover] engine_0: ##   0:04:05  Reached cover statement at _tx_hreg_tpre15_tpost15 in step 92.
SBY 17:19:09 [hyperram_cover] engine_0: ##   0:04:07  Writing trace to VCD file: engine_0/trace22.vcd
SBY 17:19:10 [hyperram_cover] engine_0: ##   0:04:08  Writing trace to Verilog testbench: engine_0/trace22_tb.v
SBY 17:19:10 [hyperram_cover] engine_0: ##   0:04:08  Writing trace to constraints file: engine_0/trace22.smtc
SBY 17:19:11 [hyperram_cover] engine_0: ##   0:04:08  Checking cover reachability in step 92..
SBY 17:19:15 [hyperram_cover] engine_0: ##   0:04:13  Checking cover reachability in step 93..
SBY 17:19:17 [hyperram_cover] engine_0: ##   0:04:15  Checking cover reachability in step 94..
SBY 17:19:22 [hyperram_cover] engine_0: ##   0:04:20  Checking cover reachability in step 95..
SBY 17:19:24 [hyperram_cover] engine_0: ##   0:04:22  Checking cover reachability in step 96..
SBY 17:19:30 [hyperram_cover] engine_0: ##   0:04:28  Checking cover reachability in step 97..
SBY 17:19:33 [hyperram_cover] engine_0: ##   0:04:30  Checking cover reachability in step 98..
SBY 17:19:39 [hyperram_cover] engine_0: ##   0:04:37  Checking cover reachability in step 99..
SBY 17:19:42 [hyperram_cover] engine_0: ##   0:04:39  Checking cover reachability in step 100..
SBY 17:19:48 [hyperram_cover] engine_0: ##   0:04:45  Checking cover reachability in step 101..
SBY 17:19:50 [hyperram_cover] engine_0: ##   0:04:48  Checking cover reachability in step 102..
SBY 17:19:58 [hyperram_cover] engine_0: ##   0:04:55  Checking cover reachability in step 103..
SBY 17:20:00 [hyperram_cover] engine_0: ##   0:04:58  Checking cover reachability in step 104..
SBY 17:20:07 [hyperram_cover] engine_0: ##   0:05:05  Checking cover reachability in step 105..
SBY 17:20:10 [hyperram_cover] engine_0: ##   0:05:07  Checking cover reachability in step 106..
SBY 17:20:17 [hyperram_cover] engine_0: ##   0:05:15  Checking cover reachability in step 107..
SBY 17:20:20 [hyperram_cover] engine_0: ##   0:05:18  Checking cover reachability in step 108..
SBY 17:20:28 [hyperram_cover] engine_0: ##   0:05:25  Checking cover reachability in step 109..
SBY 17:20:30 [hyperram_cover] engine_0: ##   0:05:28  Checking cover reachability in step 110..
SBY 17:20:43 [hyperram_cover] engine_0: ##   0:05:40  Checking cover reachability in step 111..
SBY 17:20:45 [hyperram_cover] engine_0: ##   0:05:43  Checking cover reachability in step 112..
SBY 17:20:53 [hyperram_cover] engine_0: ##   0:05:51  Checking cover reachability in step 113..
SBY 17:20:55 [hyperram_cover] engine_0: ##   0:05:53  Checking cover reachability in step 114..
SBY 17:21:07 [hyperram_cover] engine_0: ##   0:06:04  Checking cover reachability in step 115..
SBY 17:21:09 [hyperram_cover] engine_0: ##   0:06:07  Checking cover reachability in step 116..
SBY 17:21:19 [hyperram_cover] engine_0: ##   0:06:17  Checking cover reachability in step 117..
SBY 17:21:22 [hyperram_cover] engine_0: ##   0:06:20  Checking cover reachability in step 118..
SBY 17:21:34 [hyperram_cover] engine_0: ##   0:06:31  Checking cover reachability in step 119..
SBY 17:21:36 [hyperram_cover] engine_0: ##   0:06:34  Checking cover reachability in step 120..
SBY 17:21:46 [hyperram_cover] engine_0: ##   0:06:44  Reached cover statement at _rx_hmem_trmax20_ in step 120.
SBY 17:21:49 [hyperram_cover] engine_0: ##   0:06:47  Writing trace to VCD file: engine_0/trace23.vcd
SBY 17:21:51 [hyperram_cover] engine_0: ##   0:06:49  Writing trace to Verilog testbench: engine_0/trace23_tb.v
SBY 17:21:51 [hyperram_cover] engine_0: ##   0:06:49  Writing trace to constraints file: engine_0/trace23.smtc
SBY 17:21:51 [hyperram_cover] engine_0: ##   0:06:49  Checking cover reachability in step 120..
SBY 17:22:01 [hyperram_cover] engine_0: ##   0:06:58  Checking cover reachability in step 121..
SBY 17:22:03 [hyperram_cover] engine_0: ##   0:07:01  Checking cover reachability in step 122..
SBY 17:22:13 [hyperram_cover] engine_0: ##   0:07:11  Checking cover reachability in step 123..
SBY 17:22:16 [hyperram_cover] engine_0: ##   0:07:14  Checking cover reachability in step 124..
SBY 17:22:26 [hyperram_cover] engine_0: ##   0:07:24  Reached cover statement at _tx_hmem_tacc4x2_tpre15_tpost15_ in step 124.
SBY 17:22:29 [hyperram_cover] engine_0: ##   0:07:26  Writing trace to VCD file: engine_0/trace24.vcd
SBY 17:22:30 [hyperram_cover] engine_0: ##   0:07:28  Writing trace to Verilog testbench: engine_0/trace24_tb.v
SBY 17:22:31 [hyperram_cover] engine_0: ##   0:07:29  Writing trace to constraints file: engine_0/trace24.smtc
SBY 17:22:31 [hyperram_cover] engine_0: ##   0:07:29  Checking cover reachability in step 124..
SBY 17:22:40 [hyperram_cover] engine_0: ##   0:07:38  Checking cover reachability in step 125..
SBY 17:22:43 [hyperram_cover] engine_0: ##   0:07:41  Checking cover reachability in step 126..
SBY 17:22:53 [hyperram_cover] engine_0: ##   0:07:51  Checking cover reachability in step 127..
SBY 17:22:56 [hyperram_cover] engine_0: ##   0:07:54  Checking cover reachability in step 128..
SBY 17:23:04 [hyperram_cover] engine_0: ##   0:08:02  Checking cover reachability in step 129..
SBY 17:23:07 [hyperram_cover] engine_0: ##   0:08:05  Checking cover reachability in step 130..
SBY 17:23:17 [hyperram_cover] engine_0: ##   0:08:14  Checking cover reachability in step 131..
SBY 17:23:20 [hyperram_cover] engine_0: ##   0:08:17  Checking cover reachability in step 132..
SBY 17:23:29 [hyperram_cover] engine_0: ##   0:08:27  Checking cover reachability in step 133..
SBY 17:23:32 [hyperram_cover] engine_0: ##   0:08:30  Checking cover reachability in step 134..
SBY 17:23:42 [hyperram_cover] engine_0: ##   0:08:39  Checking cover reachability in step 135..
SBY 17:23:44 [hyperram_cover] engine_0: ##   0:08:42  Checking cover reachability in step 136..
SBY 17:23:55 [hyperram_cover] engine_0: ##   0:08:53  Checking cover reachability in step 137..
SBY 17:23:58 [hyperram_cover] engine_0: ##   0:08:56  Checking cover reachability in step 138..
SBY 17:24:09 [hyperram_cover] engine_0: ##   0:09:06  Checking cover reachability in step 139..
SBY 17:24:11 [hyperram_cover] engine_0: ##   0:09:09  Checking cover reachability in step 140..
SBY 17:24:22 [hyperram_cover] engine_0: ##   0:09:20  Checking cover reachability in step 141..
SBY 17:24:25 [hyperram_cover] engine_0: ##   0:09:23  Checking cover reachability in step 142..
SBY 17:24:35 [hyperram_cover] engine_0: ##   0:09:32  Checking cover reachability in step 143..
SBY 17:24:37 [hyperram_cover] engine_0: ##   0:09:35  Checking cover reachability in step 144..
SBY 17:24:47 [hyperram_cover] engine_0: ##   0:09:45  Checking cover reachability in step 145..
SBY 17:24:50 [hyperram_cover] engine_0: ##   0:09:48  Checking cover reachability in step 146..
SBY 17:25:02 [hyperram_cover] engine_0: ##   0:10:00  Checking cover reachability in step 147..
SBY 17:25:05 [hyperram_cover] engine_0: ##   0:10:03  Checking cover reachability in step 148..
SBY 17:25:19 [hyperram_cover] engine_0: ##   0:10:16  Checking cover reachability in step 149..
SBY 17:25:22 [hyperram_cover] engine_0: ##   0:10:19  Checking cover reachability in step 150..
SBY 17:25:34 [hyperram_cover] engine_0: ##   0:10:32  Checking cover reachability in step 151..
SBY 17:25:38 [hyperram_cover] engine_0: ##   0:10:35  Checking cover reachability in step 152..
SBY 17:25:51 [hyperram_cover] engine_0: ##   0:10:49  Checking cover reachability in step 153..
SBY 17:25:55 [hyperram_cover] engine_0: ##   0:10:52  Checking cover reachability in step 154..
SBY 17:26:11 [hyperram_cover] engine_0: ##   0:11:09  Checking cover reachability in step 155..
SBY 17:26:14 [hyperram_cover] engine_0: ##   0:11:12  Checking cover reachability in step 156..
SBY 17:26:34 [hyperram_cover] engine_0: ##   0:11:31  Checking cover reachability in step 157..
SBY 17:26:37 [hyperram_cover] engine_0: ##   0:11:34  Checking cover reachability in step 158..
SBY 17:26:51 [hyperram_cover] engine_0: ##   0:11:48  Checking cover reachability in step 159..
SBY 17:26:54 [hyperram_cover] engine_0: ##   0:11:52  Checking cover reachability in step 160..
SBY 17:27:09 [hyperram_cover] engine_0: ##   0:12:07  Checking cover reachability in step 161..
SBY 17:27:12 [hyperram_cover] engine_0: ##   0:12:10  Checking cover reachability in step 162..
SBY 17:27:29 [hyperram_cover] engine_0: ##   0:12:27  Checking cover reachability in step 163..
SBY 17:27:33 [hyperram_cover] engine_0: ##   0:12:30  Checking cover reachability in step 164..
SBY 17:27:46 [hyperram_cover] engine_0: ##   0:12:44  Checking cover reachability in step 165..
SBY 17:27:50 [hyperram_cover] engine_0: ##   0:12:47  Checking cover reachability in step 166..
SBY 17:28:06 [hyperram_cover] engine_0: ##   0:13:03  Reached cover statement at _tx_hmem_fixeddoublelatency_ in step 166.
SBY 17:28:09 [hyperram_cover] engine_0: ##   0:13:07  Writing trace to VCD file: engine_0/trace25.vcd
SBY 17:28:11 [hyperram_cover] engine_0: ##   0:13:09  Writing trace to Verilog testbench: engine_0/trace25_tb.v
SBY 17:28:12 [hyperram_cover] engine_0: ##   0:13:10  Writing trace to constraints file: engine_0/trace25.smtc
SBY 17:28:12 [hyperram_cover] engine_0: ##   0:13:10  Checking cover reachability in step 166..
SBY 17:28:21 [hyperram_cover] engine_0: ##   0:13:19  Checking cover reachability in step 167..
SBY 17:28:25 [hyperram_cover] engine_0: ##   0:13:22  Checking cover reachability in step 168..
SBY 17:28:34 [hyperram_cover] engine_0: ##   0:13:32  Checking cover reachability in step 169..
SBY 17:28:37 [hyperram_cover] engine_0: ##   0:13:35  Checking cover reachability in step 170..
SBY 17:28:46 [hyperram_cover] engine_0: ##   0:13:44  Checking cover reachability in step 171..
SBY 17:28:50 [hyperram_cover] engine_0: ##   0:13:47  Checking cover reachability in step 172..
SBY 17:29:01 [hyperram_cover] engine_0: ##   0:13:58  Checking cover reachability in step 173..
SBY 17:29:04 [hyperram_cover] engine_0: ##   0:14:02  Checking cover reachability in step 174..
SBY 17:29:13 [hyperram_cover] engine_0: ##   0:14:11  Checking cover reachability in step 175..
SBY 17:29:16 [hyperram_cover] engine_0: ##   0:14:14  Checking cover reachability in step 176..
SBY 17:29:26 [hyperram_cover] engine_0: ##   0:14:24  Checking cover reachability in step 177..
SBY 17:29:29 [hyperram_cover] engine_0: ##   0:14:27  Checking cover reachability in step 178..
SBY 17:29:38 [hyperram_cover] engine_0: ##   0:14:36  Checking cover reachability in step 179..
SBY 17:29:41 [hyperram_cover] engine_0: ##   0:14:39  Checking cover reachability in step 180..
SBY 17:29:51 [hyperram_cover] engine_0: ##   0:14:49  Reached cover statement at _rx_hreg_trmax_ in step 180.
SBY 17:29:54 [hyperram_cover] engine_0: ##   0:14:52  Writing trace to VCD file: engine_0/trace26.vcd
SBY 17:29:57 [hyperram_cover] engine_0: ##   0:14:55  Writing trace to Verilog testbench: engine_0/trace26_tb.v
SBY 17:29:58 [hyperram_cover] engine_0: ##   0:14:56  Writing trace to constraints file: engine_0/trace26.smtc
SBY 17:29:58 [hyperram_cover] engine_0: ##   0:14:56  Status: passed
SBY 17:29:59 [hyperram_cover] engine_0: finished (returncode=0)
SBY 17:29:59 [hyperram_cover] engine_0: Status returned by engine: pass
SBY 17:29:59 [hyperram_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:15:01 (901)
SBY 17:29:59 [hyperram_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:15:07 (907)
SBY 17:29:59 [hyperram_cover] summary: engine_0 (smtbmc) returned pass
SBY 17:29:59 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace0.vcd
SBY 17:29:59 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace1.vcd
SBY 17:29:59 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace2.vcd
SBY 17:29:59 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace3.vcd
SBY 17:29:59 [hyperram_cover] summary: trace: hyperram_cover/engine_0/trace4.vcd
SBY 17:29:59 [hyperram_cover] summary: and 22 further traces
SBY 17:29:59 [hyperram_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
