# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/TWICtl.vhd" \
"../../../../verilog_ethernet_acq7.srcs/sources_1/new/i2cmaster4.vhd" \
"../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/imports/Nexys3_AD2_DA1_Source/pmodAD2_ctrl.vhd" \

vhdl2008 xil_defaultlib  \
"../../../../verilog_ethernet_acq7.srcs/sources_1/imports/sources_1/imports/sources_1/new/fifo_comp_axi_s.vhd" \
"../../../../verilog_ethernet_acq7.srcs/sources_1/new/timestamp_cnt3.vhd" \

# Do not sort compile order
nosort
