// Seed: 1942068124
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4
);
  integer id_6 = {1 && id_3, id_3, id_2, 1, 1};
  wire id_7;
  assign id_6 = (-1 ? id_2 : id_1);
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output wire id_2,
    input tri id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wand id_6,
    input tri1 id_7
);
  wire id_9;
  wire id_10;
  wire id_11 [1  +  -1 'b0 : 1 'b0];
  ;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
