<profile>

<section name = "Vitis HLS Report for 'conv2'" level="0">
<item name = "Date">Thu Nov  2 23:33:09 2023
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck24-ubva530-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">148109186, 148133666, 1.481 sec, 1.481 sec, 148109186, 148133666, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308">conv2_Pipeline_LOAD_INPUT_BH_L, 48971, 48971, 0.490 ms, 0.490 ms, 48971, 48971, no</column>
<column name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_318">conv2_Pipeline_LOAD_WEIGHTS_L, 259, 259, 2.590 us, 2.590 us, 259, 259, no</column>
<column name="grp_conv2_Pipeline_OUT_ROW_COL_fu_327">conv2_Pipeline_OUT_ROW_COL, 195844, 195844, 1.958 ms, 1.958 ms, 195844, 195844, no</column>
<column name="grp_conv2_Pipeline_RELU_fu_337">conv2_Pipeline_RELU, 512, 512, 5.120 us, 5.120 us, 512, 512, no</column>
<column name="grp_conv2_Pipeline_5_fu_346">conv2_Pipeline_5, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_conv2_Pipeline_RELU4_fu_356">conv2_Pipeline_RELU4, 512, 512, 5.120 us, 5.120 us, 512, 512, no</column>
<column name="grp_conv2_Pipeline_7_fu_365">conv2_Pipeline_7, 258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
<column name="grp_conv2_Pipeline_BW_fu_375">conv2_Pipeline_BW, 257, 257, 2.570 us, 2.570 us, 257, 257, no</column>
<column name="grp_conv2_Pipeline_BW5_fu_383">conv2_Pipeline_BW5, 257, 257, 2.570 us, 2.570 us, 257, 257, no</column>
<column name="grp_conv2_Pipeline_BW6_fu_390">conv2_Pipeline_BW6, 257, 257, 2.570 us, 2.570 us, 257, 257, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- TILE_ROW">148109185, 148133665, 1742461 ~ 1742749, -, -, 85, no</column>
<column name=" + TILE_OUT">1693480, 1693768, 211685 ~ 211721, -, -, 8, no</column>
<column name="  ++ EXPORT">12468, 12504, 3117 ~ 3126, -, -, 4, no</column>
<column name="   +++ BH">3114, 3122, 1557, -, -, 2, no</column>
<column name="  ++ CLEAR">3108, 3108, 777, -, -, 4, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 617, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 834, 2208, -</column>
<column name="Memory">9, -, 64, 24480, 0</column>
<column name="Multiplexer">-, -, -, 958, -</column>
<column name="Register">-, -, 588, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 1, 1, 40, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_conv2_Pipeline_5_fu_346">conv2_Pipeline_5, 0, 0, 46, 98, 0</column>
<column name="grp_conv2_Pipeline_7_fu_365">conv2_Pipeline_7, 0, 0, 46, 98, 0</column>
<column name="grp_conv2_Pipeline_BW_fu_375">conv2_Pipeline_BW, 0, 0, 10, 76, 0</column>
<column name="grp_conv2_Pipeline_BW5_fu_383">conv2_Pipeline_BW5, 0, 0, 10, 76, 0</column>
<column name="grp_conv2_Pipeline_BW6_fu_390">conv2_Pipeline_BW6, 0, 0, 10, 76, 0</column>
<column name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308">conv2_Pipeline_LOAD_INPUT_BH_L, 0, 1, 372, 570, 0</column>
<column name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_318">conv2_Pipeline_LOAD_WEIGHTS_L, 0, 0, 43, 160, 0</column>
<column name="grp_conv2_Pipeline_OUT_ROW_COL_fu_327">conv2_Pipeline_OUT_ROW_COL, 0, 2, 125, 624, 0</column>
<column name="grp_conv2_Pipeline_RELU_fu_337">conv2_Pipeline_RELU, 0, 0, 86, 212, 0</column>
<column name="grp_conv2_Pipeline_RELU4_fu_356">conv2_Pipeline_RELU4, 0, 0, 86, 212, 0</column>
<column name="mul_5ns_19ns_23_1_1_U226">mul_5ns_19ns_23_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_fm_buffer_U">conv2_input_fm_buffer_RAM_2P_LUTRAM_1R1W, 0, 64, 24480, 0, 48960, 32, 1, 1566720</column>
<column name="output_fm_buffer_U">conv2_output_fm_buffer_RAM_AUTO_1R1W, 8, 0, 0, 0, 3060, 32, 1, 97920</column>
<column name="weight_buffer_U">conv2_weight_buffer_RAM_AUTO_1R1W, 1, 0, 0, 0, 256, 32, 1, 8192</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln104_fu_497_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln105_fu_779_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln108_1_fu_616_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln108_2_fu_655_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln108_3_fu_680_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln108_4_fu_719_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln108_fu_531_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln111_2_fu_580_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln111_fu_737_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln32_fu_477_p2">+, 0, 0, 15, 8, 2</column>
<column name="add_ln36_1_fu_471_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln36_fu_813_p2">+, 0, 0, 13, 6, 3</column>
<column name="add_ln58_15_fu_795_p2">+, 0, 0, 19, 12, 10</column>
<column name="add_ln58_fu_807_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln63_1_fu_826_p2">+, 0, 0, 19, 12, 9</column>
<column name="add_ln63_fu_819_p2">+, 0, 0, 19, 12, 8</column>
<column name="empty_219_fu_507_p2">+, 0, 0, 12, 5, 5</column>
<column name="sub_ln108_1_fu_709_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln108_fu_645_p2">-, 0, 0, 27, 20, 20</column>
<column name="sub_ln111_1_fu_601_p2">-, 0, 0, 19, 12, 12</column>
<column name="sub_ln111_2_fu_758_p2">-, 0, 0, 19, 12, 12</column>
<column name="sub_ln111_fu_552_p2">-, 0, 0, 13, 6, 6</column>
<column name="sub_ln76_fu_455_p2">-, 0, 0, 26, 19, 19</column>
<column name="ap_block_state25">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln104_fu_491_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="icmp_ln105_1_fu_765_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="icmp_ln105_fu_570_p2">icmp, 0, 0, 10, 3, 2</column>
<column name="icmp_ln32_fu_425_p2">icmp, 0, 0, 15, 8, 2</column>
<column name="icmp_ln36_fu_465_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="icmp_ln58_fu_801_p2">icmp, 0, 0, 12, 3, 4</column>
<column name="or_ln108_fu_670_p2">or, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">177, 40, 1, 40</column>
<column name="bh_reg_273">9, 2, 3, 6</column>
<column name="bout_reg_261">9, 2, 3, 6</column>
<column name="h_fu_180">9, 2, 8, 16</column>
<column name="i3_blk_n_AW">9, 2, 1, 2</column>
<column name="i3_blk_n_B">9, 2, 1, 2</column>
<column name="indvar_reg_238">9, 2, 4, 8</column>
<column name="input_fm_buffer_ce0">9, 2, 1, 2</column>
<column name="input_fm_buffer_ce1">9, 2, 1, 2</column>
<column name="input_fm_buffer_we1">9, 2, 1, 2</column>
<column name="m_axi_i2_ARVALID">9, 2, 1, 2</column>
<column name="m_axi_i2_RREADY">9, 2, 1, 2</column>
<column name="m_axi_i3_AWADDR">26, 5, 64, 320</column>
<column name="m_axi_i3_AWBURST">14, 3, 2, 6</column>
<column name="m_axi_i3_AWCACHE">14, 3, 4, 12</column>
<column name="m_axi_i3_AWID">14, 3, 1, 3</column>
<column name="m_axi_i3_AWLEN">20, 4, 32, 128</column>
<column name="m_axi_i3_AWLOCK">14, 3, 2, 6</column>
<column name="m_axi_i3_AWPROT">14, 3, 3, 9</column>
<column name="m_axi_i3_AWQOS">14, 3, 4, 12</column>
<column name="m_axi_i3_AWREGION">14, 3, 4, 12</column>
<column name="m_axi_i3_AWSIZE">14, 3, 3, 9</column>
<column name="m_axi_i3_AWUSER">14, 3, 1, 3</column>
<column name="m_axi_i3_AWVALID">20, 4, 1, 4</column>
<column name="m_axi_i3_BREADY">20, 4, 1, 4</column>
<column name="m_axi_i3_WDATA">14, 3, 32, 96</column>
<column name="m_axi_i3_WID">14, 3, 1, 3</column>
<column name="m_axi_i3_WLAST">14, 3, 1, 3</column>
<column name="m_axi_i3_WSTRB">14, 3, 4, 12</column>
<column name="m_axi_i3_WUSER">14, 3, 1, 3</column>
<column name="m_axi_i3_WVALID">14, 3, 1, 3</column>
<column name="m_axi_w2_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_w2_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_w2_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_w2_ARID">9, 2, 1, 2</column>
<column name="m_axi_w2_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_w2_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_w2_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_w2_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_w2_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_w2_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_w2_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_w2_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_w2_RREADY">9, 2, 1, 2</column>
<column name="o_1_reg_285">9, 2, 3, 6</column>
<column name="out_reg_249">9, 2, 6, 12</column>
<column name="output_fm_buffer_address0">49, 9, 12, 108</column>
<column name="output_fm_buffer_ce0">49, 9, 1, 9</column>
<column name="output_fm_buffer_ce1">9, 2, 1, 2</column>
<column name="output_fm_buffer_d0">37, 7, 32, 224</column>
<column name="output_fm_buffer_we0">37, 7, 1, 7</column>
<column name="phi_mul_reg_296">9, 2, 12, 24</column>
<column name="w2_blk_n_AR">9, 2, 1, 2</column>
<column name="weight_buffer_address0">14, 3, 8, 24</column>
<column name="weight_buffer_ce0">14, 3, 1, 3</column>
<column name="weight_buffer_we0">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln104_reg_893">3, 0, 3, 0</column>
<column name="add_ln105_reg_970">3, 0, 3, 0</column>
<column name="add_ln108_4_reg_945">64, 0, 64, 0</column>
<column name="add_ln108_reg_903">64, 0, 64, 0</column>
<column name="add_ln36_1_reg_880">4, 0, 4, 0</column>
<column name="add_ln58_15_reg_980">12, 0, 12, 0</column>
<column name="add_ln58_reg_988">3, 0, 3, 0</column>
<column name="add_ln63_1_reg_1003">12, 0, 12, 0</column>
<column name="add_ln63_reg_998">12, 0, 12, 0</column>
<column name="ap_CS_fsm">39, 0, 39, 0</column>
<column name="bh_reg_273">3, 0, 3, 0</column>
<column name="bout_reg_261">3, 0, 3, 0</column>
<column name="grp_conv2_Pipeline_5_fu_346_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_7_fu_365_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_BW5_fu_383_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_BW6_fu_390_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_BW_fu_375_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_LOAD_INPUT_BH_L_fu_308_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_LOAD_WEIGHTS_L_fu_318_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_OUT_ROW_COL_fu_327_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_RELU4_fu_356_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_Pipeline_RELU_fu_337_ap_start_reg">1, 0, 1, 0</column>
<column name="h_fu_180">8, 0, 8, 0</column>
<column name="icmp_ln105_reg_923">1, 0, 1, 0</column>
<column name="indvar_reg_238">4, 0, 4, 0</column>
<column name="o_1_reg_285">3, 0, 3, 0</column>
<column name="or_ln108_reg_939">1, 0, 2, 1</column>
<column name="out_reg_249">6, 0, 6, 0</column>
<column name="phi_mul_reg_296">12, 0, 12, 0</column>
<column name="sext_ln104_reg_909">7, 0, 7, 0</column>
<column name="shl_ln4_reg_915">10, 0, 30, 20</column>
<column name="sub_ln111_1_reg_927">12, 0, 12, 0</column>
<column name="sub_ln111_2_reg_955">12, 0, 12, 0</column>
<column name="sub_ln76_reg_866">17, 0, 19, 2</column>
<column name="trunc_ln100_reg_885">5, 0, 5, 0</column>
<column name="trunc_ln118_1_reg_964">62, 0, 62, 0</column>
<column name="trunc_ln1_reg_933">62, 0, 62, 0</column>
<column name="trunc_ln_reg_850">62, 0, 62, 0</column>
<column name="w2_addr_reg_855">64, 0, 64, 0</column>
<column name="zext_ln101_reg_871">8, 0, 9, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv2, return value</column>
<column name="m_axi_i2_AWVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_AWUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WDATA">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_WSTRB">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_WLAST">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_WUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARVALID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREADY">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARADDR">out, 64, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARID">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLEN">out, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARSIZE">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARBURST">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARLOCK">out, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARCACHE">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARPROT">out, 3, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARQOS">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARREGION">out, 4, m_axi, i2, pointer</column>
<column name="m_axi_i2_ARUSER">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RDATA">in, 32, m_axi, i2, pointer</column>
<column name="m_axi_i2_RLAST">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RFIFONUM">in, 13, m_axi, i2, pointer</column>
<column name="m_axi_i2_RUSER">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_RRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BVALID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BREADY">out, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BRESP">in, 2, m_axi, i2, pointer</column>
<column name="m_axi_i2_BID">in, 1, m_axi, i2, pointer</column>
<column name="m_axi_i2_BUSER">in, 1, m_axi, i2, pointer</column>
<column name="input_ftmap">in, 64, ap_none, input_ftmap, scalar</column>
<column name="m_axi_w2_AWVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWADDR">out, 64, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWLEN">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWSIZE">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWBURST">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWLOCK">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWCACHE">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWPROT">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWQOS">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWREGION">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_AWUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WDATA">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_WSTRB">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_WLAST">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_WUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARVALID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARREADY">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARADDR">out, 64, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARID">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARLEN">out, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARSIZE">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARBURST">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARLOCK">out, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARCACHE">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARPROT">out, 3, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARQOS">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARREGION">out, 4, m_axi, w2, pointer</column>
<column name="m_axi_w2_ARUSER">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RVALID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RREADY">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RDATA">in, 32, m_axi, w2, pointer</column>
<column name="m_axi_w2_RLAST">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RFIFONUM">in, 13, m_axi, w2, pointer</column>
<column name="m_axi_w2_RUSER">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_RRESP">in, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_BVALID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BREADY">out, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BRESP">in, 2, m_axi, w2, pointer</column>
<column name="m_axi_w2_BID">in, 1, m_axi, w2, pointer</column>
<column name="m_axi_w2_BUSER">in, 1, m_axi, w2, pointer</column>
<column name="conv2_weights">in, 64, ap_none, conv2_weights, scalar</column>
<column name="conv2_biases_address0">out, 5, ap_memory, conv2_biases, array</column>
<column name="conv2_biases_ce0">out, 1, ap_memory, conv2_biases, array</column>
<column name="conv2_biases_q0">in, 10, ap_memory, conv2_biases, array</column>
<column name="m_axi_i3_AWVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWADDR">out, 64, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWLEN">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWSIZE">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWBURST">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWLOCK">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWCACHE">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWPROT">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWQOS">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWREGION">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_AWUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WDATA">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_WSTRB">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_WLAST">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_WUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARVALID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARREADY">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARADDR">out, 64, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARID">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARLEN">out, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARSIZE">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARBURST">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARLOCK">out, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARCACHE">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARPROT">out, 3, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARQOS">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARREGION">out, 4, m_axi, i3, pointer</column>
<column name="m_axi_i3_ARUSER">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RVALID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RREADY">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RDATA">in, 32, m_axi, i3, pointer</column>
<column name="m_axi_i3_RLAST">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RFIFONUM">in, 13, m_axi, i3, pointer</column>
<column name="m_axi_i3_RUSER">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_RRESP">in, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_BVALID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BREADY">out, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BRESP">in, 2, m_axi, i3, pointer</column>
<column name="m_axi_i3_BID">in, 1, m_axi, i3, pointer</column>
<column name="m_axi_i3_BUSER">in, 1, m_axi, i3, pointer</column>
<column name="output_ftmap">in, 64, ap_none, output_ftmap, scalar</column>
</table>
</item>
</section>
</profile>
