// Seed: 516957455
module module_0;
  parameter id_1 = -1, id_2 = id_2, id_3 = "";
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_20 = 32'd44,
    parameter id_9  = 32'd26
) (
    input wor id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    output wor id_8,
    output tri _id_9,
    input tri0 id_10,
    output uwire id_11,
    input supply1 id_12,
    input tri id_13,
    output supply1 id_14,
    output uwire id_15,
    output wor id_16
);
  logic id_18;
  assign id_9 = id_5;
  initial begin : LABEL_0
    $unsigned(id_9);
    ;
  end
  localparam id_19 = (1 == 1);
  logic [id_9 : -1] _id_20;
  logic id_21;
  ;
  logic [1 'd0 : -1 'b0] id_22;
  logic [7:0] id_23;
  ;
  assign id_22[1] = -1;
  logic [7:0][1 : -1] id_24;
  assign id_23[1'h0] = -1;
  logic [1 : -1] id_25;
  assign id_24[-1] = 1;
  reg id_26;
  module_0 modCall_1 ();
  wire [-1 : id_20] id_27;
  always @(id_22 or id_12) begin : LABEL_1
    id_26 = -1'b0 * -1 * id_21;
  end
endmodule
