// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "09/09/2014 01:30:08"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS32 (
	Clk,
	PC_Plus_4_IF,
	Instruction_IF,
	Next_PC_IF,
	PC_Enable,
	Instruction_ID,
	Read_Address_1_ID,
	Read_Address_2_ID,
	Read_Data_1_ID,
	Read_Data_2_ID,
	RegDst_ID,
	ALUOp_ID,
	ALUSrc_ID,
	Branch_ID,
	MemRead_ID,
	MemWrite_ID,
	RegWrite_ID,
	MemtoReg_ID,
	Sign_Extend_Instruction_ID,
	ID_Control_NOP,
	ID_Register_Write_to_Read,
	Comparetor_ID,
	ForwardA_EX,
	ForwardB_EX,
	Forward_Mem_to_Mem,
	ForwardC,
	ForwardD,
	ALU_Data_2_EX,
	ALU_Control_EX,
	ALU_Result_EX,
	Branch_Dest_EX,
	Write_Register_EX,
	Zero_EX,
	ALU_Result_MEM,
	Write_Data_MEM,
	Read_Data_MEM,
	PCSrc_MEM,
	Write_Data_MUX_MEM,
	Read_Data_WB,
	ALU_Result_WB,
	Write_Data_WB,
	Write_Register_WB);
input 	Clk;
output 	[31:0] PC_Plus_4_IF;
output 	[31:0] Instruction_IF;
output 	[31:0] Next_PC_IF;
output 	PC_Enable;
output 	[31:0] Instruction_ID;
output 	[4:0] Read_Address_1_ID;
output 	[4:0] Read_Address_2_ID;
output 	[31:0] Read_Data_1_ID;
output 	[31:0] Read_Data_2_ID;
output 	RegDst_ID;
output 	[1:0] ALUOp_ID;
output 	ALUSrc_ID;
output 	Branch_ID;
output 	MemRead_ID;
output 	MemWrite_ID;
output 	RegWrite_ID;
output 	MemtoReg_ID;
output 	[31:0] Sign_Extend_Instruction_ID;
output 	ID_Control_NOP;
output 	[1:0] ID_Register_Write_to_Read;
output 	Comparetor_ID;
output 	[1:0] ForwardA_EX;
output 	[1:0] ForwardB_EX;
output 	Forward_Mem_to_Mem;
output 	ForwardC;
output 	ForwardD;
output 	[31:0] ALU_Data_2_EX;
output 	[3:0] ALU_Control_EX;
output 	[31:0] ALU_Result_EX;
output 	[31:0] Branch_Dest_EX;
output 	[4:0] Write_Register_EX;
output 	Zero_EX;
output 	[31:0] ALU_Result_MEM;
output 	[31:0] Write_Data_MEM;
output 	[31:0] Read_Data_MEM;
output 	PCSrc_MEM;
output 	[31:0] Write_Data_MUX_MEM;
output 	[31:0] Read_Data_WB;
output 	[31:0] ALU_Result_WB;
output 	[31:0] Write_Data_WB;
output 	[4:0] Write_Register_WB;

// Design Ports Information
// PC_Plus_4_IF[0]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[1]	=>  Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[2]	=>  Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[4]	=>  Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[5]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[6]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[8]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[9]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[10]	=>  Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[11]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[12]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[13]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[14]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[15]	=>  Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[16]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[17]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[18]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[19]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[20]	=>  Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[21]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[22]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[23]	=>  Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[24]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[25]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[26]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[27]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[28]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[29]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[30]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Plus_4_IF[31]	=>  Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[0]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[3]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[4]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[5]	=>  Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[6]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[7]	=>  Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[8]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[9]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[10]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[11]	=>  Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[12]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[13]	=>  Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[14]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[15]	=>  Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[16]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[17]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[18]	=>  Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[19]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[20]	=>  Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[21]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[22]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[23]	=>  Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[24]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[25]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[26]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[27]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[28]	=>  Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[29]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[30]	=>  Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_IF[31]	=>  Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[0]	=>  Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[1]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[2]	=>  Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[3]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[4]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[5]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[6]	=>  Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[7]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[8]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[9]	=>  Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[10]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[11]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[12]	=>  Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[13]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[14]	=>  Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[15]	=>  Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[16]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[17]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[18]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[19]	=>  Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[20]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[21]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[22]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[23]	=>  Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[24]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[25]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[26]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[27]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[28]	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[29]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[30]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Next_PC_IF[31]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC_Enable	=>  Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[0]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[1]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[2]	=>  Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[3]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[4]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[5]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[6]	=>  Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[7]	=>  Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[8]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[9]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[10]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[11]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[12]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[13]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[14]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[15]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[16]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[17]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[18]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[19]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[20]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[21]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[22]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[23]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[24]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[25]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[26]	=>  Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[27]	=>  Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[28]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[29]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[30]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instruction_ID[31]	=>  Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[0]	=>  Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[1]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[2]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[3]	=>  Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_1_ID[4]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[0]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[1]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[2]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[3]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Address_2_ID[4]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[0]	=>  Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[1]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[2]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[4]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[5]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[6]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[7]	=>  Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[8]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[9]	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[10]	=>  Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[11]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[12]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[13]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[14]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[15]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[16]	=>  Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[17]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[18]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[19]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[20]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[21]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[22]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[23]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[24]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[25]	=>  Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[26]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[27]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[28]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[29]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[30]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_1_ID[31]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[0]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[1]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[2]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[3]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[4]	=>  Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[5]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[6]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[7]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[8]	=>  Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[9]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[10]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[11]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[12]	=>  Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[13]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[14]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[15]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[16]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[17]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[18]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[19]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[20]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[21]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[22]	=>  Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[23]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[24]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[25]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[26]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[27]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[28]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[29]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[30]	=>  Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_2_ID[31]	=>  Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegDst_ID	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[0]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUOp_ID[1]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALUSrc_ID	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_ID	=>  Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemRead_ID	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWrite_ID	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// RegWrite_ID	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemtoReg_ID	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[0]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[2]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[3]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[4]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[5]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[6]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[7]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[8]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[9]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[10]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[11]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[12]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[14]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[15]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[16]	=>  Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[17]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[18]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[19]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[20]	=>  Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[21]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[22]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[23]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[24]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[25]	=>  Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[26]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[27]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[28]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[29]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[30]	=>  Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Sign_Extend_Instruction_ID[31]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Control_NOP	=>  Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Register_Write_to_Read[0]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ID_Register_Write_to_Read[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Comparetor_ID	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardA_EX[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardA_EX[1]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardB_EX[0]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardB_EX[1]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Forward_Mem_to_Mem	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardC	=>  Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ForwardD	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[1]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[2]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[3]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[4]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[5]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[6]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[7]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[8]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[9]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[10]	=>  Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[11]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[12]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[13]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[14]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[15]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[16]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[17]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[18]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[19]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[20]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[21]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[22]	=>  Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[23]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[24]	=>  Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[25]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[26]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[27]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[28]	=>  Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[29]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[30]	=>  Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Data_2_EX[31]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[0]	=>  Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[1]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[2]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Control_EX[3]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[0]	=>  Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[1]	=>  Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[2]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[3]	=>  Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[4]	=>  Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[5]	=>  Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[7]	=>  Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[8]	=>  Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[9]	=>  Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[10]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[11]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[12]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[13]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[14]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[15]	=>  Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[16]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[17]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[18]	=>  Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[19]	=>  Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[20]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[21]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[22]	=>  Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[23]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[24]	=>  Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[25]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[26]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[27]	=>  Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[28]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[29]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[30]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_EX[31]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[0]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[1]	=>  Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[2]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[3]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[4]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[5]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[6]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[7]	=>  Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[8]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[9]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[10]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[11]	=>  Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[12]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[13]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[14]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[15]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[16]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[17]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[18]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[19]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[20]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[21]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[22]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[23]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[24]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[25]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[26]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[27]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[28]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[29]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[30]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_Dest_EX[31]	=>  Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[0]	=>  Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[1]	=>  Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[2]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[3]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_EX[4]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Zero_EX	=>  Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[0]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[1]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[2]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[3]	=>  Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[4]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[5]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[6]	=>  Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[7]	=>  Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[8]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[9]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[10]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[11]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[12]	=>  Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[13]	=>  Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[14]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[15]	=>  Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[16]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[17]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[18]	=>  Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[19]	=>  Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[20]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[21]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[22]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[23]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[24]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[25]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[26]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[27]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[28]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[29]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[30]	=>  Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[31]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[0]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[1]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[2]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[3]	=>  Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[4]	=>  Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[5]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[6]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[8]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[9]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[10]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[11]	=>  Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[12]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[13]	=>  Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[14]	=>  Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[15]	=>  Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[16]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[17]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[18]	=>  Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[19]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[20]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[21]	=>  Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[22]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[23]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[24]	=>  Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[25]	=>  Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[26]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[27]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[28]	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[29]	=>  Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[30]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM[31]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[0]	=>  Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[1]	=>  Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[2]	=>  Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[3]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[4]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[5]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[6]	=>  Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[7]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[8]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[9]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[10]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[11]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[12]	=>  Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[13]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[14]	=>  Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[15]	=>  Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[16]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[17]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[18]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[19]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[20]	=>  Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[21]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[22]	=>  Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[23]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[24]	=>  Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[25]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[26]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[27]	=>  Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[28]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[29]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[30]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_MEM[31]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PCSrc_MEM	=>  Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[0]	=>  Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[1]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[2]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[3]	=>  Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[4]	=>  Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[5]	=>  Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[6]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[7]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[8]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[9]	=>  Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[10]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[11]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[12]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[13]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[14]	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[15]	=>  Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[16]	=>  Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[17]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[18]	=>  Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[19]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[20]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[21]	=>  Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[22]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[23]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[24]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[25]	=>  Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[26]	=>  Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[27]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[28]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[29]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[30]	=>  Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MUX_MEM[31]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[0]	=>  Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[1]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[2]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[3]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[4]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[5]	=>  Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[6]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[7]	=>  Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[8]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[9]	=>  Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[10]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[11]	=>  Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[12]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[13]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[14]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[15]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[16]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[17]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[18]	=>  Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[19]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[20]	=>  Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[21]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[22]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[23]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[24]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[25]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[26]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[27]	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[28]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[29]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[30]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Read_Data_WB[31]	=>  Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[0]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[1]	=>  Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[2]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[3]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[4]	=>  Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[5]	=>  Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[6]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[7]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[8]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[9]	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[10]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[11]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[12]	=>  Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[13]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[14]	=>  Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[15]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[16]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[17]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[18]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[19]	=>  Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[20]	=>  Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[21]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[22]	=>  Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[23]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[24]	=>  Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[25]	=>  Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[26]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[27]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[28]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[29]	=>  Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[30]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_WB[31]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[0]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[1]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[2]	=>  Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[3]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[4]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[5]	=>  Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[6]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[7]	=>  Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[8]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[9]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[10]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[11]	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[12]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[13]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[14]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[15]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[16]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[17]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[18]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[19]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[20]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[21]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[22]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[23]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[24]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[25]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[26]	=>  Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[27]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[28]	=>  Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[29]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[30]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_WB[31]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[0]	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[1]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[3]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_WB[4]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \EX_ALU|Add0~2_combout ;
wire \EX_ALU|Add1~6_combout ;
wire \EX_ALU|Add1~12_combout ;
wire \EX_ALU|Add1~18_combout ;
wire \EX_ALU|Add1~20_combout ;
wire \EX_ALU|Add1~22_combout ;
wire \EX_ALU|Add1~24_combout ;
wire \EX_ALU|Add0~26_combout ;
wire \EX_ALU|Add1~30_combout ;
wire \EX_ALU|Add1~34_combout ;
wire \EX_ALU|Add1~40_combout ;
wire \EX_ALU|Add1~61 ;
wire \EX_ALU|Add1~62_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \IF_Instruction_Memory|Instruction_IF[0]~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~5_combout ;
wire \EX_Forward_Unit|ForwardD~1_combout ;
wire \ID_Registers|Register_File[12][0]~regout ;
wire \ID_Registers|Register_File[9][0]~regout ;
wire \ID_Registers|Register_File[3][0]~regout ;
wire \ID_Registers|Register_File[11][0]~regout ;
wire \ID_Registers|Register_File[10][0]~regout ;
wire \ID_Registers|Read_Data_2_ID[0]~7_combout ;
wire \ID_Registers|Register_File[15][0]~regout ;
wire \ID_Registers|Read_Data_2_ID[0]~8_combout ;
wire \EX_Forward_Unit|ForwardB_EX~0_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~1_combout ;
wire \EX_Forward_Unit|ForwardC~1_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~11_combout ;
wire \ID_Registers|Register_File[7][1]~regout ;
wire \ID_Registers|Register_File[13][1]~regout ;
wire \ID_Registers|Read_Data_2_ID[1]~18_combout ;
wire \ID_Registers|Register_File[15][1]~regout ;
wire \ID_Registers|Read_Data_2_ID[1]~19_combout ;
wire \ID_Registers|Register_File[10][2]~regout ;
wire \ID_Registers|Read_Data_2_ID[2]~29_combout ;
wire \ID_Registers|Register_File[9][3]~regout ;
wire \ID_Registers|Register_File[8][3]~regout ;
wire \ID_Registers|Register_File[13][3]~regout ;
wire \ID_Registers|Read_Data_2_ID[3]~40_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~41_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~20_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ;
wire \ID_Read_data_Mux|Equal0~3_combout ;
wire \ID_Registers|Register_File[8][4]~regout ;
wire \ID_Registers|Register_File[3][4]~regout ;
wire \ID_Registers|Register_File[6][4]~regout ;
wire \ID_Registers|Register_File[2][4]~regout ;
wire \ID_Registers|Read_Data_2_ID[4]~46_combout ;
wire \ID_Registers|Register_File[7][4]~regout ;
wire \ID_Registers|Read_Data_2_ID[4]~47_combout ;
wire \ID_Registers|Register_File[4][4]~regout ;
wire \ID_Registers|Register_File[15][4]~regout ;
wire \ID_Registers|Read_Data_1_ID[4]~24_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~25_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~27_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~28_combout ;
wire \ID_Registers|Register_File[9][5]~regout ;
wire \ID_Registers|Read_Data_2_ID[5]~55_combout ;
wire \ID_Registers|Register_File[11][5]~regout ;
wire \ID_Registers|Read_Data_2_ID[5]~56_combout ;
wire \ID_Registers|Register_File[12][5]~regout ;
wire \ID_Registers|Read_Data_2_ID[5]~57_combout ;
wire \ID_Registers|Register_File[8][6]~regout ;
wire \ID_Registers|Read_Data_1_ID[6]~38_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~39_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ;
wire \ID_Read_data_Mux|Equal0~7_combout ;
wire \ID_Registers|Register_File[0][7]~regout ;
wire \ID_Registers|Read_Data_2_ID[7]~81_combout ;
wire \ID_Registers|Register_File[7][7]~regout ;
wire \ID_Registers|Read_Data_2_ID[7]~84_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~85_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~44_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ;
wire \ID_Registers|Register_File[12][8]~regout ;
wire \ID_Registers|Register_File[14][8]~regout ;
wire \ID_Registers|Register_File[11][8]~regout ;
wire \ID_Registers|Register_File[10][8]~regout ;
wire \ID_Registers|Read_Data_2_ID[8]~95_combout ;
wire \ID_Registers|Register_File[15][8]~regout ;
wire \ID_Registers|Read_Data_2_ID[8]~96_combout ;
wire \ID_Registers|Register_File[9][9]~regout ;
wire \ID_Registers|Read_Data_2_ID[9]~99_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~100_combout ;
wire \ID_Registers|Register_File[4][9]~regout ;
wire \ID_Registers|Read_Data_1_ID[9]~54_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~55_combout ;
wire \ID_Registers|Register_File[6][10]~regout ;
wire \ID_Registers|Read_Data_2_ID[10]~110_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~111_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~114_combout ;
wire \ID_Registers|Register_File[5][10]~regout ;
wire \ID_Registers|Read_Data_2_ID[10]~115_combout ;
wire \ID_Registers|Register_File[9][11]~regout ;
wire \ID_Registers|Read_Data_2_ID[11]~121_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~122_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ;
wire \ID_Read_data_Mux|Equal0~13_combout ;
wire \ID_Registers|Register_File[9][12]~regout ;
wire \ID_Registers|Read_Data_2_ID[12]~132_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~133_combout ;
wire \ID_Registers|Register_File[10][12]~regout ;
wire \ID_Registers|Read_Data_2_ID[12]~139_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ;
wire \ID_Read_data_Mux|Equal0~15_combout ;
wire \ID_Registers|Register_File[13][13]~regout ;
wire \ID_Registers|Read_Data_2_ID[13]~150_combout ;
wire \ID_Registers|Register_File[15][13]~regout ;
wire \ID_Registers|Read_Data_2_ID[13]~151_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ;
wire \ID_Read_data_Mux|Equal0~16_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~154_combout ;
wire \ID_Registers|Register_File[5][14]~regout ;
wire \ID_Registers|Register_File[15][14]~regout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ;
wire \ID_Read_data_Mux|Equal0~17_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ;
wire \ID_Read_data_Mux|Equal0~18_combout ;
wire \ID_Read_data_Mux|Equal0~19_combout ;
wire \ID_Registers|Register_File[8][16]~regout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ;
wire \ID_Read_data_Mux|Equal0~21_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~194_combout ;
wire \ID_Registers|Register_File[15][17]~regout ;
wire \ID_Registers|Read_Data_2_ID[17]~195_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ;
wire \ID_Read_data_Mux|Equal0~22_combout ;
wire \ID_Registers|Register_File[12][18]~regout ;
wire \ID_Registers|Register_File[8][18]~regout ;
wire \ID_Registers|Read_Data_2_ID[18]~200_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~201_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~202_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~203_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~204_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~108_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~109_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ;
wire \ID_Read_data_Mux|Equal0~23_combout ;
wire \ID_Registers|Register_File[9][19]~regout ;
wire \ID_Registers|Register_File[1][19]~regout ;
wire \ID_Registers|Read_Data_2_ID[19]~209_combout ;
wire \ID_Registers|Register_File[11][19]~regout ;
wire \ID_Registers|Read_Data_2_ID[19]~210_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~116_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ;
wire \ID_Read_data_Mux|Equal0~24_combout ;
wire \ID_Read_data_Mux|Equal0~25_combout ;
wire \ID_Registers|Register_File[8][20]~regout ;
wire \ID_Registers|Read_Data_1_ID[20]~120_combout ;
wire \ID_Registers|Register_File[9][21]~regout ;
wire \ID_Registers|Register_File[3][21]~regout ;
wire \ID_Registers|Read_Data_2_ID[21]~231_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~232_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~233_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~234_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~238_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ;
wire \ID_Registers|Register_File[10][22]~regout ;
wire \ID_Registers|Read_Data_2_ID[22]~249_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~250_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ;
wire \ID_Read_data_Mux|Equal0~28_combout ;
wire \ID_Registers|Register_File[7][23]~regout ;
wire \ID_Registers|Register_File[5][23]~regout ;
wire \ID_Registers|Read_Data_2_ID[23]~260_combout ;
wire \ID_Registers|Register_File[15][23]~regout ;
wire \ID_Registers|Read_Data_2_ID[23]~261_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~138_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~139_combout ;
wire \ID_Registers|Register_File[15][24]~regout ;
wire \ID_Registers|Read_Data_1_ID[24]~144_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~145_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~146_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~147_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~148_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ;
wire \ID_Read_data_Mux|Equal0~31_combout ;
wire \ID_Registers|Register_File[13][26]~regout ;
wire \ID_Registers|Register_File[10][26]~regout ;
wire \ID_Registers|Register_File[12][28]~regout ;
wire \ID_Registers|Register_File[9][28]~regout ;
wire \ID_Registers|Register_File[8][28]~regout ;
wire \ID_Registers|Read_Data_2_ID[28]~308_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~309_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~312_combout ;
wire \ID_Registers|Register_File[10][28]~regout ;
wire \ID_Registers|Register_File[8][29]~regout ;
wire \ID_Registers|Read_Data_2_ID[29]~321_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~322_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~323_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~324_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~325_combout ;
wire \ID_Registers|Register_File[15][29]~regout ;
wire \ID_Registers|Read_Data_1_ID[29]~174_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~175_combout ;
wire \ID_Registers|Register_File[8][30]~regout ;
wire \ID_Registers|Read_Data_2_ID[30]~330_combout ;
wire \ID_Registers|Register_File[13][30]~regout ;
wire \ID_Registers|Register_File[14][30]~regout ;
wire \ID_Registers|Read_Data_2_ID[30]~337_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~338_combout ;
wire \ID_Registers|Register_File[10][31]~regout ;
wire \ID_Registers|Register_File[5][31]~regout ;
wire \ID_Registers|Read_Data_2_ID[31]~343_combout ;
wire \ID_Registers|Register_File[7][31]~regout ;
wire \ID_Registers|Read_Data_2_ID[31]~344_combout ;
wire \ID_Registers|Register_File[14][31]~regout ;
wire \ID_Registers|Read_Data_2_ID[31]~348_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~349_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ;
wire \ID_Read_data_Mux|Equal0~39_combout ;
wire \EX_Forward_Unit|Equal11~0_combout ;
wire \EX_Forward_Unit|Equal13~0_combout ;
wire \EX_Forward_Unit|PC_Enable~3_combout ;
wire \EX_Forward_Unit|Equal3~1_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~4_combout ;
wire \EX_Forward_Unit|ForwardB_EX~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ;
wire \EX_Forward_A|Mux4~0_combout ;
wire \EX_Forward_A|Mux12~0_combout ;
wire \EX_Forward_A|Mux12~1_combout ;
wire \EX_Forward_A|Mux17~0_combout ;
wire \EX_Forward_A|Mux19~0_combout ;
wire \EX_Forward_A|Mux28~0_combout ;
wire \EX_ALU|Mux31~2_combout ;
wire \EX_ALU|Mux31~4_combout ;
wire \EX_ALU|Equal0~2_combout ;
wire \ID_Registers|Register_File~4_combout ;
wire \ID_Registers|Register_File~5_combout ;
wire \ID_Registers|Register_File~7_combout ;
wire \ID_Registers|Register_File~8_combout ;
wire \ID_Registers|Register_File~12_combout ;
wire \ID_Registers|Register_File~13_combout ;
wire \ID_Registers|Register_File~14_combout ;
wire \ID_Registers|Register_File~15_combout ;
wire \ID_Registers|Register_File~16_combout ;
wire \ID_Registers|Register_File~17_combout ;
wire \ID_Registers|Register_File~18_combout ;
wire \ID_Registers|Register_File~19_combout ;
wire \ID_Registers|Register_File~20_combout ;
wire \ID_Registers|Register_File~21_combout ;
wire \ID_Registers|Register_File~23_combout ;
wire \ID_Registers|Register_File~38_combout ;
wire \ID_Registers|Register_File~39_combout ;
wire \ID_Registers|Register_File~45_combout ;
wire \ID_Registers|Register_File~46_combout ;
wire \ID_Registers|Register_File~47_combout ;
wire \ID_Registers|Register_File~48_combout ;
wire \ID_Registers|Register_File~49_combout ;
wire \ID_Registers|Register_File~50_combout ;
wire \ID_Registers|Register_File~51_combout ;
wire \ID_Registers|Register_File~52_combout ;
wire \ID_Registers|Register_File~53_combout ;
wire \ID_Registers|Register_File~54_combout ;
wire \ID_Registers|Register_File~58_combout ;
wire \ID_Registers|Register_File~59_combout ;
wire \ID_Registers|Register_File~67_combout ;
wire \ID_Registers|Register_File~68_combout ;
wire \ID_Registers|Register_File~89_combout ;
wire \ID_Registers|Register_File~90_combout ;
wire \ID_Registers|Register_File~91_combout ;
wire \ID_Registers|Register_File~92_combout ;
wire \ID_Registers|Register_File~93_combout ;
wire \ID_Registers|Register_File~94_combout ;
wire \ID_Registers|Register_File~95_combout ;
wire \ID_Registers|Register_File~96_combout ;
wire \ID_Registers|Register_File~97_combout ;
wire \ID_Registers|Register_File~98_combout ;
wire \ID_Registers|Register_File~100_combout ;
wire \ID_Registers|Register_File~101_combout ;
wire \ID_Registers|Register_File~107_combout ;
wire \ID_Registers|Register_File~111_combout ;
wire \ID_Registers|Register_File~112_combout ;
wire \ID_Registers|Register_File~113_combout ;
wire \ID_Registers|Register_File~144_combout ;
wire \ID_Registers|Register_File~145_combout ;
wire \ID_Registers|Register_File~157_combout ;
wire \ID_Registers|Register_File~158_combout ;
wire \ID_Registers|Register_File~159_combout ;
wire \ID_Registers|Register_File~160_combout ;
wire \ID_Registers|Register_File~161_combout ;
wire \ID_Registers|Register_File~173_combout ;
wire \ID_Registers|Register_File~188_combout ;
wire \ID_Registers|Register_File~190_combout ;
wire \ID_Registers|Register_File~192_combout ;
wire \ID_Registers|Register_File~199_combout ;
wire \ID_Registers|Register_File~200_combout ;
wire \ID_Registers|Register_File~210_combout ;
wire \ID_Registers|Register_File~211_combout ;
wire \ID_Registers|Register_File~212_combout ;
wire \ID_Registers|Register_File~213_combout ;
wire \ID_Registers|Register_File~214_combout ;
wire \ID_Registers|Register_File~215_combout ;
wire \ID_Registers|Register_File~216_combout ;
wire \ID_Registers|Register_File~217_combout ;
wire \ID_Registers|Register_File~218_combout ;
wire \ID_Registers|Register_File~219_combout ;
wire \ID_Registers|Register_File~223_combout ;
wire \ID_Registers|Register_File~224_combout ;
wire \ID_Registers|Register_File~236_combout ;
wire \ID_Registers|Register_File~237_combout ;
wire \ID_Registers|Register_File~239_combout ;
wire \ID_Registers|Register_File~250_combout ;
wire \ID_Registers|Register_File~261_combout ;
wire \ID_Registers|Register_File~262_combout ;
wire \ID_Registers|Register_File~294_combout ;
wire \ID_Registers|Register_File~295_combout ;
wire \ID_Registers|Register_File~309_combout ;
wire \ID_Registers|Register_File~310_combout ;
wire \ID_Registers|Register_File~313_combout ;
wire \ID_Registers|Register_File~314_combout ;
wire \ID_Registers|Register_File~320_combout ;
wire \ID_Registers|Register_File~331_combout ;
wire \ID_Registers|Register_File~342_combout ;
wire \ID_Registers|Register_File~343_combout ;
wire \ID_Registers|Register_File~344_combout ;
wire \ID_Registers|Register_File~345_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~3_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~7_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~11_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~19_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~21_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~23_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~26_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~29_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~30_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~33_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~36_combout ;
wire \ID_Registers|Register_File[9][0]~353_combout ;
wire \ID_Registers|Register_File[3][0]~355_combout ;
wire \ID_Registers|Register_File[11][0]~359_combout ;
wire \ID_Registers|Register_File[15][0]~360_combout ;
wire \ID_Registers|Register_File[7][1]~365_combout ;
wire \ID_Registers|Register_File[13][1]~366_combout ;
wire \ID_Registers|Register_File[9][3]~373_combout ;
wire \ID_Registers|Register_File[8][3]~374_combout ;
wire \ID_Registers|Register_File[15][4]~380_combout ;
wire \ID_Registers|Register_File[13][3]~feeder_combout ;
wire \ID_Registers|Register_File[8][4]~feeder_combout ;
wire \ID_Registers|Register_File[6][4]~feeder_combout ;
wire \ID_Registers|Register_File[3][4]~feeder_combout ;
wire \ID_Registers|Register_File[2][4]~feeder_combout ;
wire \ID_Registers|Register_File[9][5]~feeder_combout ;
wire \ID_Registers|Register_File[7][7]~feeder_combout ;
wire \ID_Registers|Register_File[10][8]~feeder_combout ;
wire \ID_Registers|Register_File[15][8]~feeder_combout ;
wire \ID_Registers|Register_File[9][9]~feeder_combout ;
wire \ID_Registers|Register_File[13][13]~feeder_combout ;
wire \ID_Registers|Register_File[8][16]~feeder_combout ;
wire \ID_Registers|Register_File[8][20]~feeder_combout ;
wire \ID_Registers|Register_File[10][22]~feeder_combout ;
wire \ID_Registers|Register_File[10][26]~feeder_combout ;
wire \ID_Registers|Register_File[10][28]~feeder_combout ;
wire \ID_Registers|Register_File[15][29]~feeder_combout ;
wire \ID_Registers|Register_File[14][30]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \EX_PC_Add|Branch_Dest_EX[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[2]~14_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~1 ;
wire \EX_PC_Add|Branch_Dest_EX[3]~3 ;
wire \EX_PC_Add|Branch_Dest_EX[4]~4_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[26]~22_combout ;
wire \IF_Instruction_Memory|Instruction_IF[26]~23_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~regout ;
wire \IF_Instruction_Memory|Instruction_Memory~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~19_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~21_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[5]~16_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout ;
wire \EX_Forward_Unit|Equal10~0_combout ;
wire \EX_Forward_Unit|Equal10~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[17]~20_combout ;
wire \EX_Forward_Unit|Equal11~1_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~0_combout ;
wire \EX_Forward_Unit|PC_Enable~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~18_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~17_combout ;
wire \EX_Forward_Unit|PC_Enable~1_combout ;
wire \EX_Forward_Unit|PC_Enable~2_combout ;
wire \EX_Forward_Unit|ID_Control_NOP~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[3]~10_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~11_combout ;
wire \IF_PC_Mux|Next_PC_IF[13]~12_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \EX_PC_Add|Branch_Dest_EX[4]~5 ;
wire \EX_PC_Add|Branch_Dest_EX[5]~6_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \EX_PC_Add|Branch_Dest_EX[5]~7 ;
wire \EX_PC_Add|Branch_Dest_EX[6]~8_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~5_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \EX_PC_Add|Branch_Dest_EX[6]~9 ;
wire \EX_PC_Add|Branch_Dest_EX[7]~11 ;
wire \EX_PC_Add|Branch_Dest_EX[8]~13 ;
wire \EX_PC_Add|Branch_Dest_EX[9]~15 ;
wire \EX_PC_Add|Branch_Dest_EX[10]~17 ;
wire \EX_PC_Add|Branch_Dest_EX[11]~18_combout ;
wire \IF_PC_Mux|Next_PC_IF[11]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \IF_PC_Mux|Next_PC_IF[12]~11_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[11]~19 ;
wire \EX_PC_Add|Branch_Dest_EX[12]~21 ;
wire \EX_PC_Add|Branch_Dest_EX[13]~23 ;
wire \EX_PC_Add|Branch_Dest_EX[14]~25 ;
wire \EX_PC_Add|Branch_Dest_EX[15]~26_combout ;
wire \IF_PC_Mux|Next_PC_IF[15]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \EX_PC_Add|Branch_Dest_EX[15]~27 ;
wire \EX_PC_Add|Branch_Dest_EX[16]~28_combout ;
wire \IF_PC_Mux|Next_PC_IF[16]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \EX_PC_Add|Branch_Dest_EX[16]~29 ;
wire \EX_PC_Add|Branch_Dest_EX[17]~30_combout ;
wire \IF_PC_Mux|Next_PC_IF[17]~16_combout ;
wire \IF_PC_Reg|PC_IF[17]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \EX_PC_Add|Branch_Dest_EX[17]~31 ;
wire \EX_PC_Add|Branch_Dest_EX[18]~32_combout ;
wire \IF_PC_Mux|Next_PC_IF[18]~17_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \EX_PC_Add|Branch_Dest_EX[18]~33 ;
wire \EX_PC_Add|Branch_Dest_EX[19]~35 ;
wire \EX_PC_Add|Branch_Dest_EX[20]~36_combout ;
wire \IF_PC_Mux|Next_PC_IF[20]~19_combout ;
wire \IF_PC_Reg|PC_IF[20]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \EX_PC_Add|Branch_Dest_EX[20]~37 ;
wire \EX_PC_Add|Branch_Dest_EX[21]~38_combout ;
wire \IF_PC_Mux|Next_PC_IF[21]~20_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \IF_PC_Mux|Next_PC_IF[22]~21_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \IF_PC_Mux|Next_PC_IF[24]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \EX_PC_Add|Branch_Dest_EX[21]~39 ;
wire \EX_PC_Add|Branch_Dest_EX[22]~41 ;
wire \EX_PC_Add|Branch_Dest_EX[23]~43 ;
wire \EX_PC_Add|Branch_Dest_EX[24]~45 ;
wire \EX_PC_Add|Branch_Dest_EX[25]~46_combout ;
wire \IF_PC_Mux|Next_PC_IF[25]~24_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \IF_PC_Mux|Next_PC_IF[29]~28_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \IF_PC_Mux|Next_PC_IF[31]~30_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \EX_PC_Add|Branch_Dest_EX[25]~47 ;
wire \EX_PC_Add|Branch_Dest_EX[26]~49 ;
wire \EX_PC_Add|Branch_Dest_EX[27]~51 ;
wire \EX_PC_Add|Branch_Dest_EX[28]~53 ;
wire \EX_PC_Add|Branch_Dest_EX[29]~55 ;
wire \EX_PC_Add|Branch_Dest_EX[30]~56_combout ;
wire \IF_PC_Mux|Next_PC_IF[30]~29_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~7_combout ;
wire \EX_PC_Add|Branch_Dest_EX[26]~48_combout ;
wire \IF_PC_Mux|Next_PC_IF[26]~25_combout ;
wire \IF_PC_Mux|Next_PC_IF[28]~27_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \IF_PC_Mux|Next_PC_IF[14]~13_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~2_combout ;
wire \EX_PC_Add|Branch_Dest_EX[7]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~0_combout ;
wire \IF_PC_Mux|Next_PC_IF[19]~18_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~8_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~3_combout ;
wire \ID_Control|RegWrite_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~0_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~1_combout ;
wire \EX_Forward_Unit|Equal2~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~2_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~0_combout ;
wire \EX_Forward_Unit|ForwardA_EX[0]~5_combout ;
wire \EX_Forward_Unit|Equal3~0_combout ;
wire \EX_Forward_Unit|Equal0~0_combout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ;
wire \EX_Forward_Unit|ForwardA_EX[1]~6_combout ;
wire \EX_Forward_A|Mux3~0_combout ;
wire \EX_Forward_A|Mux3~1_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \EX_ALU_Control|Mux0~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[1]~0_combout ;
wire \EX_ALU_Control|Mux0~1_combout ;
wire \EX_ALU_Control|Mux0~2_combout ;
wire \EX_ALU_Control|WideOr0~0_combout ;
wire \EX_ALU_Control|Mux1~0_combout ;
wire \EX_ALU|Mux22~1_combout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \ID_Registers|Equal1~0_combout ;
wire \EX_Dest_Mux|Write_Register_EX[1]~1_combout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~0_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ;
wire \ID_Registers|Decoder0~9_combout ;
wire \ID_Registers|Register_File[1][27]~regout ;
wire \ID_Registers|Decoder0~10_combout ;
wire \ID_Registers|Register_File[0][27]~regout ;
wire \ID_Registers|Register_File~302_combout ;
wire \ID_Registers|Register_File~303_combout ;
wire \ID_Registers|Register_File[11][27]~feeder_combout ;
wire \ID_Registers|Decoder0~13_combout ;
wire \ID_Registers|Register_File[11][27]~regout ;
wire \ID_Registers|Decoder0~6_combout ;
wire \ID_Registers|Register_File[2][27]~regout ;
wire \ID_Registers|Decoder0~4_combout ;
wire \ID_Registers|Register_File[3][27]~regout ;
wire \ID_Registers|Register_File~300_combout ;
wire \ID_Registers|Decoder0~14_combout ;
wire \ID_Registers|Register_File[10][27]~regout ;
wire \ID_Registers|Register_File~301_combout ;
wire \ID_Registers|Register_File~304_combout ;
wire \ID_Registers|Register_File[15][27]~feeder_combout ;
wire \ID_Registers|Decoder0~15_combout ;
wire \ID_Registers|Register_File[15][27]~regout ;
wire \ID_Registers|Decoder0~12_combout ;
wire \ID_Registers|Register_File[14][27]~regout ;
wire \ID_Registers|Decoder0~5_combout ;
wire \ID_Registers|Register_File[6][27]~regout ;
wire \ID_Registers|Decoder0~7_combout ;
wire \ID_Registers|Register_File[7][27]~regout ;
wire \ID_Registers|Register_File~305_combout ;
wire \ID_Registers|Register_File~306_combout ;
wire \ID_Registers|Decoder0~0_combout ;
wire \ID_Registers|Register_File[12][27]~regout ;
wire \ID_Registers|Decoder0~8_combout ;
wire \ID_Registers|Register_File[4][27]~regout ;
wire \ID_Registers|Decoder0~11_combout ;
wire \ID_Registers|Register_File[5][27]~regout ;
wire \ID_Registers|Register_File~298_combout ;
wire \ID_Registers|Decoder0~3_combout ;
wire \ID_Registers|Register_File[13][27]~regout ;
wire \ID_Registers|Register_File~299_combout ;
wire \ID_Registers|Register_File~307_combout ;
wire \ID_Registers|Register_File~308_combout ;
wire \ID_Registers|Decoder0~1_combout ;
wire \ID_Registers|Register_File[9][27]~regout ;
wire \ID_Registers|Read_Data_2_ID[27]~297_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~298_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~304_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~305_combout ;
wire \ID_Registers|Decoder0~2_combout ;
wire \ID_Registers|Register_File[8][27]~regout ;
wire \ID_Registers|Read_Data_2_ID[27]~301_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~302_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~299_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~300_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~303_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~306_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~307_combout ;
wire \EX_Forward_Unit|Equal6~0_combout ;
wire \EX_Forward_Unit|Equal6~1_combout ;
wire \EX_Forward_Unit|ForwardB_EX[1]~6_combout ;
wire \EX_Forward_Unit|Equal7~0_combout ;
wire \EX_Forward_Unit|ForwardB_EX~3_combout ;
wire \EX_Forward_Unit|ForwardB_EX~5_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~regout ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ;
wire \EX_Forward_Unit|ForwardB_EX~4_combout ;
wire \MEM_WB_Pipeline_Stage|RegWrite_WB~regout ;
wire \EX_Forward_Unit|Data_Hazard_temp_2~0_combout ;
wire \EX_Forward_Unit|ForwardB_EX~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ;
wire \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \EX_Forward_A|Mux31~0_combout ;
wire \EX_Forward_A|Mux31~1_combout ;
wire \EX_ALU|Add1~0_combout ;
wire \EX_ALU|Add0~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|Mux31~3_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~0_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~1_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~2_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ;
wire \EX_Forward_Unit|Equal2~1_combout ;
wire \ID_Registers|Register_File~10_combout ;
wire \ID_Registers|Register_File[2][31]~regout ;
wire \ID_Registers|Register_File[0][31]~regout ;
wire \ID_Registers|Register_File~346_combout ;
wire \ID_Registers|Register_File[3][31]~regout ;
wire \ID_Registers|Register_File~347_combout ;
wire \ID_Registers|Register_File~348_combout ;
wire \ID_Registers|Register_File[15][31]~regout ;
wire \ID_Registers|Register_File[12][31]~regout ;
wire \ID_Registers|Register_File[13][31]~regout ;
wire \ID_Registers|Register_File~349_combout ;
wire \ID_Registers|Register_File~350_combout ;
wire \ID_Registers|Register_File~351_combout ;
wire \ID_Registers|Register_File~352_combout ;
wire \ID_Registers|Register_File[11][31]~regout ;
wire \ID_Registers|Register_File[9][31]~regout ;
wire \ID_Registers|Register_File[8][31]~feeder_combout ;
wire \ID_Registers|Register_File[8][31]~regout ;
wire \ID_Registers|Read_Data_2_ID[31]~341_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~342_combout ;
wire \ID_Registers|Register_File[1][31]~regout ;
wire \ID_Registers|Read_Data_2_ID[31]~345_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~346_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~347_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~350_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~351_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ;
wire \ID_Registers|Register_File~22_combout ;
wire \ID_Registers|Register_File[9][1]~feeder_combout ;
wire \ID_Registers|Register_File[9][1]~regout ;
wire \ID_Registers|Register_File[11][1]~regout ;
wire \ID_Registers|Read_Data_2_ID[1]~12_combout ;
wire \ID_Registers|Register_File[10][1]~regout ;
wire \ID_Registers|Register_File[8][1]~regout ;
wire \ID_Registers|Register_File[0][1]~regout ;
wire \ID_Registers|Register_File[2][1]~364_combout ;
wire \ID_Registers|Register_File[2][1]~regout ;
wire \ID_Registers|Read_Data_2_ID[1]~15_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~16_combout ;
wire \ID_Registers|Register_File[6][1]~362_combout ;
wire \ID_Registers|Register_File[6][1]~regout ;
wire \ID_Registers|Register_File[14][1]~regout ;
wire \ID_Registers|Register_File[12][1]~363_combout ;
wire \ID_Registers|Register_File[12][1]~regout ;
wire \ID_Registers|Read_Data_2_ID[1]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~17_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~20_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~21_combout ;
wire \ID_Registers|Register_File[7][29]~regout ;
wire \ID_Registers|Register_File[6][29]~regout ;
wire \ID_Registers|Register_File[5][29]~regout ;
wire \ID_Registers|Register_File[4][29]~regout ;
wire \ID_Registers|Register_File~322_combout ;
wire \ID_Registers|Register_File~323_combout ;
wire \ID_Registers|Register_File[2][29]~regout ;
wire \ID_Registers|Register_File[0][29]~regout ;
wire \ID_Registers|Register_File~324_combout ;
wire \ID_Registers|Register_File~325_combout ;
wire \ID_Registers|Register_File~326_combout ;
wire \ID_Registers|Register_File[11][29]~regout ;
wire \ID_Registers|Register_File[9][29]~regout ;
wire \ID_Registers|Register_File~321_combout ;
wire \ID_Registers|Register_File[14][29]~regout ;
wire \ID_Registers|Register_File[12][29]~regout ;
wire \ID_Registers|Register_File[13][29]~regout ;
wire \ID_Registers|Register_File~327_combout ;
wire \ID_Registers|Register_File~328_combout ;
wire \ID_Registers|Register_File~329_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~326_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~327_combout ;
wire \ID_Registers|Register_File[10][29]~regout ;
wire \ID_Registers|Read_Data_2_ID[29]~319_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~320_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~328_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~329_combout ;
wire \ID_Registers|Register_File[15][2]~372_combout ;
wire \ID_Registers|Register_File[15][2]~regout ;
wire \ID_Registers|Register_File[13][2]~regout ;
wire \ID_Registers|Register_File~30_combout ;
wire \ID_Registers|Register_File~31_combout ;
wire \ID_Registers|Register_File[12][2]~regout ;
wire \ID_Registers|Register_File[14][2]~371_combout ;
wire \ID_Registers|Register_File[14][2]~regout ;
wire \ID_Registers|Register_File~24_combout ;
wire \ID_Registers|Register_File[5][2]~370_combout ;
wire \ID_Registers|Register_File[5][2]~regout ;
wire \ID_Registers|Register_File~25_combout ;
wire \ID_Registers|Register_File[7][2]~368_combout ;
wire \ID_Registers|Register_File[7][2]~regout ;
wire \ID_Registers|Register_File~26_combout ;
wire \ID_Registers|Register_File[6][2]~367_combout ;
wire \ID_Registers|Register_File[6][2]~regout ;
wire \ID_Registers|Register_File[0][2]~regout ;
wire \ID_Registers|Register_File~27_combout ;
wire \ID_Registers|Register_File~28_combout ;
wire \ID_Registers|Register_File~29_combout ;
wire \ID_Registers|Register_File~32_combout ;
wire \ID_Registers|Register_File~33_combout ;
wire \ID_Registers|Register_File[9][2]~regout ;
wire \ID_Registers|Register_File[8][2]~feeder_combout ;
wire \ID_Registers|Register_File[8][2]~regout ;
wire \ID_Registers|Read_Data_2_ID[2]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~25_combout ;
wire \ID_Registers|Register_File[4][2]~369_combout ;
wire \ID_Registers|Register_File[4][2]~regout ;
wire \ID_Registers|Register_File[1][2]~regout ;
wire \ID_Registers|Read_Data_2_ID[2]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~27_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~28_combout ;
wire \ID_Registers|Register_File[2][2]~regout ;
wire \ID_Registers|Read_Data_2_ID[2]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~23_combout ;
wire \ID_Registers|Register_File[11][2]~regout ;
wire \ID_Registers|Read_Data_2_ID[2]~30_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~31_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~32_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ;
wire \ID_Registers|Register_File[14][0]~regout ;
wire \ID_Registers|Register_File[8][0]~regout ;
wire \ID_Registers|Register_File~2_combout ;
wire \ID_Registers|Register_File~3_combout ;
wire \ID_Registers|Register_File~6_combout ;
wire \ID_Registers|Register_File[5][0]~358_combout ;
wire \ID_Registers|Register_File[5][0]~regout ;
wire \ID_Registers|Register_File[1][0]~357_combout ;
wire \ID_Registers|Register_File[1][0]~regout ;
wire \ID_Registers|Register_File~0_combout ;
wire \ID_Registers|Register_File~1_combout ;
wire \ID_Registers|Register_File~9_combout ;
wire \ID_Registers|Register_File~11_combout ;
wire \ID_Registers|Register_File[13][0]~354_combout ;
wire \ID_Registers|Register_File[13][0]~regout ;
wire \ID_Registers|Read_Data_2_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~1_combout ;
wire \ID_Registers|Register_File[4][0]~regout ;
wire \ID_Registers|Read_Data_2_ID[0]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~5_combout ;
wire \ID_Registers|Register_File[6][0]~regout ;
wire \ID_Registers|Register_File[2][0]~regout ;
wire \ID_Registers|Read_Data_2_ID[0]~2_combout ;
wire \ID_Registers|Register_File[7][0]~356_combout ;
wire \ID_Registers|Register_File[7][0]~regout ;
wire \ID_Registers|Read_Data_2_ID[0]~3_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~6_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~9_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~10_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ;
wire \ID_Registers|Register_File[15][3]~regout ;
wire \ID_Registers|Register_File[14][3]~regout ;
wire \ID_Registers|Register_File~41_combout ;
wire \ID_Registers|Register_File~42_combout ;
wire \ID_Registers|Register_File[11][3]~regout ;
wire \ID_Registers|Register_File[2][3]~regout ;
wire \ID_Registers|Register_File[3][3]~feeder_combout ;
wire \ID_Registers|Register_File[3][3]~regout ;
wire \ID_Registers|Register_File~34_combout ;
wire \ID_Registers|Register_File~35_combout ;
wire \ID_Registers|Register_File[5][3]~regout ;
wire \ID_Registers|Register_File[12][3]~regout ;
wire \ID_Registers|Register_File~36_combout ;
wire \ID_Registers|Register_File~37_combout ;
wire \ID_Registers|Register_File~40_combout ;
wire \ID_Registers|Register_File~43_combout ;
wire \ID_Registers|Register_File~44_combout ;
wire \ID_Registers|Register_File[10][3]~regout ;
wire \ID_Registers|Register_File[0][3]~feeder_combout ;
wire \ID_Registers|Register_File[0][3]~regout ;
wire \ID_Registers|Read_Data_2_ID[3]~37_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~38_combout ;
wire \ID_Registers|Register_File[4][3]~regout ;
wire \ID_Registers|Register_File[6][3]~regout ;
wire \ID_Registers|Read_Data_2_ID[3]~35_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~36_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~39_combout ;
wire \ID_Registers|Register_File[1][3]~feeder_combout ;
wire \ID_Registers|Register_File[1][3]~regout ;
wire \ID_Registers|Read_Data_2_ID[3]~33_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~34_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~42_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~43_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~18_combout ;
wire \ID_Registers|Register_File[7][3]~feeder_combout ;
wire \ID_Registers|Register_File[7][3]~regout ;
wire \ID_Registers|Read_Data_1_ID[3]~19_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~22_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~5_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~8_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~6_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~7_combout ;
wire \EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~23_combout ;
wire \EX_Forward_A|Mux28~1_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \EX_ALU|Add0~1 ;
wire \EX_ALU|Add0~3 ;
wire \EX_ALU|Add0~5 ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \EX_ALU|Mux28~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ;
wire \ID_Registers|Register_File~55_combout ;
wire \ID_Registers|Register_File[14][4]~377_combout ;
wire \ID_Registers|Register_File[14][4]~regout ;
wire \ID_Registers|Register_File[10][4]~379_combout ;
wire \ID_Registers|Register_File[10][4]~regout ;
wire \ID_Registers|Register_File[11][4]~378_combout ;
wire \ID_Registers|Register_File[11][4]~regout ;
wire \ID_Registers|Read_Data_2_ID[4]~51_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~52_combout ;
wire \ID_Registers|Register_File[9][4]~regout ;
wire \ID_Registers|Read_Data_2_ID[4]~44_combout ;
wire \ID_Registers|Register_File[13][4]~376_combout ;
wire \ID_Registers|Register_File[13][4]~regout ;
wire \ID_Registers|Register_File[12][4]~375_combout ;
wire \ID_Registers|Register_File[12][4]~regout ;
wire \ID_Registers|Read_Data_2_ID[4]~45_combout ;
wire \ID_Registers|Register_File[5][4]~feeder_combout ;
wire \ID_Registers|Register_File[5][4]~regout ;
wire \ID_Registers|Register_File[0][4]~regout ;
wire \ID_Registers|Register_File[1][4]~regout ;
wire \ID_Registers|Read_Data_2_ID[4]~48_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~49_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~50_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~53_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~54_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ;
wire \ID_Registers|Register_File[15][5]~feeder_combout ;
wire \ID_Registers|Register_File[15][5]~regout ;
wire \ID_Registers|Register_File[6][5]~regout ;
wire \ID_Registers|Register_File~63_combout ;
wire \ID_Registers|Register_File~64_combout ;
wire \ID_Registers|Register_File[1][5]~regout ;
wire \ID_Registers|Register_File[8][5]~feeder_combout ;
wire \ID_Registers|Register_File[8][5]~regout ;
wire \ID_Registers|Register_File~60_combout ;
wire \ID_Registers|Register_File~61_combout ;
wire \ID_Registers|Register_File~62_combout ;
wire \ID_Registers|Register_File[13][5]~regout ;
wire \ID_Registers|Register_File[4][5]~regout ;
wire \ID_Registers|Register_File[5][5]~regout ;
wire \ID_Registers|Register_File~56_combout ;
wire \ID_Registers|Register_File~57_combout ;
wire \ID_Registers|Register_File~65_combout ;
wire \ID_Registers|Register_File~66_combout ;
wire \ID_Registers|Register_File[0][5]~regout ;
wire \ID_Registers|Read_Data_1_ID[5]~32_combout ;
wire \ID_Registers|Register_File[3][5]~regout ;
wire \ID_Registers|Register_File[2][5]~regout ;
wire \ID_Registers|Read_Data_1_ID[5]~33_combout ;
wire \ID_Registers|Register_File[7][5]~regout ;
wire \ID_Registers|Read_Data_1_ID[5]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~31_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~34_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~35_combout ;
wire \EX_Forward_A|Mux26~0_combout ;
wire \EX_Forward_A|Mux26~1_combout ;
wire \EX_ALU|Add0~7 ;
wire \EX_ALU|Add0~9 ;
wire \EX_ALU|Add0~10_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~13_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ;
wire \EX_ALU|Add1~1 ;
wire \EX_ALU|Add1~3 ;
wire \EX_ALU|Add1~5 ;
wire \EX_ALU|Add1~7 ;
wire \EX_ALU|Add1~9 ;
wire \EX_ALU|Add1~10_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \EX_ALU|Mux26~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ;
wire \EX_Forward_A|Mux24~0_combout ;
wire \EX_Forward_A|Mux24~1_combout ;
wire \EX_Forward_A|Mux25~0_combout ;
wire \EX_Forward_A|Mux25~1_combout ;
wire \EX_ALU|Add1~11 ;
wire \EX_ALU|Add1~13 ;
wire \EX_ALU|Add1~14_combout ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~13 ;
wire \EX_ALU|Add0~14_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Mux24~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ;
wire \ID_Registers|Register_File~99_combout ;
wire \ID_Registers|Register_File[5][8]~feeder_combout ;
wire \ID_Registers|Register_File[5][8]~regout ;
wire \ID_Registers|Register_File[4][8]~regout ;
wire \ID_Registers|Register_File[0][8]~regout ;
wire \ID_Registers|Register_File[1][8]~regout ;
wire \ID_Registers|Read_Data_2_ID[8]~92_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~93_combout ;
wire \ID_Registers|Register_File[3][8]~regout ;
wire \ID_Registers|Register_File[7][8]~regout ;
wire \ID_Registers|Register_File[2][8]~feeder_combout ;
wire \ID_Registers|Register_File[2][8]~regout ;
wire \ID_Registers|Register_File[6][8]~regout ;
wire \ID_Registers|Read_Data_2_ID[8]~90_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~91_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~94_combout ;
wire \ID_Registers|Register_File[13][8]~regout ;
wire \ID_Registers|Register_File[8][8]~regout ;
wire \ID_Registers|Register_File[9][8]~regout ;
wire \ID_Registers|Read_Data_2_ID[8]~88_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~89_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~97_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~98_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ;
wire \EX_ALU|Add1~15 ;
wire \EX_ALU|Add1~16_combout ;
wire \ID_Registers|Equal0~0_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~50_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~51_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~48_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~49_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~52_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~53_combout ;
wire \EX_Forward_A|Mux23~0_combout ;
wire \EX_Forward_A|Mux23~1_combout ;
wire \EX_ALU|Add0~15 ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU|Mux23~1_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~62_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~63_combout ;
wire \ID_Registers|Register_File[10][5]~regout ;
wire \ID_Registers|Read_Data_2_ID[5]~59_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~60_combout ;
wire \ID_Registers|Register_File[14][5]~regout ;
wire \ID_Registers|Read_Data_2_ID[5]~58_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~61_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~64_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~65_combout ;
wire \ID_Registers|Register_File[11][6]~regout ;
wire \ID_Registers|Register_File[9][6]~regout ;
wire \ID_Registers|Register_File[13][6]~regout ;
wire \ID_Registers|Register_File~74_combout ;
wire \ID_Registers|Register_File~75_combout ;
wire \ID_Registers|Register_File[1][6]~regout ;
wire \ID_Registers|Register_File~69_combout ;
wire \ID_Registers|Register_File[7][6]~regout ;
wire \ID_Registers|Register_File[3][6]~feeder_combout ;
wire \ID_Registers|Register_File[3][6]~regout ;
wire \ID_Registers|Register_File~70_combout ;
wire \ID_Registers|Register_File[2][6]~feeder_combout ;
wire \ID_Registers|Register_File[2][6]~regout ;
wire \ID_Registers|Register_File[0][6]~regout ;
wire \ID_Registers|Register_File~71_combout ;
wire \ID_Registers|Register_File[4][6]~regout ;
wire \ID_Registers|Register_File[6][6]~regout ;
wire \ID_Registers|Register_File~72_combout ;
wire \ID_Registers|Register_File~73_combout ;
wire \ID_Registers|Register_File~76_combout ;
wire \ID_Registers|Register_File~77_combout ;
wire \ID_Registers|Register_File[15][6]~feeder_combout ;
wire \ID_Registers|Register_File[15][6]~regout ;
wire \ID_Registers|Register_File[14][6]~feeder_combout ;
wire \ID_Registers|Register_File[14][6]~regout ;
wire \ID_Registers|Register_File[10][6]~regout ;
wire \ID_Registers|Read_Data_2_ID[6]~73_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~74_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~66_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~67_combout ;
wire \ID_Registers|Register_File[12][6]~regout ;
wire \ID_Registers|Read_Data_2_ID[6]~68_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~69_combout ;
wire \ID_Registers|Register_File[5][6]~regout ;
wire \ID_Registers|Read_Data_2_ID[6]~70_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~71_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~72_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~75_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~76_combout ;
wire \ID_Registers|Register_File[15][7]~regout ;
wire \ID_Registers|Register_File[6][7]~regout ;
wire \ID_Registers|Register_File[14][7]~regout ;
wire \ID_Registers|Register_File~85_combout ;
wire \ID_Registers|Register_File~86_combout ;
wire \ID_Registers|Register_File[3][7]~feeder_combout ;
wire \ID_Registers|Register_File[3][7]~regout ;
wire \ID_Registers|Register_File[2][7]~regout ;
wire \ID_Registers|Register_File~78_combout ;
wire \ID_Registers|Register_File[10][7]~regout ;
wire \ID_Registers|Register_File~79_combout ;
wire \ID_Registers|Register_File[9][7]~feeder_combout ;
wire \ID_Registers|Register_File[9][7]~regout ;
wire \ID_Registers|Register_File[8][7]~regout ;
wire \ID_Registers|Register_File[1][7]~regout ;
wire \ID_Registers|Register_File~82_combout ;
wire \ID_Registers|Register_File~83_combout ;
wire \ID_Registers|Register_File[5][7]~feeder_combout ;
wire \ID_Registers|Register_File[5][7]~regout ;
wire \ID_Registers|Register_File[4][7]~regout ;
wire \ID_Registers|Register_File~80_combout ;
wire \ID_Registers|Register_File[13][7]~feeder_combout ;
wire \ID_Registers|Register_File[13][7]~regout ;
wire \ID_Registers|Register_File~81_combout ;
wire \ID_Registers|Register_File~84_combout ;
wire \ID_Registers|Register_File~87_combout ;
wire \ID_Registers|Register_File~88_combout ;
wire \ID_Registers|Register_File[11][7]~regout ;
wire \ID_Registers|Read_Data_2_ID[7]~77_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~78_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~82_combout ;
wire \ID_Registers|Register_File[12][7]~regout ;
wire \ID_Registers|Read_Data_2_ID[7]~79_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~80_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~83_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~86_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~87_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~17_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Mux25~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM_Data_Memory|Read_Data_MEM~15_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~29_combout ;
wire \EX_Forward_A|Mux27~0_combout ;
wire \EX_Forward_A|Mux27~1_combout ;
wire \EX_ALU|Add0~8_combout ;
wire \EX_ALU|Add1~8_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Mux27~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~13_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ;
wire \EX_Forward_A|Mux29~0_combout ;
wire \EX_Forward_A|Mux29~1_combout ;
wire \EX_ALU|Add1~4_combout ;
wire \EX_ALU|Add0~4_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Mux29~1_combout ;
wire \ID_Registers|Register_File[13][28]~feeder_combout ;
wire \ID_Registers|Register_File[13][28]~regout ;
wire \ID_Registers|Register_File[11][28]~feeder_combout ;
wire \ID_Registers|Register_File[11][28]~regout ;
wire \ID_Registers|Register_File~316_combout ;
wire \ID_Registers|Register_File~317_combout ;
wire \ID_Registers|Register_File[5][28]~feeder_combout ;
wire \ID_Registers|Register_File[5][28]~regout ;
wire \ID_Registers|Register_File[3][28]~regout ;
wire \ID_Registers|Register_File[1][28]~regout ;
wire \ID_Registers|Register_File~311_combout ;
wire \ID_Registers|Register_File~312_combout ;
wire \ID_Registers|Register_File~315_combout ;
wire \ID_Registers|Register_File~318_combout ;
wire \ID_Registers|Register_File~319_combout ;
wire \ID_Registers|Register_File[15][28]~feeder_combout ;
wire \ID_Registers|Register_File[15][28]~regout ;
wire \ID_Registers|Register_File[14][28]~regout ;
wire \ID_Registers|Read_Data_2_ID[28]~315_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~316_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~310_combout ;
wire \ID_Registers|Register_File[6][28]~regout ;
wire \ID_Registers|Read_Data_2_ID[28]~311_combout ;
wire \ID_Registers|Register_File[4][28]~regout ;
wire \ID_Registers|Read_Data_2_ID[28]~313_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~314_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~317_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~318_combout ;
wire \EX_Forward_A|Mux1~0_combout ;
wire \EX_Forward_A|Mux1~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ;
wire \EX_ALU|Add0~57 ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~60_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ;
wire \ID_Registers|Register_File[8][26]~regout ;
wire \ID_Registers|Register_File~287_combout ;
wire \ID_Registers|Register_File[12][26]~feeder_combout ;
wire \ID_Registers|Register_File[12][26]~regout ;
wire \ID_Registers|Register_File[14][26]~regout ;
wire \ID_Registers|Register_File~288_combout ;
wire \ID_Registers|Register_File[4][26]~regout ;
wire \ID_Registers|Register_File[0][26]~regout ;
wire \ID_Registers|Register_File[2][26]~regout ;
wire \ID_Registers|Register_File~291_combout ;
wire \ID_Registers|Register_File[6][26]~feeder_combout ;
wire \ID_Registers|Register_File[6][26]~regout ;
wire \ID_Registers|Register_File~292_combout ;
wire \ID_Registers|Register_File[1][26]~regout ;
wire \ID_Registers|Register_File[3][26]~regout ;
wire \ID_Registers|Register_File~289_combout ;
wire \ID_Registers|Register_File[7][26]~regout ;
wire \ID_Registers|Register_File~290_combout ;
wire \ID_Registers|Register_File~293_combout ;
wire \ID_Registers|Register_File~296_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ;
wire \ID_Registers|Register_File~297_combout ;
wire \ID_Registers|Register_File[9][26]~regout ;
wire \ID_Registers|Read_Data_2_ID[26]~286_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~287_combout ;
wire \ID_Registers|Register_File[5][26]~feeder_combout ;
wire \ID_Registers|Register_File[5][26]~regout ;
wire \ID_Registers|Read_Data_2_ID[26]~290_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~291_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~288_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~289_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~292_combout ;
wire \ID_Registers|Register_File[15][26]~feeder_combout ;
wire \ID_Registers|Register_File[15][26]~regout ;
wire \ID_Registers|Register_File[11][26]~regout ;
wire \ID_Registers|Read_Data_2_ID[26]~293_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~294_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~295_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~296_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ;
wire \ID_Registers|Register_File[9][24]~regout ;
wire \ID_Registers|Register_File~272_combout ;
wire \ID_Registers|Register_File[13][24]~regout ;
wire \ID_Registers|Register_File~273_combout ;
wire \ID_Registers|Register_File[10][24]~regout ;
wire \ID_Registers|Register_File~265_combout ;
wire \ID_Registers|Register_File~266_combout ;
wire \ID_Registers|Register_File[5][24]~regout ;
wire \ID_Registers|Register_File[1][24]~regout ;
wire \ID_Registers|Register_File[3][24]~regout ;
wire \ID_Registers|Register_File~267_combout ;
wire \ID_Registers|Register_File~268_combout ;
wire \ID_Registers|Register_File[4][24]~regout ;
wire \ID_Registers|Register_File[6][24]~regout ;
wire \ID_Registers|Register_File[2][24]~regout ;
wire \ID_Registers|Register_File[0][24]~regout ;
wire \ID_Registers|Register_File~269_combout ;
wire \ID_Registers|Register_File~270_combout ;
wire \ID_Registers|Register_File~271_combout ;
wire \ID_Registers|Register_File~274_combout ;
wire \ID_Registers|Register_File~275_combout ;
wire \ID_Registers|Register_File[12][24]~feeder_combout ;
wire \ID_Registers|Register_File[12][24]~regout ;
wire \ID_Registers|Register_File[8][24]~regout ;
wire \ID_Registers|Read_Data_2_ID[24]~264_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~265_combout ;
wire \ID_Registers|Register_File[14][24]~regout ;
wire \ID_Registers|Register_File[11][24]~regout ;
wire \ID_Registers|Read_Data_2_ID[24]~271_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~272_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~268_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~269_combout ;
wire \ID_Registers|Register_File[7][24]~regout ;
wire \ID_Registers|Read_Data_2_ID[24]~266_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~267_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~270_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~273_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~274_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~35_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ;
wire \EX_Forward_A|Mux8~0_combout ;
wire \EX_Forward_A|Mux8~1_combout ;
wire \EX_Forward_A|Mux9~0_combout ;
wire \ID_Registers|Register_File[1][22]~regout ;
wire \ID_Registers|Register_File~245_combout ;
wire \ID_Registers|Register_File[7][22]~regout ;
wire \ID_Registers|Register_File~246_combout ;
wire \ID_Registers|Register_File[0][22]~regout ;
wire \ID_Registers|Register_File[2][22]~feeder_combout ;
wire \ID_Registers|Register_File[2][22]~regout ;
wire \ID_Registers|Register_File~247_combout ;
wire \ID_Registers|Register_File[6][22]~regout ;
wire \ID_Registers|Register_File~248_combout ;
wire \ID_Registers|Register_File~249_combout ;
wire \ID_Registers|Register_File[11][22]~regout ;
wire \ID_Registers|Register_File[15][22]~regout ;
wire \ID_Registers|Register_File~251_combout ;
wire \ID_Registers|Register_File[12][22]~regout ;
wire \ID_Registers|Register_File[14][22]~regout ;
wire \ID_Registers|Register_File[8][22]~regout ;
wire \ID_Registers|Register_File~243_combout ;
wire \ID_Registers|Register_File~244_combout ;
wire \ID_Registers|Register_File~252_combout ;
wire \ID_Registers|Register_File~253_combout ;
wire \ID_Registers|Register_File[5][22]~regout ;
wire \ID_Registers|Register_File[4][22]~regout ;
wire \ID_Registers|Read_Data_1_ID[22]~132_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~133_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~134_combout ;
wire \ID_Registers|Register_File[3][22]~regout ;
wire \ID_Registers|Read_Data_1_ID[22]~135_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~136_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~137_combout ;
wire \EX_Forward_A|Mux9~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ;
wire \ID_Registers|Register_File[13][21]~regout ;
wire \ID_Registers|Register_File[4][21]~regout ;
wire \ID_Registers|Register_File~232_combout ;
wire \ID_Registers|Register_File[12][21]~regout ;
wire \ID_Registers|Register_File~233_combout ;
wire \ID_Registers|Register_File[11][21]~regout ;
wire \ID_Registers|Register_File[2][21]~feeder_combout ;
wire \ID_Registers|Register_File[2][21]~regout ;
wire \ID_Registers|Register_File~234_combout ;
wire \ID_Registers|Register_File~235_combout ;
wire \ID_Registers|Register_File~238_combout ;
wire \ID_Registers|Register_File[14][21]~regout ;
wire \ID_Registers|Register_File[15][21]~regout ;
wire \ID_Registers|Register_File~240_combout ;
wire \ID_Registers|Register_File~241_combout ;
wire \ID_Registers|Register_File~242_combout ;
wire \ID_Registers|Register_File[7][21]~feeder_combout ;
wire \ID_Registers|Register_File[7][21]~regout ;
wire \ID_Registers|Read_Data_2_ID[21]~239_combout ;
wire \ID_Registers|Register_File[8][21]~feeder_combout ;
wire \ID_Registers|Register_File[8][21]~regout ;
wire \ID_Registers|Register_File[10][21]~regout ;
wire \ID_Registers|Register_File[0][21]~regout ;
wire \ID_Registers|Read_Data_2_ID[21]~235_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~236_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~237_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~240_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~241_combout ;
wire \ID_Registers|Register_File[3][18]~regout ;
wire \ID_Registers|Register_File[0][18]~regout ;
wire \ID_Registers|Register_File[1][18]~regout ;
wire \ID_Registers|Read_Data_1_ID[18]~110_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~111_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~112_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~113_combout ;
wire \EX_Forward_A|Mux13~0_combout ;
wire \EX_Forward_A|Mux13~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ;
wire \EX_Forward_A|Mux14~0_combout ;
wire \EX_Forward_A|Mux14~1_combout ;
wire \ID_Registers|Register_File[9][16]~feeder_combout ;
wire \ID_Registers|Register_File[9][16]~regout ;
wire \ID_Registers|Register_File~184_combout ;
wire \ID_Registers|Register_File~185_combout ;
wire \ID_Registers|Register_File[3][16]~regout ;
wire \ID_Registers|Register_File~177_combout ;
wire \ID_Registers|Register_File[7][16]~regout ;
wire \ID_Registers|Register_File[5][16]~feeder_combout ;
wire \ID_Registers|Register_File[5][16]~regout ;
wire \ID_Registers|Register_File~178_combout ;
wire \ID_Registers|Register_File[2][16]~regout ;
wire \ID_Registers|Register_File[0][16]~regout ;
wire \ID_Registers|Register_File[4][16]~regout ;
wire \ID_Registers|Register_File~181_combout ;
wire \ID_Registers|Register_File~182_combout ;
wire \ID_Registers|Register_File[12][16]~feeder_combout ;
wire \ID_Registers|Register_File[12][16]~regout ;
wire \ID_Registers|Register_File~179_combout ;
wire \ID_Registers|Register_File[10][16]~regout ;
wire \ID_Registers|Register_File~180_combout ;
wire \ID_Registers|Register_File~183_combout ;
wire \ID_Registers|Register_File~186_combout ;
wire \ID_Registers|Register_File~187_combout ;
wire \ID_Registers|Register_File[13][16]~regout ;
wire \ID_Registers|Read_Data_2_ID[16]~176_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~177_combout ;
wire \ID_Registers|Register_File[15][16]~regout ;
wire \ID_Registers|Register_File[14][16]~regout ;
wire \ID_Registers|Register_File[11][16]~regout ;
wire \ID_Registers|Read_Data_2_ID[16]~183_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~184_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~180_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~181_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~178_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~179_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~182_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~185_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~186_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ;
wire \EX_Forward_A|Mux16~0_combout ;
wire \EX_Forward_A|Mux16~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ;
wire \ID_Registers|Register_File[12][14]~regout ;
wire \ID_Registers|Register_File[14][14]~regout ;
wire \ID_Registers|Register_File[8][14]~regout ;
wire \ID_Registers|Register_File~155_combout ;
wire \ID_Registers|Register_File~156_combout ;
wire \ID_Registers|Register_File[11][14]~regout ;
wire \ID_Registers|Register_File[9][14]~regout ;
wire \ID_Registers|Register_File[13][14]~regout ;
wire \ID_Registers|Register_File~162_combout ;
wire \ID_Registers|Register_File~163_combout ;
wire \ID_Registers|Register_File~164_combout ;
wire \ID_Registers|Register_File~165_combout ;
wire \ID_Registers|Register_File[6][14]~regout ;
wire \ID_Registers|Register_File[7][14]~regout ;
wire \ID_Registers|Read_Data_2_ID[14]~155_combout ;
wire \ID_Registers|Register_File[10][14]~regout ;
wire \ID_Registers|Read_Data_2_ID[14]~161_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~162_combout ;
wire \ID_Registers|Register_File[4][14]~regout ;
wire \ID_Registers|Register_File[1][14]~regout ;
wire \ID_Registers|Register_File[0][14]~regout ;
wire \ID_Registers|Read_Data_2_ID[14]~158_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~159_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~156_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~157_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~160_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~163_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~164_combout ;
wire \EX_Forward_A|Mux22~0_combout ;
wire \EX_Forward_A|Mux22~1_combout ;
wire \EX_ALU|Add0~17 ;
wire \EX_ALU|Add0~18_combout ;
wire \EX_ALU|Mux22~2_combout ;
wire \EX_ALU|Mux22~3_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~20_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ;
wire \ID_Registers|Register_File[14][9]~regout ;
wire \ID_Registers|Register_File[15][9]~regout ;
wire \ID_Registers|Register_File~108_combout ;
wire \ID_Registers|Register_File[11][9]~feeder_combout ;
wire \ID_Registers|Register_File[11][9]~regout ;
wire \ID_Registers|Register_File[2][9]~regout ;
wire \ID_Registers|Register_File[10][9]~feeder_combout ;
wire \ID_Registers|Register_File[10][9]~regout ;
wire \ID_Registers|Register_File~102_combout ;
wire \ID_Registers|Register_File~103_combout ;
wire \ID_Registers|Register_File[1][9]~regout ;
wire \ID_Registers|Register_File[0][9]~regout ;
wire \ID_Registers|Register_File[8][9]~feeder_combout ;
wire \ID_Registers|Register_File[8][9]~regout ;
wire \ID_Registers|Register_File~104_combout ;
wire \ID_Registers|Register_File~105_combout ;
wire \ID_Registers|Register_File~106_combout ;
wire \ID_Registers|Register_File~109_combout ;
wire \ID_Registers|Register_File~110_combout ;
wire \ID_Registers|Register_File[7][9]~feeder_combout ;
wire \ID_Registers|Register_File[7][9]~regout ;
wire \ID_Registers|Register_File[5][9]~regout ;
wire \ID_Registers|Register_File[13][9]~regout ;
wire \ID_Registers|Read_Data_2_ID[9]~106_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~107_combout ;
wire \ID_Registers|Register_File[6][9]~regout ;
wire \ID_Registers|Register_File[12][9]~regout ;
wire \ID_Registers|Read_Data_2_ID[9]~101_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~102_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~103_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~104_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~105_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~108_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~109_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ;
wire \ID_Registers|Register_File[15][10]~regout ;
wire \ID_Registers|Register_File[9][10]~regout ;
wire \ID_Registers|Register_File[13][10]~regout ;
wire \ID_Registers|Register_File~118_combout ;
wire \ID_Registers|Register_File~119_combout ;
wire \ID_Registers|Register_File[7][10]~regout ;
wire \ID_Registers|Register_File[3][10]~feeder_combout ;
wire \ID_Registers|Register_File[3][10]~regout ;
wire \ID_Registers|Register_File~114_combout ;
wire \ID_Registers|Register_File[4][10]~regout ;
wire \ID_Registers|Register_File[0][10]~regout ;
wire \ID_Registers|Register_File[2][10]~feeder_combout ;
wire \ID_Registers|Register_File[2][10]~regout ;
wire \ID_Registers|Register_File~115_combout ;
wire \ID_Registers|Register_File~116_combout ;
wire \ID_Registers|Register_File~117_combout ;
wire \ID_Registers|Register_File~120_combout ;
wire \ID_Registers|Register_File~121_combout ;
wire \ID_Registers|Register_File[11][10]~regout ;
wire \ID_Registers|Register_File[10][10]~regout ;
wire \ID_Registers|Register_File[14][10]~regout ;
wire \ID_Registers|Read_Data_2_ID[10]~117_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~118_combout ;
wire \ID_Registers|Register_File[8][10]~regout ;
wire \ID_Registers|Register_File[12][10]~regout ;
wire \ID_Registers|Read_Data_2_ID[10]~112_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~113_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~116_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~119_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~120_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout ;
wire \ID_Registers|Register_File[15][11]~regout ;
wire \ID_Registers|Register_File[14][11]~regout ;
wire \ID_Registers|Register_File[6][11]~regout ;
wire \ID_Registers|Register_File~129_combout ;
wire \ID_Registers|Register_File~130_combout ;
wire \ID_Registers|Register_File[8][11]~regout ;
wire \ID_Registers|Register_File[1][11]~regout ;
wire \ID_Registers|Register_File[0][11]~regout ;
wire \ID_Registers|Register_File~126_combout ;
wire \ID_Registers|Register_File~127_combout ;
wire \ID_Registers|Register_File[13][11]~regout ;
wire \ID_Registers|Register_File[4][11]~regout ;
wire \ID_Registers|Register_File[12][11]~regout ;
wire \ID_Registers|Register_File~124_combout ;
wire \ID_Registers|Register_File~125_combout ;
wire \ID_Registers|Register_File~128_combout ;
wire \ID_Registers|Register_File[2][11]~regout ;
wire \ID_Registers|Register_File[3][11]~regout ;
wire \ID_Registers|Register_File~122_combout ;
wire \ID_Registers|Register_File[10][11]~regout ;
wire \ID_Registers|Register_File[11][11]~regout ;
wire \ID_Registers|Register_File~123_combout ;
wire \ID_Registers|Register_File~131_combout ;
wire \ID_Registers|Register_File~132_combout ;
wire \ID_Registers|Register_File[7][11]~regout ;
wire \ID_Registers|Register_File[5][11]~feeder_combout ;
wire \ID_Registers|Register_File[5][11]~regout ;
wire \ID_Registers|Read_Data_1_ID[11]~66_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~67_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~68_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~69_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~70_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~71_combout ;
wire \EX_Forward_A|Mux20~0_combout ;
wire \EX_Forward_A|Mux20~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~60_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~61_combout ;
wire \ID_Registers|Register_File[1][10]~regout ;
wire \ID_Registers|Read_Data_1_ID[10]~62_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~63_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~64_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~65_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder_combout ;
wire \EX_Forward_A|Mux21~0_combout ;
wire \EX_Forward_A|Mux21~1_combout ;
wire \EX_ALU|Add0~19 ;
wire \EX_ALU|Add0~21 ;
wire \EX_ALU|Add0~22_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \EX_ALU|Mux20~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~123_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~124_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~125_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~126_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~127_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~128_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~129_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~130_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~131_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ;
wire \EX_ALU|Add0~23 ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Mux19~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ;
wire \ID_Registers|Register_File[13][12]~regout ;
wire \ID_Registers|Register_File[11][12]~regout ;
wire \ID_Registers|Register_File~140_combout ;
wire \ID_Registers|Register_File~141_combout ;
wire \ID_Registers|Register_File[14][12]~feeder_combout ;
wire \ID_Registers|Register_File[14][12]~regout ;
wire \ID_Registers|Register_File[12][12]~regout ;
wire \ID_Registers|Register_File[8][12]~feeder_combout ;
wire \ID_Registers|Register_File[8][12]~regout ;
wire \ID_Registers|Register_File~135_combout ;
wire \ID_Registers|Register_File~136_combout ;
wire \ID_Registers|Register_File[6][12]~regout ;
wire \ID_Registers|Register_File[2][12]~regout ;
wire \ID_Registers|Register_File[0][12]~regout ;
wire \ID_Registers|Register_File~137_combout ;
wire \ID_Registers|Register_File~138_combout ;
wire \ID_Registers|Register_File~139_combout ;
wire \ID_Registers|Register_File[5][12]~regout ;
wire \ID_Registers|Register_File[1][12]~regout ;
wire \ID_Registers|Register_File[3][12]~regout ;
wire \ID_Registers|Register_File~133_combout ;
wire \ID_Registers|Register_File~134_combout ;
wire \ID_Registers|Register_File~142_combout ;
wire \ID_Registers|Register_File~143_combout ;
wire \ID_Registers|Register_File[15][12]~regout ;
wire \ID_Registers|Read_Data_2_ID[12]~140_combout ;
wire \ID_Registers|Register_File[7][12]~feeder_combout ;
wire \ID_Registers|Register_File[7][12]~regout ;
wire \ID_Registers|Read_Data_2_ID[12]~134_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~135_combout ;
wire \ID_Registers|Register_File[4][12]~regout ;
wire \ID_Registers|Read_Data_2_ID[12]~136_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~137_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~138_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~141_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~142_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder_combout ;
wire \ID_Registers|Register_File[14][13]~regout ;
wire \ID_Registers|Register_File[6][13]~regout ;
wire \ID_Registers|Register_File[7][13]~regout ;
wire \ID_Registers|Register_File~151_combout ;
wire \ID_Registers|Register_File~152_combout ;
wire \ID_Registers|Register_File[10][13]~regout ;
wire \ID_Registers|Register_File~146_combout ;
wire \ID_Registers|Register_File[3][13]~regout ;
wire \ID_Registers|Register_File[11][13]~regout ;
wire \ID_Registers|Register_File~147_combout ;
wire \ID_Registers|Register_File[0][13]~regout ;
wire \ID_Registers|Register_File~148_combout ;
wire \ID_Registers|Register_File[9][13]~feeder_combout ;
wire \ID_Registers|Register_File[9][13]~regout ;
wire \ID_Registers|Register_File~149_combout ;
wire \ID_Registers|Register_File~150_combout ;
wire \ID_Registers|Register_File~153_combout ;
wire \ID_Registers|Register_File~154_combout ;
wire \ID_Registers|Register_File[2][13]~regout ;
wire \ID_Registers|Register_File[1][13]~regout ;
wire \ID_Registers|Read_Data_1_ID[13]~80_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~81_combout ;
wire \ID_Registers|Register_File[5][13]~feeder_combout ;
wire \ID_Registers|Register_File[5][13]~regout ;
wire \ID_Registers|Register_File[4][13]~regout ;
wire \ID_Registers|Read_Data_1_ID[13]~78_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~79_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~82_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~83_combout ;
wire \EX_Forward_A|Mux18~0_combout ;
wire \EX_Forward_A|Mux18~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~74_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~75_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~72_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~73_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~76_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~77_combout ;
wire \EX_Forward_A|Mux19~1_combout ;
wire \EX_ALU|Add1~17 ;
wire \EX_ALU|Add1~19 ;
wire \EX_ALU|Add1~21 ;
wire \EX_ALU|Add1~23 ;
wire \EX_ALU|Add1~25 ;
wire \EX_ALU|Add1~26_combout ;
wire \EX_ALU|Mux18~0_combout ;
wire \EX_ALU|Mux18~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~143_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~144_combout ;
wire \ID_Registers|Register_File[8][13]~regout ;
wire \ID_Registers|Read_Data_2_ID[13]~147_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~148_combout ;
wire \ID_Registers|Register_File[12][13]~regout ;
wire \ID_Registers|Read_Data_2_ID[13]~145_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~146_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~149_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~152_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~153_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ;
wire \ID_Registers|Register_File[14][17]~regout ;
wire \ID_Registers|Register_File[6][17]~regout ;
wire \ID_Registers|Register_File~195_combout ;
wire \ID_Registers|Register_File~196_combout ;
wire \ID_Registers|Register_File[12][17]~regout ;
wire \ID_Registers|Register_File[13][17]~regout ;
wire \ID_Registers|Register_File~189_combout ;
wire \ID_Registers|Register_File[1][17]~regout ;
wire \ID_Registers|Register_File~193_combout ;
wire \ID_Registers|Register_File[3][17]~regout ;
wire \ID_Registers|Register_File[11][17]~feeder_combout ;
wire \ID_Registers|Register_File[11][17]~regout ;
wire \ID_Registers|Register_File~191_combout ;
wire \ID_Registers|Register_File~194_combout ;
wire \ID_Registers|Register_File~197_combout ;
wire \ID_Registers|Register_File~198_combout ;
wire \ID_Registers|Register_File[9][17]~regout ;
wire \ID_Registers|Read_Data_2_ID[17]~187_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~188_combout ;
wire \ID_Registers|Register_File[4][17]~feeder_combout ;
wire \ID_Registers|Register_File[4][17]~regout ;
wire \ID_Registers|Read_Data_2_ID[17]~189_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~190_combout ;
wire \ID_Registers|Register_File[8][17]~regout ;
wire \ID_Registers|Register_File[10][17]~regout ;
wire \ID_Registers|Register_File[2][17]~regout ;
wire \ID_Registers|Register_File[0][17]~regout ;
wire \ID_Registers|Read_Data_2_ID[17]~191_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~192_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~193_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~196_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~197_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM_Data_Memory|Read_Data_MEM~25_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ;
wire \EX_ALU|Add1~27 ;
wire \EX_ALU|Add1~28_combout ;
wire \EX_ALU|Add0~25 ;
wire \EX_ALU|Add0~27 ;
wire \EX_ALU|Add0~28_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Mux17~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~84_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~85_combout ;
wire \ID_Registers|Register_File[2][14]~regout ;
wire \ID_Registers|Read_Data_1_ID[14]~86_combout ;
wire \ID_Registers|Register_File[3][14]~regout ;
wire \ID_Registers|Read_Data_1_ID[14]~87_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~88_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~89_combout ;
wire \EX_Forward_A|Mux17~1_combout ;
wire \EX_ALU|Add0~29 ;
wire \EX_ALU|Add0~30_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \EX_ALU|Mux16~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ;
wire \ID_Registers|Register_File[11][15]~regout ;
wire \ID_Registers|Register_File[2][15]~regout ;
wire \ID_Registers|Register_File~166_combout ;
wire \ID_Registers|Register_File~167_combout ;
wire \ID_Registers|Register_File[4][15]~regout ;
wire \ID_Registers|Register_File[12][15]~regout ;
wire \ID_Registers|Register_File~168_combout ;
wire \ID_Registers|Register_File[13][15]~regout ;
wire \ID_Registers|Register_File~169_combout ;
wire \ID_Registers|Register_File[9][15]~feeder_combout ;
wire \ID_Registers|Register_File[9][15]~regout ;
wire \ID_Registers|Register_File[8][15]~regout ;
wire \ID_Registers|Register_File[0][15]~regout ;
wire \ID_Registers|Register_File[1][15]~regout ;
wire \ID_Registers|Register_File~170_combout ;
wire \ID_Registers|Register_File~171_combout ;
wire \ID_Registers|Register_File~172_combout ;
wire \ID_Registers|Register_File[7][15]~regout ;
wire \ID_Registers|Register_File[15][15]~regout ;
wire \ID_Registers|Register_File~174_combout ;
wire \ID_Registers|Register_File~175_combout ;
wire \ID_Registers|Register_File~176_combout ;
wire \ID_Registers|Register_File[3][15]~feeder_combout ;
wire \ID_Registers|Register_File[3][15]~regout ;
wire \ID_Registers|Read_Data_2_ID[15]~165_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~166_combout ;
wire \ID_Registers|Register_File[5][15]~regout ;
wire \ID_Registers|Read_Data_2_ID[15]~172_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~173_combout ;
wire \ID_Registers|Register_File[14][15]~regout ;
wire \ID_Registers|Read_Data_2_ID[15]~167_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~168_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~169_combout ;
wire \ID_Registers|Register_File[10][15]~regout ;
wire \ID_Registers|Read_Data_2_ID[15]~170_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~171_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~174_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~175_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ;
wire \EX_ALU|Add1~29 ;
wire \EX_ALU|Add1~31 ;
wire \EX_ALU|Add1~32_combout ;
wire \EX_ALU|Add0~31 ;
wire \EX_ALU|Add0~32_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \EX_ALU|Mux15~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~27_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ;
wire \EX_Forward_A|Mux15~0_combout ;
wire \EX_Forward_A|Mux15~1_combout ;
wire \EX_ALU|Add0~33 ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \EX_ALU|Mux14~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ;
wire \EX_ALU|Add1~33 ;
wire \EX_ALU|Add1~35 ;
wire \EX_ALU|Add1~36_combout ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~36_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Mux13~1_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ;
wire \ID_Registers|Register_File[9][18]~regout ;
wire \ID_Registers|Register_File[13][18]~feeder_combout ;
wire \ID_Registers|Register_File[13][18]~regout ;
wire \ID_Registers|Register_File~206_combout ;
wire \ID_Registers|Register_File[11][18]~feeder_combout ;
wire \ID_Registers|Register_File[11][18]~regout ;
wire \ID_Registers|Register_File~207_combout ;
wire \ID_Registers|Register_File[4][18]~regout ;
wire \ID_Registers|Register_File~203_combout ;
wire \ID_Registers|Register_File~204_combout ;
wire \ID_Registers|Register_File[7][18]~feeder_combout ;
wire \ID_Registers|Register_File[7][18]~regout ;
wire \ID_Registers|Register_File[5][18]~regout ;
wire \ID_Registers|Register_File~201_combout ;
wire \ID_Registers|Register_File~202_combout ;
wire \ID_Registers|Register_File~205_combout ;
wire \ID_Registers|Register_File~208_combout ;
wire \ID_Registers|Register_File~209_combout ;
wire \ID_Registers|Register_File[2][18]~regout ;
wire \ID_Registers|Read_Data_2_ID[18]~198_combout ;
wire \ID_Registers|Register_File[6][18]~feeder_combout ;
wire \ID_Registers|Register_File[6][18]~regout ;
wire \ID_Registers|Read_Data_2_ID[18]~199_combout ;
wire \ID_Registers|Register_File[15][18]~regout ;
wire \ID_Registers|Register_File[10][18]~regout ;
wire \ID_Registers|Register_File[14][18]~regout ;
wire \ID_Registers|Read_Data_2_ID[18]~205_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~206_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~207_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~208_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ;
wire \EX_ALU|Add1~37 ;
wire \EX_ALU|Add1~38_combout ;
wire \EX_ALU|Add0~37 ;
wire \EX_ALU|Add0~38_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Mux12~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ;
wire \ID_Registers|Register_File~220_combout ;
wire \ID_Registers|Register_File[13][19]~feeder_combout ;
wire \ID_Registers|Register_File[13][19]~regout ;
wire \ID_Registers|Register_File[15][19]~regout ;
wire \ID_Registers|Register_File[5][19]~regout ;
wire \ID_Registers|Read_Data_2_ID[19]~216_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~217_combout ;
wire \ID_Registers|Register_File[14][19]~regout ;
wire \ID_Registers|Register_File[12][19]~feeder_combout ;
wire \ID_Registers|Register_File[12][19]~regout ;
wire \ID_Registers|Register_File[4][19]~regout ;
wire \ID_Registers|Register_File[6][19]~regout ;
wire \ID_Registers|Read_Data_2_ID[19]~211_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~212_combout ;
wire \ID_Registers|Register_File[8][19]~regout ;
wire \ID_Registers|Register_File[0][19]~regout ;
wire \ID_Registers|Read_Data_2_ID[19]~213_combout ;
wire \ID_Registers|Register_File[10][19]~regout ;
wire \ID_Registers|Read_Data_2_ID[19]~214_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~215_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~218_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~219_combout ;
wire \ID_Registers|Register_File[13][20]~regout ;
wire \ID_Registers|Register_File[15][20]~feeder_combout ;
wire \ID_Registers|Register_File[15][20]~regout ;
wire \ID_Registers|Register_File[11][20]~feeder_combout ;
wire \ID_Registers|Register_File[11][20]~regout ;
wire \ID_Registers|Register_File~228_combout ;
wire \ID_Registers|Register_File~229_combout ;
wire \ID_Registers|Register_File[4][20]~feeder_combout ;
wire \ID_Registers|Register_File[4][20]~regout ;
wire \ID_Registers|Register_File[0][20]~regout ;
wire \ID_Registers|Register_File~225_combout ;
wire \ID_Registers|Register_File[2][20]~regout ;
wire \ID_Registers|Register_File[6][20]~regout ;
wire \ID_Registers|Register_File~226_combout ;
wire \ID_Registers|Register_File~227_combout ;
wire \ID_Registers|Register_File[5][20]~regout ;
wire \ID_Registers|Register_File[3][20]~regout ;
wire \ID_Registers|Register_File[1][20]~regout ;
wire \ID_Registers|Register_File~221_combout ;
wire \ID_Registers|Register_File~222_combout ;
wire \ID_Registers|Register_File~230_combout ;
wire \ID_Registers|Register_File~231_combout ;
wire \ID_Registers|Register_File[12][20]~regout ;
wire \ID_Registers|Register_File[9][20]~feeder_combout ;
wire \ID_Registers|Register_File[9][20]~regout ;
wire \ID_Registers|Read_Data_2_ID[20]~220_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~221_combout ;
wire \ID_Registers|Register_File[14][20]~regout ;
wire \ID_Registers|Register_File[10][20]~regout ;
wire \ID_Registers|Read_Data_2_ID[20]~227_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~228_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~224_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~225_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~222_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~223_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~226_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~229_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~230_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~242_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~243_combout ;
wire \ID_Registers|Register_File[13][22]~regout ;
wire \ID_Registers|Register_File[9][22]~regout ;
wire \ID_Registers|Read_Data_2_ID[22]~244_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~245_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~246_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~247_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~248_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~251_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~252_combout ;
wire \ID_Registers|Register_File[2][23]~regout ;
wire \ID_Registers|Register_File[3][23]~feeder_combout ;
wire \ID_Registers|Register_File[3][23]~regout ;
wire \ID_Registers|Register_File~254_combout ;
wire \ID_Registers|Register_File[10][23]~regout ;
wire \ID_Registers|Register_File~255_combout ;
wire \ID_Registers|Register_File[12][23]~regout ;
wire \ID_Registers|Register_File[4][23]~regout ;
wire \ID_Registers|Register_File~256_combout ;
wire \ID_Registers|Register_File[13][23]~regout ;
wire \ID_Registers|Register_File~257_combout ;
wire \ID_Registers|Register_File[8][23]~regout ;
wire \ID_Registers|Register_File[0][23]~regout ;
wire \ID_Registers|Register_File[1][23]~regout ;
wire \ID_Registers|Register_File~258_combout ;
wire \ID_Registers|Register_File~259_combout ;
wire \ID_Registers|Register_File~260_combout ;
wire \ID_Registers|Register_File~263_combout ;
wire \ID_Registers|Register_File~264_combout ;
wire \ID_Registers|Register_File[11][23]~regout ;
wire \ID_Registers|Register_File[9][23]~feeder_combout ;
wire \ID_Registers|Register_File[9][23]~regout ;
wire \ID_Registers|Read_Data_2_ID[23]~253_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~254_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~257_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~258_combout ;
wire \ID_Registers|Register_File[14][23]~regout ;
wire \ID_Registers|Register_File[6][23]~regout ;
wire \ID_Registers|Read_Data_2_ID[23]~255_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~256_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~259_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~262_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~263_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ;
wire \ID_Registers|Register_File[4][25]~regout ;
wire \ID_Registers|Register_File[5][25]~regout ;
wire \ID_Registers|Register_File~276_combout ;
wire \ID_Registers|Register_File[13][25]~feeder_combout ;
wire \ID_Registers|Register_File[13][25]~regout ;
wire \ID_Registers|Register_File[12][25]~regout ;
wire \ID_Registers|Register_File~277_combout ;
wire \ID_Registers|Register_File[15][25]~regout ;
wire \ID_Registers|Register_File[14][25]~regout ;
wire \ID_Registers|Register_File[6][25]~regout ;
wire \ID_Registers|Register_File~283_combout ;
wire \ID_Registers|Register_File~284_combout ;
wire \ID_Registers|Register_File[0][25]~regout ;
wire \ID_Registers|Register_File[1][25]~regout ;
wire \ID_Registers|Register_File~280_combout ;
wire \ID_Registers|Register_File[9][25]~regout ;
wire \ID_Registers|Register_File~281_combout ;
wire \ID_Registers|Register_File[2][25]~regout ;
wire \ID_Registers|Register_File[3][25]~feeder_combout ;
wire \ID_Registers|Register_File[3][25]~regout ;
wire \ID_Registers|Register_File~278_combout ;
wire \ID_Registers|Register_File[10][25]~regout ;
wire \ID_Registers|Register_File~279_combout ;
wire \ID_Registers|Register_File~282_combout ;
wire \ID_Registers|Register_File~285_combout ;
wire \ID_Registers|Register_File~286_combout ;
wire \ID_Registers|Register_File[11][25]~feeder_combout ;
wire \ID_Registers|Register_File[11][25]~regout ;
wire \ID_Registers|Read_Data_2_ID[25]~275_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~276_combout ;
wire \ID_Registers|Register_File[7][25]~regout ;
wire \ID_Registers|Read_Data_2_ID[25]~282_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~283_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~277_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~278_combout ;
wire \ID_Registers|Register_File[8][25]~regout ;
wire \ID_Registers|Read_Data_2_ID[25]~279_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~280_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~281_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~284_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~285_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM_Data_Memory|Read_Data_MEM~32_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ;
wire \ID_Registers|Register_File[1][21]~regout ;
wire \ID_Registers|Read_Data_1_ID[21]~128_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~129_combout ;
wire \ID_Registers|Register_File[5][21]~regout ;
wire \ID_Registers|Register_File[6][21]~regout ;
wire \ID_Registers|Read_Data_1_ID[21]~126_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~127_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~130_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~131_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ;
wire \ID_Registers|Register_File[7][20]~feeder_combout ;
wire \ID_Registers|Register_File[7][20]~regout ;
wire \ID_Registers|Read_Data_1_ID[20]~121_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~122_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~123_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~124_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~125_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ;
wire \EX_ALU|Add0~39 ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_ALU|Mux11~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \MEM_Data_Memory|Read_Data_MEM~31_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ;
wire \EX_Forward_A|Mux11~0_combout ;
wire \EX_Forward_A|Mux11~1_combout ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~42_combout ;
wire \EX_ALU|Add1~39 ;
wire \EX_ALU|Add1~41 ;
wire \EX_ALU|Add1~42_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \EX_ALU|Mux10~1_combout ;
wire \EX_Forward_A|Mux10~0_combout ;
wire \EX_Forward_A|Mux10~1_combout ;
wire \EX_ALU|Add0~43 ;
wire \EX_ALU|Add0~44_combout ;
wire \EX_ALU|Add1~43 ;
wire \EX_ALU|Add1~44_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \EX_ALU|Mux9~1_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ;
wire \EX_ALU|Add1~45 ;
wire \EX_ALU|Add1~46_combout ;
wire \EX_ALU|Add0~45 ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \EX_ALU|Mux8~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM_Data_Memory|Read_Data_MEM~34_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Add1~47 ;
wire \EX_ALU|Add1~48_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Mux7~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~149_combout ;
wire \EX_Forward_A|Mux7~0_combout ;
wire \EX_Forward_A|Mux7~1_combout ;
wire \EX_ALU|Add1~49 ;
wire \EX_ALU|Add1~50_combout ;
wire \EX_ALU|Add0~49 ;
wire \EX_ALU|Add0~50_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Mux6~1_combout ;
wire \EX_Forward_A|Mux6~0_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~152_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~153_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~150_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~151_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~154_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~155_combout ;
wire \EX_Forward_A|Mux6~1_combout ;
wire \EX_ALU|Add1~51 ;
wire \EX_ALU|Add1~52_combout ;
wire \EX_ALU|Add0~51 ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \EX_ALU|Mux5~1_combout ;
wire \EX_Forward_A|Mux5~0_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~158_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~159_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~156_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~157_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~160_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~161_combout ;
wire \EX_Forward_A|Mux5~1_combout ;
wire \EX_ALU|Add1~53 ;
wire \EX_ALU|Add1~55 ;
wire \EX_ALU|Add1~57 ;
wire \EX_ALU|Add1~59 ;
wire \EX_ALU|Add1~60_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Mux1~1_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \MEM_Data_Memory|Read_Data_MEM~41_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ;
wire \ID_Registers|Register_File[15][30]~regout ;
wire \ID_Registers|Register_File[12][30]~regout ;
wire \ID_Registers|Register_File~338_combout ;
wire \ID_Registers|Register_File~339_combout ;
wire \ID_Registers|Register_File[7][30]~regout ;
wire \ID_Registers|Register_File[6][30]~regout ;
wire \ID_Registers|Register_File~332_combout ;
wire \ID_Registers|Register_File[3][30]~regout ;
wire \ID_Registers|Register_File[0][30]~regout ;
wire \ID_Registers|Register_File[2][30]~regout ;
wire \ID_Registers|Register_File~335_combout ;
wire \ID_Registers|Register_File~336_combout ;
wire \ID_Registers|Register_File[9][30]~regout ;
wire \ID_Registers|Register_File[11][30]~regout ;
wire \ID_Registers|Register_File~333_combout ;
wire \ID_Registers|Register_File~334_combout ;
wire \ID_Registers|Register_File~337_combout ;
wire \ID_Registers|Register_File~340_combout ;
wire \ID_Registers|Register_File~341_combout ;
wire \ID_Registers|Register_File[10][30]~regout ;
wire \ID_Registers|Read_Data_2_ID[30]~331_combout ;
wire \ID_Registers|Register_File[5][30]~regout ;
wire \ID_Registers|Register_File[4][30]~regout ;
wire \ID_Registers|Read_Data_2_ID[30]~332_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~333_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~334_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~335_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~336_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~339_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~340_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM_Data_Memory|Read_Data_MEM~40_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ;
wire \ID_Registers|Register_File~330_combout ;
wire \ID_Registers|Register_File[3][29]~regout ;
wire \ID_Registers|Register_File[1][29]~regout ;
wire \ID_Registers|Read_Data_1_ID[29]~176_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~177_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~178_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~179_combout ;
wire \EX_Forward_A|Mux2~0_combout ;
wire \EX_Forward_A|Mux2~1_combout ;
wire \EX_ALU|Add0~58_combout ;
wire \EX_ALU|Add1~58_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \EX_ALU|Mux2~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~4_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~6_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~8_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~9_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~0_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~10_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~12_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ;
wire \EX_Forward_A|Mux30~0_combout ;
wire \EX_Forward_A|Mux30~1_combout ;
wire \EX_ALU|Add1~2_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_ALU|Mux30~1_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM_Data_Memory|Read_Data_MEM~42_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ;
wire \EX_Forward_A|Mux0~0_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~188_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~189_combout ;
wire \ID_Registers|Register_File[6][31]~regout ;
wire \ID_Registers|Register_File[4][31]~feeder_combout ;
wire \ID_Registers|Register_File[4][31]~regout ;
wire \ID_Registers|Read_Data_1_ID[31]~186_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~187_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~190_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~191_combout ;
wire \EX_Forward_A|Mux0~1_combout ;
wire \EX_ALU|Add0~61 ;
wire \EX_ALU|Add0~62_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \EX_ALU|Mux0~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ;
wire \EX_ALU|LessThan0~1_cout ;
wire \EX_ALU|LessThan0~3_cout ;
wire \EX_ALU|LessThan0~5_cout ;
wire \EX_ALU|LessThan0~7_cout ;
wire \EX_ALU|LessThan0~9_cout ;
wire \EX_ALU|LessThan0~11_cout ;
wire \EX_ALU|LessThan0~13_cout ;
wire \EX_ALU|LessThan0~15_cout ;
wire \EX_ALU|LessThan0~17_cout ;
wire \EX_ALU|LessThan0~19_cout ;
wire \EX_ALU|LessThan0~21_cout ;
wire \EX_ALU|LessThan0~23_cout ;
wire \EX_ALU|LessThan0~25_cout ;
wire \EX_ALU|LessThan0~27_cout ;
wire \EX_ALU|LessThan0~29_cout ;
wire \EX_ALU|LessThan0~31_cout ;
wire \EX_ALU|LessThan0~33_cout ;
wire \EX_ALU|LessThan0~35_cout ;
wire \EX_ALU|LessThan0~37_cout ;
wire \EX_ALU|LessThan0~39_cout ;
wire \EX_ALU|LessThan0~41_cout ;
wire \EX_ALU|LessThan0~43_cout ;
wire \EX_ALU|LessThan0~45_cout ;
wire \EX_ALU|LessThan0~47_cout ;
wire \EX_ALU|LessThan0~49_cout ;
wire \EX_ALU|LessThan0~51_cout ;
wire \EX_ALU|LessThan0~53_cout ;
wire \EX_ALU|LessThan0~55_cout ;
wire \EX_ALU|LessThan0~57_cout ;
wire \EX_ALU|LessThan0~59_cout ;
wire \EX_ALU|LessThan0~61_cout ;
wire \EX_ALU|LessThan0~62_combout ;
wire \EX_ALU|Mux31~5_combout ;
wire \EX_ALU|Mux31~6_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~38_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~164_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~165_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~162_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~163_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~166_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~167_combout ;
wire \EX_Forward_A|Mux4~1_combout ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~54_combout ;
wire \EX_ALU|Add1~54_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \EX_ALU|Mux4~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ;
wire \EX_ALU|Add0~55 ;
wire \EX_ALU|Add0~56_combout ;
wire \EX_ALU|Add1~56_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Mux3~1_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ;
wire \EX_Forward_Unit|ForwardC~0_combout ;
wire \EX_Forward_Unit|ForwardC~2_combout ;
wire \EX_Forward_Unit|ForwardC~3_combout ;
wire \ID_Registers|Register_File[7][28]~regout ;
wire \ID_Registers|Read_Data_1_ID[28]~168_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~169_combout ;
wire \ID_Registers|Register_File[2][28]~regout ;
wire \ID_Registers|Register_File[0][28]~regout ;
wire \ID_Registers|Read_Data_1_ID[28]~170_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~171_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~172_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~173_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ;
wire \ID_Read_data_Mux|Equal0~36_combout ;
wire \EX_Forward_Unit|ForwardD~0_combout ;
wire \EX_Forward_Unit|ForwardD~2_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ;
wire \ID_Read_data_Mux|Equal0~37_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~180_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~181_combout ;
wire \ID_Registers|Register_File[1][30]~regout ;
wire \ID_Registers|Read_Data_1_ID[30]~182_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~183_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~184_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~185_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ;
wire \ID_Read_data_Mux|Equal0~38_combout ;
wire \ID_Read_data_Mux|Equal0~40_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ;
wire \ID_Read_data_Mux|Equal0~33_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ;
wire \ID_Read_data_Mux|Equal0~32_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ;
wire \ID_Read_data_Mux|Equal0~34_combout ;
wire \ID_Read_data_Mux|Equal0~35_combout ;
wire \ID_Read_data_Mux|Equal0~27_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ;
wire \ID_Read_data_Mux|Equal0~26_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~140_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~141_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~142_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~143_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ;
wire \ID_Read_data_Mux|Equal0~29_combout ;
wire \ID_Read_data_Mux|Equal0~30_combout ;
wire \ID_Read_data_Mux|Equal0~41_combout ;
wire \ID_Registers|Register_File[0][0]~regout ;
wire \ID_Registers|Read_Data_1_ID[0]~2_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~3_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~5_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ;
wire \ID_Read_data_Mux|Equal0~0_combout ;
wire \ID_Registers|Register_File[3][2]~regout ;
wire \ID_Registers|Read_Data_1_ID[2]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~15_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~13_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~17_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ;
wire \ID_Read_data_Mux|Equal0~2_combout ;
wire \ID_Registers|Register_File[1][1]~regout ;
wire \ID_Registers|Read_Data_1_ID[1]~8_combout ;
wire \ID_Registers|Register_File[3][1]~361_combout ;
wire \ID_Registers|Register_File[3][1]~regout ;
wire \ID_Registers|Read_Data_1_ID[1]~9_combout ;
wire \ID_Registers|Register_File[5][1]~regout ;
wire \ID_Registers|Register_File[4][1]~feeder_combout ;
wire \ID_Registers|Register_File[4][1]~regout ;
wire \ID_Registers|Read_Data_1_ID[1]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~7_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~10_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~11_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ;
wire \ID_Read_data_Mux|Equal0~1_combout ;
wire \ID_Read_data_Mux|Equal0~4_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ;
wire \ID_Read_data_Mux|Equal0~6_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ;
wire \ID_Read_data_Mux|Equal0~5_combout ;
wire \ID_Read_data_Mux|Equal0~8_combout ;
wire \ID_Read_data_Mux|Equal0~9_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ;
wire \ID_Read_data_Mux|Equal0~10_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ;
wire \ID_Read_data_Mux|Equal0~12_combout ;
wire \ID_Registers|Register_File[3][9]~regout ;
wire \ID_Registers|Read_Data_1_ID[9]~56_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~57_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~58_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~59_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ;
wire \ID_Read_data_Mux|Equal0~11_combout ;
wire \ID_Read_data_Mux|Equal0~14_combout ;
wire \ID_Read_data_Mux|Equal0~20_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~9_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~12_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~13_combout ;
wire \EX_PC_Add|Branch_Dest_EX[3]~2_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[3]~15_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~combout ;
wire \IF_PC_Mux|Next_PC_IF[0]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \EX_PC_Add|Branch_Dest_EX[8]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[8]~7_combout ;
wire \EX_PC_Add|Branch_Dest_EX[9]~14_combout ;
wire \IF_PC_Mux|Next_PC_IF[9]~8_combout ;
wire \EX_PC_Add|Branch_Dest_EX[10]~16_combout ;
wire \IF_PC_Mux|Next_PC_IF[10]~9_combout ;
wire \EX_PC_Add|Branch_Dest_EX[23]~42_combout ;
wire \IF_PC_Mux|Next_PC_IF[23]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[27]~50_combout ;
wire \IF_PC_Mux|Next_PC_IF[27]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~36_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~37_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~40_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~41_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~45_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~42_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~43_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~46_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~47_combout ;
wire \ID_Registers|Register_File[6][15]~regout ;
wire \ID_Registers|Read_Data_1_ID[15]~90_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~91_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~92_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~93_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~94_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~95_combout ;
wire \ID_Registers|Register_File[1][16]~regout ;
wire \ID_Registers|Read_Data_1_ID[16]~98_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~99_combout ;
wire \ID_Registers|Register_File[6][16]~regout ;
wire \ID_Registers|Read_Data_1_ID[16]~96_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~97_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~100_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~101_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~104_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~105_combout ;
wire \ID_Registers|Register_File[5][17]~regout ;
wire \ID_Registers|Register_File[7][17]~regout ;
wire \ID_Registers|Read_Data_1_ID[17]~102_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~103_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~106_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~107_combout ;
wire \ID_Registers|Register_File[2][19]~regout ;
wire \ID_Registers|Register_File[3][19]~regout ;
wire \ID_Registers|Read_Data_1_ID[19]~117_combout ;
wire \ID_Registers|Register_File[7][19]~regout ;
wire \ID_Registers|Read_Data_1_ID[19]~114_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~115_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~118_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~119_combout ;
wire \ID_Read_data_Mux|Equal0~42_combout ;
wire \EX_ALU|Add0~20_combout ;
wire \EX_ALU|Mux21~0_combout ;
wire \EX_ALU|Mux21~1_combout ;
wire \EX_PC_Add|Branch_Dest_EX[12]~20_combout ;
wire \EX_PC_Add|Branch_Dest_EX[13]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[14]~24_combout ;
wire \EX_PC_Add|Branch_Dest_EX[19]~34_combout ;
wire \EX_PC_Add|Branch_Dest_EX[22]~40_combout ;
wire \EX_PC_Add|Branch_Dest_EX[24]~44_combout ;
wire \EX_PC_Add|Branch_Dest_EX[28]~52_combout ;
wire \EX_PC_Add|Branch_Dest_EX[29]~54_combout ;
wire \EX_PC_Add|Branch_Dest_EX[30]~57 ;
wire \EX_PC_Add|Branch_Dest_EX[31]~58_combout ;
wire \EX_ALU|Equal0~1_combout ;
wire \EX_ALU|Equal0~3_combout ;
wire \EX_ALU|Equal0~0_combout ;
wire \EX_ALU|Equal0~4_combout ;
wire \EX_ALU|Equal0~6_combout ;
wire \EX_ALU|Equal0~5_combout ;
wire \EX_ALU|Equal0~7_combout ;
wire \EX_ALU|Equal0~8_combout ;
wire \EX_ALU|Equal0~9_combout ;
wire \EX_ALU|Equal0~10_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~14_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~16_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM_Data_Memory|Read_Data_MEM~18_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~22_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~24_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM_Data_Memory|Read_Data_MEM~28_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~37_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~39_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ;
wire [1:0] \EX_Forward_Unit|ForwardB_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Write_Data_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Instruction_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [31:0] \MEM_Data_Memory|Read_Data_MEM ;
wire [4:0] \MEM_WB_Pipeline_Stage|Write_Register_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Read_Data_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Instruction_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|ALU_Result_WB ;
wire [0:82] \MEM_Data_Memory|Data_Memory_rtl_0_bypass ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;

wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [8:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [4:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [4];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [5];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [6];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [7];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [8];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [3];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [4];

// Location: LCCOMB_X53_Y29_N2
cycloneii_lcell_comb \EX_ALU|Add0~2 (
// Equation(s):
// \EX_ALU|Add0~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU|Add0~1  & VCC)) # (!\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU|Add0~1 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & 
// ((\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU|Add0~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU|Add0~1 ) # (GND)))))
// \EX_ALU|Add0~3  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (!\EX_Forward_A|Mux30~1_combout  & !\EX_ALU|Add0~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((!\EX_ALU|Add0~1 ) # (!\EX_Forward_A|Mux30~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datab(\EX_Forward_A|Mux30~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~1 ),
	.combout(\EX_ALU|Add0~2_combout ),
	.cout(\EX_ALU|Add0~3 ));
// synopsys translate_off
defparam \EX_ALU|Add0~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N6
cycloneii_lcell_comb \EX_ALU|Add1~6 (
// Equation(s):
// \EX_ALU|Add1~6_combout  = (\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & (!\EX_ALU|Add1~5 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & (\EX_ALU|Add1~5  & VCC)))) # (!\EX_Forward_A|Mux28~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & ((\EX_ALU|Add1~5 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & (!\EX_ALU|Add1~5 ))))
// \EX_ALU|Add1~7  = CARRY((\EX_Forward_A|Mux28~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & !\EX_ALU|Add1~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ) # (!\EX_ALU|Add1~5 ))))

	.dataa(\EX_Forward_A|Mux28~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~5 ),
	.combout(\EX_ALU|Add1~6_combout ),
	.cout(\EX_ALU|Add1~7 ));
// synopsys translate_off
defparam \EX_ALU|Add1~6 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N12
cycloneii_lcell_comb \EX_ALU|Add1~12 (
// Equation(s):
// \EX_ALU|Add1~12_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  $ (\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU|Add1~11 )))) # (GND)
// \EX_ALU|Add1~13  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  & (\EX_Forward_A|Mux25~1_combout  & !\EX_ALU|Add1~11 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  & ((\EX_Forward_A|Mux25~1_combout ) # (!\EX_ALU|Add1~11 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ),
	.datab(\EX_Forward_A|Mux25~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~11 ),
	.combout(\EX_ALU|Add1~12_combout ),
	.cout(\EX_ALU|Add1~13 ));
// synopsys translate_off
defparam \EX_ALU|Add1~12 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \EX_ALU|Add1~18 (
// Equation(s):
// \EX_ALU|Add1~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & ((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add1~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU|Add1~17 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & 
// ((\EX_Forward_A|Mux22~1_combout  & (\EX_ALU|Add1~17  & VCC)) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add1~17 ))))
// \EX_ALU|Add1~19  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & ((!\EX_ALU|Add1~17 ) # (!\EX_Forward_A|Mux22~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & (!\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|Add1~17 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~17 ),
	.combout(\EX_ALU|Add1~18_combout ),
	.cout(\EX_ALU|Add1~19 ));
// synopsys translate_off
defparam \EX_ALU|Add1~18 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N20
cycloneii_lcell_comb \EX_ALU|Add1~20 (
// Equation(s):
// \EX_ALU|Add1~20_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  $ (\EX_Forward_A|Mux21~1_combout  $ (\EX_ALU|Add1~19 )))) # (GND)
// \EX_ALU|Add1~21  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & (\EX_Forward_A|Mux21~1_combout  & !\EX_ALU|Add1~19 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Add1~19 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~19 ),
	.combout(\EX_ALU|Add1~20_combout ),
	.cout(\EX_ALU|Add1~21 ));
// synopsys translate_off
defparam \EX_ALU|Add1~20 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \EX_ALU|Add1~22 (
// Equation(s):
// \EX_ALU|Add1~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & ((\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add1~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU|Add1~21 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & 
// ((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU|Add1~21  & VCC)) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add1~21 ))))
// \EX_ALU|Add1~23  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & ((!\EX_ALU|Add1~21 ) # (!\EX_Forward_A|Mux20~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & (!\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Add1~21 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~21 ),
	.combout(\EX_ALU|Add1~22_combout ),
	.cout(\EX_ALU|Add1~23 ));
// synopsys translate_off
defparam \EX_ALU|Add1~22 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \EX_ALU|Add1~24 (
// Equation(s):
// \EX_ALU|Add1~24_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  $ (\EX_Forward_A|Mux19~1_combout  $ (\EX_ALU|Add1~23 )))) # (GND)
// \EX_ALU|Add1~25  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  & (\EX_Forward_A|Mux19~1_combout  & !\EX_ALU|Add1~23 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  & ((\EX_Forward_A|Mux19~1_combout ) # (!\EX_ALU|Add1~23 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ),
	.datab(\EX_Forward_A|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~23 ),
	.combout(\EX_ALU|Add1~24_combout ),
	.cout(\EX_ALU|Add1~25 ));
// synopsys translate_off
defparam \EX_ALU|Add1~24 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneii_lcell_comb \EX_ALU|Add0~26 (
// Equation(s):
// \EX_ALU|Add0~26_combout  = (\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (\EX_ALU|Add0~25  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (!\EX_ALU|Add0~25 )))) # (!\EX_Forward_A|Mux18~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (!\EX_ALU|Add0~25 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & ((\EX_ALU|Add0~25 ) # (GND)))))
// \EX_ALU|Add0~27  = CARRY((\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & !\EX_ALU|Add0~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((!\EX_ALU|Add0~25 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ))))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~25 ),
	.combout(\EX_ALU|Add0~26_combout ),
	.cout(\EX_ALU|Add0~27 ));
// synopsys translate_off
defparam \EX_ALU|Add0~26 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \EX_ALU|Add1~30 (
// Equation(s):
// \EX_ALU|Add1~30_combout  = (\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (!\EX_ALU|Add1~29 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (\EX_ALU|Add1~29  & VCC)))) # (!\EX_Forward_A|Mux16~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((\EX_ALU|Add1~29 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (!\EX_ALU|Add1~29 ))))
// \EX_ALU|Add1~31  = CARRY((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & !\EX_ALU|Add1~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ) # (!\EX_ALU|Add1~29 ))))

	.dataa(\EX_Forward_A|Mux16~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~29 ),
	.combout(\EX_ALU|Add1~30_combout ),
	.cout(\EX_ALU|Add1~31 ));
// synopsys translate_off
defparam \EX_ALU|Add1~30 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneii_lcell_comb \EX_ALU|Add1~34 (
// Equation(s):
// \EX_ALU|Add1~34_combout  = (\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & (!\EX_ALU|Add1~33 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & (\EX_ALU|Add1~33  & VCC)))) # (!\EX_Forward_A|Mux14~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & ((\EX_ALU|Add1~33 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & (!\EX_ALU|Add1~33 ))))
// \EX_ALU|Add1~35  = CARRY((\EX_Forward_A|Mux14~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & !\EX_ALU|Add1~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ) # (!\EX_ALU|Add1~33 ))))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~33 ),
	.combout(\EX_ALU|Add1~34_combout ),
	.cout(\EX_ALU|Add1~35 ));
// synopsys translate_off
defparam \EX_ALU|Add1~34 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneii_lcell_comb \EX_ALU|Add1~40 (
// Equation(s):
// \EX_ALU|Add1~40_combout  = ((\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  $ (\EX_ALU|Add1~39 )))) # (GND)
// \EX_ALU|Add1~41  = CARRY((\EX_Forward_A|Mux11~1_combout  & ((!\EX_ALU|Add1~39 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ))) # (!\EX_Forward_A|Mux11~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  & !\EX_ALU|Add1~39 )))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~39 ),
	.combout(\EX_ALU|Add1~40_combout ),
	.cout(\EX_ALU|Add1~41 ));
// synopsys translate_off
defparam \EX_ALU|Add1~40 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneii_lcell_comb \EX_ALU|Add1~60 (
// Equation(s):
// \EX_ALU|Add1~60_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  $ (\EX_Forward_A|Mux1~1_combout  $ (\EX_ALU|Add1~59 )))) # (GND)
// \EX_ALU|Add1~61  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & (\EX_Forward_A|Mux1~1_combout  & !\EX_ALU|Add1~59 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & ((\EX_Forward_A|Mux1~1_combout ) # (!\EX_ALU|Add1~59 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ),
	.datab(\EX_Forward_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~59 ),
	.combout(\EX_ALU|Add1~60_combout ),
	.cout(\EX_ALU|Add1~61 ));
// synopsys translate_off
defparam \EX_ALU|Add1~60 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneii_lcell_comb \EX_ALU|Add1~62 (
// Equation(s):
// \EX_ALU|Add1~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add1~61  $ (!\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.cin(\EX_ALU|Add1~61 ),
	.combout(\EX_ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add1~62 .lut_mask = 16'h3CC3;
defparam \EX_ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y29
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [8],\EX_MEM_Pipeline_Stage|Write_Data_MEM [7],\EX_MEM_Pipeline_Stage|Write_Data_MEM [6],\EX_MEM_Pipeline_Stage|Write_Data_MEM [5],\EX_MEM_Pipeline_Stage|Write_Data_MEM [4],\EX_MEM_Pipeline_Stage|Write_Data_MEM [3],
\EX_MEM_Pipeline_Stage|Write_Data_MEM [2],\EX_MEM_Pipeline_Stage|Write_Data_MEM [1],\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2560'h46321ABADDA99F435EC69FF7680C5A08A2CDB9A70C068A22BA3823956C4FC60AED679F10B581D67C20942F005F2526AE01C64DB1662E67986333C5E19521B1DF8A2B44A20DAD828791080BD04464456E2286BB3CFF1F0F1596F9482506631D63C02F3713A10D7E1FE6442B5379D51EBC990D87DA375415E836829BF8C254ED93AC218FAE7060F1376E6E27D6C4E29C8070E4F83D2ABD48B2573940790A81E57DC9DAEF4B638463AAF77BA1F2EB6FABECE38B3112C118173D64328B265332B1872BAE7B7255827537ED0B6F1F53B707A8D05C2EE02B03206EA3E37519950BD0A568A96E07B2701DE2D6A95F7931EE854D9D22A942078689709A2600CD4C21ED8597C740ECD630C1B9D29F0F338EA7A994C6E954F7479008DB26EE0B8CB497ACC00B504ECE780AF5DEBC5552425B7DCCA13B137831132EB1D2C0F28D3730607106;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h7DFB66E5280438C1C3F4B1783C632C2F4B898FCC5FF772E60CA3C07296C466000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000401208038180A04018080200;
// synopsys translate_on

// Location: M4K_X55_Y28
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [17],\EX_MEM_Pipeline_Stage|Write_Data_MEM [16],\EX_MEM_Pipeline_Stage|Write_Data_MEM [15],\EX_MEM_Pipeline_Stage|Write_Data_MEM [14],\EX_MEM_Pipeline_Stage|Write_Data_MEM [13],\EX_MEM_Pipeline_Stage|Write_Data_MEM [12],
\EX_MEM_Pipeline_Stage|Write_Data_MEM [11],\EX_MEM_Pipeline_Stage|Write_Data_MEM [10],\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mem_init1 = 2560'hFF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 .mem_init0 = 2048'h07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [26],\EX_MEM_Pipeline_Stage|Write_Data_MEM [25],\EX_MEM_Pipeline_Stage|Write_Data_MEM [24],\EX_MEM_Pipeline_Stage|Write_Data_MEM [23],\EX_MEM_Pipeline_Stage|Write_Data_MEM [22],\EX_MEM_Pipeline_Stage|Write_Data_MEM [21],
\EX_MEM_Pipeline_Stage|Write_Data_MEM [20],\EX_MEM_Pipeline_Stage|Write_Data_MEM [19],\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init1 = 2560'hFF80001FFFF80001FF007FFFFFF007FFFE00FFFFFFFFF007FFFE00000000000007FC01FFFF8000000FFFFC0000000000000FF803FE00FF803FFFFFFFFFFFFF00003FE00FF803FE00FF8000000FF803FE0000003FFFFFF803FFFF00003FFFF007FC00000000001FFFF8000000007FFFE00FF8000000FFFFC00000000001FFFF803FE00FFFFC0000FFFFC0000007FC0000FF80001FF0000001FFFF80001FFFF803FE00FFFFFFE00007FFFE00FF803FFFFFFFFC01FFFFFFC01FFFF80001FF00003FFFF007FC01FF007FFFE00007FFFE00FFFFC0000007FC0000007FFFE00007FC0000000000000007FFFE00007FFFE000000001FFFF800000000000000000003FE00FFFFC01FFFF803FFFFFF80001FF007FC0000FF800000000003FFFFFFFFFFFFFFFFFC0000FFFFC0000FFFFFFFFFFFFFC01FFFFFFFFE00FF803FFFFFF80000000;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 .mem_init0 = 2048'h07FFFE00FF803FFFF007FFFFFFFFFFC0000007FC01FFFFFFFFFFFFFFFC01FF000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y30
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\EX_MEM_Pipeline_Stage|Write_Data_MEM [31],\EX_MEM_Pipeline_Stage|Write_Data_MEM [30],\EX_MEM_Pipeline_Stage|Write_Data_MEM [29],\EX_MEM_Pipeline_Stage|Write_Data_MEM [28],\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]}),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr({\EX_ALU|Mux23~1_combout ,\EX_ALU|Mux24~1_combout ,\EX_ALU|Mux25~1_combout ,\EX_ALU|Mux26~1_combout ,\EX_ALU|Mux27~1_combout ,\EX_ALU|Mux28~1_combout ,\EX_ALU|Mux29~1_combout ,\EX_ALU|Mux30~1_combout ,\EX_ALU|Mux31~6_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 5;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 9;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 5;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 511;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 512;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mem_init1 = 512'hF801FF801F07FFF07FE0FFFFF07FE00000007C1FF8000FFC0000000F83E0F83FFFFFFF003E0F83E0F8000F83E0003FFF83FF003FF07C000001FF800007FE0F80;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 .mem_init0 = 2048'h00FFC000001FF83E0FFC00FFC0007C00F801F0001FF801FF83E0FFFE007FE0F83FFFFC1FFFC1FF801F003FF07C1F07FE007FE0FFC0007C0007FE007C000000007FE007FE00001FF800000000003E0FFC1FF83FFF801F07C00F8000003FFFFFFFFFC00FFC00FFFFFFFC1FFFFE0F83FFF800007FE0F83FF07FFFFFC0007C1FFFFFFFFC1F0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X38_Y28_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[8]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCFF_X38_Y28_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[9]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCFF_X38_Y28_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[10]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCFF_X43_Y28_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[23]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCFF_X43_Y27_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[27]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X38_Y28_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~1_combout  = (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Reg|PC_IF [12] & !\IF_PC_Reg|PC_IF [9])))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(\IF_PC_Reg|PC_IF [12]),
	.datad(\IF_PC_Reg|PC_IF [9]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~1 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~5_combout  = (!\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Reg|PC_IF [24] & !\IF_PC_Reg|PC_IF [23])))

	.dataa(\IF_PC_Reg|PC_IF [21]),
	.datab(\IF_PC_Reg|PC_IF [22]),
	.datac(\IF_PC_Reg|PC_IF [24]),
	.datad(\IF_PC_Reg|PC_IF [23]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~5 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N24
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ForwardD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N5
cycloneii_lcell_ff \ID_Registers|Register_File[12][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][0]~regout ));

// Location: LCFF_X39_Y29_N17
cycloneii_lcell_ff \ID_Registers|Register_File[9][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][0]~353_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][0]~regout ));

// Location: LCFF_X44_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File[3][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][0]~355_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][0]~regout ));

// Location: LCFF_X43_Y29_N25
cycloneii_lcell_ff \ID_Registers|Register_File[11][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][0]~359_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][0]~regout ));

// Location: LCFF_X42_Y29_N3
cycloneii_lcell_ff \ID_Registers|Register_File[10][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][0]~regout ));

// Location: LCCOMB_X42_Y29_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~7_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (!\ID_Registers|Register_File[11][0]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[10][0]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[11][0]~regout ),
	.datac(\ID_Registers|Register_File[10][0]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~7 .lut_mask = 16'hBB50;
defparam \ID_Registers|Read_Data_2_ID[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N17
cycloneii_lcell_ff \ID_Registers|Register_File[15][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][0]~360_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][0]~regout ));

// Location: LCCOMB_X42_Y29_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~8_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[0]~7_combout  & (!\ID_Registers|Register_File[15][0]~regout )) # (!\ID_Registers|Read_Data_2_ID[0]~7_combout  & 
// ((\ID_Registers|Register_File[14][0]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[0]~7_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[15][0]~regout ),
	.datac(\ID_Registers|Register_File[14][0]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~8 .lut_mask = 16'h77A0;
defparam \ID_Registers|Read_Data_2_ID[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & !\EX_Forward_Unit|Equal2~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~0 .lut_mask = 16'h00F0;
defparam \EX_Forward_Unit|ForwardB_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][0]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][0]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][0]~regout ),
	.datac(\ID_Registers|Register_File[6][0]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[0]~0_combout  & ((!\ID_Registers|Register_File[7][0]~regout ))) # (!\ID_Registers|Read_Data_1_ID[0]~0_combout  & 
// (!\ID_Registers|Register_File[5][0]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Read_Data_1_ID[0]~0_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.datac(\ID_Registers|Register_File[5][0]~regout ),
	.datad(\ID_Registers|Register_File[7][0]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~1 .lut_mask = 16'h46CE;
defparam \ID_Registers|Read_Data_1_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N10
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~1_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23])))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~1 .lut_mask = 16'h00C3;
defparam \EX_Forward_Unit|ForwardC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~11_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((!\ID_Registers|Register_File[3][1]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[1][1]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[1][1]~regout ),
	.datad(\ID_Registers|Register_File[3][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~11 .lut_mask = 16'h98DC;
defparam \ID_Registers|Read_Data_2_ID[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N21
cycloneii_lcell_ff \ID_Registers|Register_File[7][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][1]~365_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][1]~regout ));

// Location: LCFF_X40_Y32_N7
cycloneii_lcell_ff \ID_Registers|Register_File[13][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][1]~366_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][1]~regout ));

// Location: LCCOMB_X41_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~18_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # (!\ID_Registers|Register_File[13][1]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[5][1]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[5][1]~regout ),
	.datac(\ID_Registers|Register_File[13][1]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~18 .lut_mask = 16'hAA4E;
defparam \ID_Registers|Read_Data_2_ID[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N21
cycloneii_lcell_ff \ID_Registers|Register_File[15][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][1]~regout ));

// Location: LCCOMB_X41_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~19_combout  = (\ID_Registers|Read_Data_2_ID[1]~18_combout  & (((\ID_Registers|Register_File[15][1]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[1]~18_combout  & 
// (!\ID_Registers|Register_File[7][1]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[7][1]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[1]~18_combout ),
	.datac(\ID_Registers|Register_File[15][1]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~19 .lut_mask = 16'hD1CC;
defparam \ID_Registers|Read_Data_2_ID[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N31
cycloneii_lcell_ff \ID_Registers|Register_File[10][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][2]~regout ));

// Location: LCCOMB_X42_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~29_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])) # (!\ID_Registers|Register_File[14][2]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (((\ID_Registers|Register_File[10][2]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\ID_Registers|Register_File[14][2]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[10][2]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~29 .lut_mask = 16'hCC74;
defparam \ID_Registers|Read_Data_2_ID[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File[9][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][3]~373_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][3]~regout ));

// Location: LCFF_X41_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File[8][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][3]~374_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][3]~regout ));

// Location: LCFF_X47_Y27_N13
cycloneii_lcell_ff \ID_Registers|Register_File[13][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][3]~regout ));

// Location: LCCOMB_X48_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~40 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~40_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[7][3]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[5][3]~regout ))))

	.dataa(\ID_Registers|Register_File[5][3]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File[7][3]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~40 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Read_Data_2_ID[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~41 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~41_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[3]~40_combout  & ((\ID_Registers|Register_File[15][3]~regout ))) # (!\ID_Registers|Read_Data_2_ID[3]~40_combout  & 
// (\ID_Registers|Register_File[13][3]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[3]~40_combout ))))

	.dataa(\ID_Registers|Register_File[13][3]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[15][3]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~41 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~20_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[1][3]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (((!\IF_ID_Pipeline_Stage|Instruction_ID [22] & \ID_Registers|Register_File[0][3]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[1][3]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Register_File[0][3]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~20 .lut_mask = 16'hADA8;
defparam \ID_Registers|Read_Data_1_ID[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~21_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[3]~20_combout  & (\ID_Registers|Register_File[3][3]~regout )) # (!\ID_Registers|Read_Data_1_ID[3]~20_combout  & 
// ((\ID_Registers|Register_File[2][3]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[3]~20_combout ))))

	.dataa(\ID_Registers|Register_File[3][3]~regout ),
	.datab(\ID_Registers|Register_File[2][3]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Read_Data_1_ID[3]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~21 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_1_ID[3]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[3]~23_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[3]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~3 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~3_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[3]~43_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[3]~43_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~3 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N17
cycloneii_lcell_ff \ID_Registers|Register_File[8][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][4]~regout ));

// Location: LCFF_X47_Y25_N9
cycloneii_lcell_ff \ID_Registers|Register_File[3][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][4]~regout ));

// Location: LCFF_X44_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File[6][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[6][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][4]~regout ));

// Location: LCFF_X47_Y25_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][4]~regout ));

// Location: LCCOMB_X47_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~46 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~46_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[6][4]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (((!\IF_ID_Pipeline_Stage|Instruction_ID [16] & \ID_Registers|Register_File[2][4]~regout ))))

	.dataa(\ID_Registers|Register_File[6][4]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[2][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~46 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Read_Data_2_ID[4]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N7
cycloneii_lcell_ff \ID_Registers|Register_File[7][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][4]~regout ));

// Location: LCCOMB_X47_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~47 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~47_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[4]~46_combout  & ((\ID_Registers|Register_File[7][4]~regout ))) # (!\ID_Registers|Read_Data_2_ID[4]~46_combout  & 
// (\ID_Registers|Register_File[3][4]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[4]~46_combout ))))

	.dataa(\ID_Registers|Register_File[3][4]~regout ),
	.datab(\ID_Registers|Register_File[7][4]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[4]~46_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~47 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[4]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N25
cycloneii_lcell_ff \ID_Registers|Register_File[4][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][4]~regout ));

// Location: LCFF_X47_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[15][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][4]~380_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][4]~regout ));

// Location: LCCOMB_X40_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~24_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Register_File[6][4]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][4]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Register_File[4][4]~regout ),
	.datab(\ID_Registers|Register_File[6][4]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~24 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_1_ID[4]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~25_combout  = (\ID_Registers|Read_Data_1_ID[4]~24_combout  & ((\ID_Registers|Register_File[7][4]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\ID_Registers|Read_Data_1_ID[4]~24_combout  & 
// (((\ID_Registers|Register_File[5][4]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Register_File[7][4]~regout ),
	.datab(\ID_Registers|Read_Data_1_ID[4]~24_combout ),
	.datac(\ID_Registers|Register_File[5][4]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~25 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Read_Data_1_ID[4]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~26_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((\ID_Registers|Register_File[1][4]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[0][4]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[1][4]~regout ),
	.datad(\ID_Registers|Register_File[0][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~26 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_1_ID[4]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~27_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[4]~26_combout  & (\ID_Registers|Register_File[3][4]~regout )) # (!\ID_Registers|Read_Data_1_ID[4]~26_combout  & 
// ((\ID_Registers|Register_File[2][4]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[4]~26_combout ))))

	.dataa(\ID_Registers|Register_File[3][4]~regout ),
	.datab(\ID_Registers|Register_File[2][4]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Read_Data_1_ID[4]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~27 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_1_ID[4]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~28_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[4]~25_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[4]~27_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[4]~25_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[4]~27_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~28 .lut_mask = 16'hF5A0;
defparam \ID_Registers|Read_Data_1_ID[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File[9][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][5]~regout ));

// Location: LCCOMB_X40_Y28_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~55 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~55_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[3][5]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[1][5]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[1][5]~regout ),
	.datab(\ID_Registers|Register_File[3][5]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~55 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[5]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N15
cycloneii_lcell_ff \ID_Registers|Register_File[11][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][5]~regout ));

// Location: LCCOMB_X43_Y29_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~56 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~56_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[5]~55_combout  & ((\ID_Registers|Register_File[11][5]~regout ))) # (!\ID_Registers|Read_Data_2_ID[5]~55_combout  & 
// (\ID_Registers|Register_File[9][5]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[5]~55_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[9][5]~regout ),
	.datac(\ID_Registers|Register_File[11][5]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~56 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N21
cycloneii_lcell_ff \ID_Registers|Register_File[12][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][5]~regout ));

// Location: LCCOMB_X43_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~57 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~57_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[12][5]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[4][5]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[4][5]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[12][5]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~57 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N11
cycloneii_lcell_ff \ID_Registers|Register_File[8][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][6]~regout ));

// Location: LCCOMB_X44_Y27_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~38 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~38_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][6]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][6]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][6]~regout ),
	.datac(\ID_Registers|Register_File[1][6]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~38 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~39 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~39_combout  = (\ID_Registers|Read_Data_1_ID[6]~38_combout  & ((\ID_Registers|Register_File[3][6]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\ID_Registers|Read_Data_1_ID[6]~38_combout  & 
// (((\ID_Registers|Register_File[2][6]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\ID_Registers|Register_File[3][6]~regout ),
	.datab(\ID_Registers|Register_File[2][6]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[6]~38_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~39 .lut_mask = 16'hACF0;
defparam \ID_Registers|Read_Data_1_ID[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[6]~41_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[6]~41_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~7 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~7_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[6]~76_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~6_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~76_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~7 .lut_mask = 16'h4B78;
defparam \ID_Read_data_Mux|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File[0][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][7]~regout ));

// Location: LCCOMB_X42_Y32_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~81 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~81_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Register_File[8][7]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[0][7]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[8][7]~regout ),
	.datad(\ID_Registers|Register_File[0][7]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~81 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File[7][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][7]~regout ));

// Location: LCCOMB_X45_Y25_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~84 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~84_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[7][7]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[5][7]~regout )))))

	.dataa(\ID_Registers|Register_File[7][7]~regout ),
	.datab(\ID_Registers|Register_File[5][7]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~84 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Read_Data_2_ID[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~85 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~85_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[7]~84_combout  & ((\ID_Registers|Register_File[15][7]~regout ))) # (!\ID_Registers|Read_Data_2_ID[7]~84_combout  & 
// (\ID_Registers|Register_File[13][7]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[7]~84_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[13][7]~regout ),
	.datac(\ID_Registers|Register_File[15][7]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~84_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~85 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~44 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~44_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][7]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][7]~regout )))))

	.dataa(\ID_Registers|Register_File[1][7]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[0][7]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~44 .lut_mask = 16'hEE30;
defparam \ID_Registers|Read_Data_1_ID[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[7]~47_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[7]~47_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File[12][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~99_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][8]~regout ));

// Location: LCFF_X51_Y30_N25
cycloneii_lcell_ff \ID_Registers|Register_File[14][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][8]~regout ));

// Location: LCFF_X42_Y26_N21
cycloneii_lcell_ff \ID_Registers|Register_File[11][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][8]~regout ));

// Location: LCFF_X42_Y27_N19
cycloneii_lcell_ff \ID_Registers|Register_File[10][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[10][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][8]~regout ));

// Location: LCCOMB_X42_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~95 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~95_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[11][8]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[10][8]~regout )))))

	.dataa(\ID_Registers|Register_File[11][8]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[10][8]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~95 .lut_mask = 16'hEE30;
defparam \ID_Registers|Read_Data_2_ID[8]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N23
cycloneii_lcell_ff \ID_Registers|Register_File[15][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][8]~regout ));

// Location: LCCOMB_X51_Y30_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~96 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~96_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[8]~95_combout  & (\ID_Registers|Register_File[15][8]~regout )) # (!\ID_Registers|Read_Data_2_ID[8]~95_combout  & 
// ((\ID_Registers|Register_File[14][8]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[8]~95_combout ))))

	.dataa(\ID_Registers|Register_File[15][8]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[14][8]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~95_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~96_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~96 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[8]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y30_N11
cycloneii_lcell_ff \ID_Registers|Register_File[9][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][9]~regout ));

// Location: LCCOMB_X42_Y28_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~99 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~99_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[3][9]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[1][9]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[3][9]~regout ),
	.datac(\ID_Registers|Register_File[1][9]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~99 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~100 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~100_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[9]~99_combout  & ((\ID_Registers|Register_File[11][9]~regout ))) # (!\ID_Registers|Read_Data_2_ID[9]~99_combout  & 
// (\ID_Registers|Register_File[9][9]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[9]~99_combout ))))

	.dataa(\ID_Registers|Register_File[9][9]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[11][9]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~99_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~100 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N3
cycloneii_lcell_ff \ID_Registers|Register_File[4][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][9]~regout ));

// Location: LCCOMB_X44_Y30_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~54 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~54_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Register_File[6][9]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][9]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[4][9]~regout ),
	.datac(\ID_Registers|Register_File[6][9]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~54 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[9]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~55 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~55_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[9]~54_combout  & (\ID_Registers|Register_File[7][9]~regout )) # (!\ID_Registers|Read_Data_1_ID[9]~54_combout  & 
// ((\ID_Registers|Register_File[5][9]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[9]~54_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][9]~regout ),
	.datac(\ID_Registers|Register_File[5][9]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~54_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~55 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N7
cycloneii_lcell_ff \ID_Registers|Register_File[6][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][10]~regout ));

// Location: LCCOMB_X47_Y25_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~110 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~110_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[3][10]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[2][10]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[3][10]~regout ),
	.datab(\ID_Registers|Register_File[2][10]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~110 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Read_Data_2_ID[10]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~111 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~111_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[10]~110_combout  & (\ID_Registers|Register_File[7][10]~regout )) # (!\ID_Registers|Read_Data_2_ID[10]~110_combout  & 
// ((\ID_Registers|Register_File[6][10]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[10]~110_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[7][10]~regout ),
	.datac(\ID_Registers|Register_File[6][10]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~111 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[10]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~114 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~114_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[1][10]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[0][10]~regout )))))

	.dataa(\ID_Registers|Register_File[1][10]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[0][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~114 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Read_Data_2_ID[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N7
cycloneii_lcell_ff \ID_Registers|Register_File[5][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~121_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][10]~regout ));

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~115 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~115_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[10]~114_combout  & ((\ID_Registers|Register_File[5][10]~regout ))) # (!\ID_Registers|Read_Data_2_ID[10]~114_combout  & 
// (\ID_Registers|Register_File[4][10]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Read_Data_2_ID[10]~114_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Read_Data_2_ID[10]~114_combout ),
	.datac(\ID_Registers|Register_File[4][10]~regout ),
	.datad(\ID_Registers|Register_File[5][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~115 .lut_mask = 16'hEC64;
defparam \ID_Registers|Read_Data_2_ID[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N5
cycloneii_lcell_ff \ID_Registers|Register_File[9][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][11]~regout ));

// Location: LCCOMB_X43_Y31_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~121 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~121_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[9][11]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[1][11]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[9][11]~regout ),
	.datad(\ID_Registers|Register_File[1][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~121_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~121 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[11]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~122 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~122_combout  = (\ID_Registers|Read_Data_2_ID[11]~121_combout  & (((\ID_Registers|Register_File[11][11]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[11]~121_combout  & 
// (\ID_Registers|Register_File[3][11]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[3][11]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[11]~121_combout ),
	.datac(\ID_Registers|Register_File[11][11]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~122_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~122 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Read_Data_2_ID[11]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[11]~71_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[11]~71_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~13 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~13_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[11]~131_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~11_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~131_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~13 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File[9][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][12]~regout ));

// Location: LCCOMB_X42_Y25_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~132 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~132_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[9][12]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[8][12]~regout ))))

	.dataa(\ID_Registers|Register_File[8][12]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[9][12]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~132_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~132 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_2_ID[12]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~133 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~133_combout  = (\ID_Registers|Read_Data_2_ID[12]~132_combout  & (((\ID_Registers|Register_File[13][12]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))) # (!\ID_Registers|Read_Data_2_ID[12]~132_combout  & 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[12][12]~regout )))

	.dataa(\ID_Registers|Read_Data_2_ID[12]~132_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[12][12]~regout ),
	.datad(\ID_Registers|Register_File[13][12]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~133_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~133 .lut_mask = 16'hEA62;
defparam \ID_Registers|Read_Data_2_ID[12]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File[10][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][12]~regout ));

// Location: LCCOMB_X41_Y28_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~139 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~139_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[11][12]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[10][12]~regout ))))

	.dataa(\ID_Registers|Register_File[10][12]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[11][12]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~139_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~139 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Read_Data_2_ID[12]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[12]~77_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[12]~77_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~15 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~15_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[12]~142_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~12_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[12]~142_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~15 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N17
cycloneii_lcell_ff \ID_Registers|Register_File[13][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][13]~regout ));

// Location: LCCOMB_X45_Y30_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~150 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~150_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[13][13]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[5][13]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[5][13]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[13][13]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~150_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~150 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[13]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N11
cycloneii_lcell_ff \ID_Registers|Register_File[15][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][13]~regout ));

// Location: LCCOMB_X41_Y30_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~151 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~151_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[13]~150_combout  & ((\ID_Registers|Register_File[15][13]~regout ))) # (!\ID_Registers|Read_Data_2_ID[13]~150_combout  & 
// (\ID_Registers|Register_File[7][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[13]~150_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[7][13]~regout ),
	.datac(\ID_Registers|Register_File[15][13]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~150_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~151_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~151 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[13]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[13]~83_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[13]~83_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~16 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~16_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[13]~153_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~13_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~153_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~16 .lut_mask = 16'h4B78;
defparam \ID_Read_data_Mux|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~154 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~154_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[3][14]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[2][14]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[2][14]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[3][14]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~154_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~154 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Read_Data_2_ID[14]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y31_N7
cycloneii_lcell_ff \ID_Registers|Register_File[5][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][14]~regout ));

// Location: LCFF_X41_Y33_N11
cycloneii_lcell_ff \ID_Registers|Register_File[15][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][14]~regout ));

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[14]~89_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~89_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~17 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~17_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[14]~164_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~14_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~164_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~17 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[15]~95_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~95_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~18 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~18_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[15]~175_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~15_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~175_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~18 .lut_mask = 16'h636C;
defparam \ID_Read_data_Mux|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~19 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~19_combout  = (!\ID_Read_data_Mux|Equal0~16_combout  & (!\ID_Read_data_Mux|Equal0~15_combout  & (!\ID_Read_data_Mux|Equal0~17_combout  & !\ID_Read_data_Mux|Equal0~18_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~16_combout ),
	.datab(\ID_Read_data_Mux|Equal0~15_combout ),
	.datac(\ID_Read_data_Mux|Equal0~17_combout ),
	.datad(\ID_Read_data_Mux|Equal0~18_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~19 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File[8][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][16]~regout ));

// Location: LCCOMB_X48_Y30_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[16]~101_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[16]~101_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~21 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~21_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[16]~186_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[16]~186_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~21 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~194 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~194_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[13][17]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[5][17]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[5][17]~regout ),
	.datac(\ID_Registers|Register_File[13][17]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~194_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~194 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[17]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N29
cycloneii_lcell_ff \ID_Registers|Register_File[15][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][17]~regout ));

// Location: LCCOMB_X47_Y33_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~195 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~195_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[17]~194_combout  & ((\ID_Registers|Register_File[15][17]~regout ))) # (!\ID_Registers|Read_Data_2_ID[17]~194_combout  & 
// (\ID_Registers|Register_File[7][17]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[17]~194_combout ))))

	.dataa(\ID_Registers|Register_File[7][17]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[15][17]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~194_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~195_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~195 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[17]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[17]~107_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~107_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~22 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~22_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[17]~197_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~197_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~22 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N15
cycloneii_lcell_ff \ID_Registers|Register_File[12][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][18]~regout ));

// Location: LCFF_X41_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File[8][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][18]~regout ));

// Location: LCCOMB_X41_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~200 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~200_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Register_File[12][18]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[8][18]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[8][18]~regout ),
	.datac(\ID_Registers|Register_File[12][18]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~200_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~200 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[18]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~201 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~201_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[18]~200_combout  & (\ID_Registers|Register_File[13][18]~regout )) # (!\ID_Registers|Read_Data_2_ID[18]~200_combout  & 
// ((\ID_Registers|Register_File[9][18]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[18]~200_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[13][18]~regout ),
	.datac(\ID_Registers|Register_File[9][18]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~200_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~201_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~201 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[18]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~202 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~202_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[1][18]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[0][18]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[1][18]~regout ),
	.datac(\ID_Registers|Register_File[0][18]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~202_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~202 .lut_mask = 16'hEE50;
defparam \ID_Registers|Read_Data_2_ID[18]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~203 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~203_combout  = (\ID_Registers|Read_Data_2_ID[18]~202_combout  & ((\ID_Registers|Register_File[5][18]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[18]~202_combout  & 
// (((\IF_ID_Pipeline_Stage|Instruction_ID [18] & \ID_Registers|Register_File[4][18]~regout ))))

	.dataa(\ID_Registers|Register_File[5][18]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[18]~202_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[4][18]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~203_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~203 .lut_mask = 16'hBC8C;
defparam \ID_Registers|Read_Data_2_ID[18]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~204 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~204_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Read_Data_2_ID[18]~201_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Read_Data_2_ID[18]~203_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[18]~203_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~201_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~204_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~204 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[18]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~108 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~108_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[6][18]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[4][18]~regout )))))

	.dataa(\ID_Registers|Register_File[6][18]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[4][18]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~108 .lut_mask = 16'hEE30;
defparam \ID_Registers|Read_Data_1_ID[18]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~109 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~109_combout  = (\ID_Registers|Read_Data_1_ID[18]~108_combout  & (((\ID_Registers|Register_File[7][18]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\ID_Registers|Read_Data_1_ID[18]~108_combout  & 
// (\ID_Registers|Register_File[5][18]~regout  & (\IF_ID_Pipeline_Stage|Instruction_ID [21])))

	.dataa(\ID_Registers|Read_Data_1_ID[18]~108_combout ),
	.datab(\ID_Registers|Register_File[5][18]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File[7][18]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~109 .lut_mask = 16'hEA4A;
defparam \ID_Registers|Read_Data_1_ID[18]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[18]~113_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[18]~113_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~23 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~23_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[18]~208_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[18]~208_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~23 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N7
cycloneii_lcell_ff \ID_Registers|Register_File[9][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][19]~regout ));

// Location: LCFF_X44_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File[1][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][19]~regout ));

// Location: LCCOMB_X43_Y31_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~209 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~209_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// ((\ID_Registers|Register_File[9][19]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[1][19]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[1][19]~regout ),
	.datac(\ID_Registers|Register_File[9][19]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~209_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~209 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_2_ID[19]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N13
cycloneii_lcell_ff \ID_Registers|Register_File[11][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][19]~regout ));

// Location: LCCOMB_X48_Y31_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~210 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~210_combout  = (\ID_Registers|Read_Data_2_ID[19]~209_combout  & (((\ID_Registers|Register_File[11][19]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[19]~209_combout  & 
// (\ID_Registers|Register_File[3][19]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Read_Data_2_ID[19]~209_combout ),
	.datab(\ID_Registers|Register_File[3][19]~regout ),
	.datac(\ID_Registers|Register_File[11][19]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~210_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~210 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[19]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~116 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~116_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((\ID_Registers|Register_File[1][19]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[0][19]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[1][19]~regout ),
	.datad(\ID_Registers|Register_File[0][19]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~116_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~116 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_1_ID[19]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[19]~119_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[19]~119_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~24 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~24_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[19]~219_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[19]~219_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~24 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~25 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~25_combout  = (!\ID_Read_data_Mux|Equal0~23_combout  & (!\ID_Read_data_Mux|Equal0~21_combout  & (!\ID_Read_data_Mux|Equal0~24_combout  & !\ID_Read_data_Mux|Equal0~22_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~23_combout ),
	.datab(\ID_Read_data_Mux|Equal0~21_combout ),
	.datac(\ID_Read_data_Mux|Equal0~24_combout ),
	.datad(\ID_Read_data_Mux|Equal0~22_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~25 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[8][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][20]~regout ));

// Location: LCCOMB_X44_Y33_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~120 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~120_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][20]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][20]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][20]~regout ),
	.datac(\ID_Registers|Register_File[6][20]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~120_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~120 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[20]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N1
cycloneii_lcell_ff \ID_Registers|Register_File[9][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~242_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][21]~regout ));

// Location: LCFF_X43_Y29_N11
cycloneii_lcell_ff \ID_Registers|Register_File[3][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][21]~regout ));

// Location: LCCOMB_X43_Y29_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~231 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~231_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Register_File[3][21]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[1][21]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[1][21]~regout ),
	.datad(\ID_Registers|Register_File[3][21]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~231_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~231 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[21]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~232 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~232_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[21]~231_combout  & ((\ID_Registers|Register_File[11][21]~regout ))) # (!\ID_Registers|Read_Data_2_ID[21]~231_combout  & 
// (\ID_Registers|Register_File[9][21]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[21]~231_combout ))))

	.dataa(\ID_Registers|Register_File[9][21]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[11][21]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~232_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~232 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[21]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~233 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~233_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[12][21]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[4][21]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[4][21]~regout ),
	.datac(\ID_Registers|Register_File[12][21]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~233_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~233 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[21]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~234 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~234_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[21]~233_combout  & ((\ID_Registers|Register_File[14][21]~regout ))) # (!\ID_Registers|Read_Data_2_ID[21]~233_combout  & 
// (\ID_Registers|Register_File[6][21]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[21]~233_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[6][21]~regout ),
	.datac(\ID_Registers|Register_File[14][21]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~233_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~234_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~234 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[21]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~238 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~238_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[13][21]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[5][21]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[5][21]~regout ),
	.datac(\ID_Registers|Register_File[13][21]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~238_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~238 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[21]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[21]~131_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[21]~131_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .lut_mask = 16'hF0AA;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N1
cycloneii_lcell_ff \ID_Registers|Register_File[10][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[10][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][22]~regout ));

// Location: LCCOMB_X43_Y33_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~249 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~249_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Register_File[14][22]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[10][22]~regout ))))

	.dataa(\ID_Registers|Register_File[10][22]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[14][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~249_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~249 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Read_Data_2_ID[22]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~250 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~250_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[22]~249_combout  & (\ID_Registers|Register_File[15][22]~regout )) # (!\ID_Registers|Read_Data_2_ID[22]~249_combout  & 
// ((\ID_Registers|Register_File[11][22]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[22]~249_combout ))))

	.dataa(\ID_Registers|Register_File[15][22]~regout ),
	.datab(\ID_Registers|Register_File[11][22]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[22]~249_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~250_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~250 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[22]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[22]~137_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[22]~137_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~28 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~28_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[22]~252_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~252_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~28 .lut_mask = 16'h656A;
defparam \ID_Read_data_Mux|Equal0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N19
cycloneii_lcell_ff \ID_Registers|Register_File[7][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][23]~regout ));

// Location: LCFF_X44_Y32_N13
cycloneii_lcell_ff \ID_Registers|Register_File[5][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][23]~regout ));

// Location: LCCOMB_X44_Y32_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~260 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~260_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[7][23]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[5][23]~regout ))))

	.dataa(\ID_Registers|Register_File[5][23]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[7][23]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~260_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~260 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_2_ID[23]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[15][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][23]~regout ));

// Location: LCCOMB_X45_Y32_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~261 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~261_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[23]~260_combout  & ((\ID_Registers|Register_File[15][23]~regout ))) # (!\ID_Registers|Read_Data_2_ID[23]~260_combout  & 
// (\ID_Registers|Register_File[13][23]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[23]~260_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[13][23]~regout ),
	.datac(\ID_Registers|Register_File[15][23]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~260_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~261_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~261 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[23]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~138 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~138_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][23]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][23]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][23]~regout ),
	.datac(\ID_Registers|Register_File[6][23]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~138_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~138 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[23]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~139 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~139_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[23]~138_combout  & (\ID_Registers|Register_File[7][23]~regout )) # (!\ID_Registers|Read_Data_1_ID[23]~138_combout  & 
// ((\ID_Registers|Register_File[5][23]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[23]~138_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][23]~regout ),
	.datac(\ID_Registers|Register_File[5][23]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[23]~138_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~139_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~139 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[23]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N11
cycloneii_lcell_ff \ID_Registers|Register_File[15][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~275_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][24]~regout ));

// Location: LCCOMB_X44_Y31_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~144 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~144_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[6][24]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[4][24]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[6][24]~regout ),
	.datac(\ID_Registers|Register_File[4][24]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~144_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~144 .lut_mask = 16'hEE50;
defparam \ID_Registers|Read_Data_1_ID[24]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~145 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~145_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[24]~144_combout  & (\ID_Registers|Register_File[7][24]~regout )) # (!\ID_Registers|Read_Data_1_ID[24]~144_combout  & 
// ((\ID_Registers|Register_File[5][24]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[24]~144_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][24]~regout ),
	.datac(\ID_Registers|Register_File[5][24]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~144_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~145_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~145 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[24]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~146 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~146_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((\ID_Registers|Register_File[1][24]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[0][24]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[0][24]~regout ),
	.datad(\ID_Registers|Register_File[1][24]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~146_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~146 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_1_ID[24]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~147 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~147_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[24]~146_combout  & (\ID_Registers|Register_File[3][24]~regout )) # (!\ID_Registers|Read_Data_1_ID[24]~146_combout  & 
// ((\ID_Registers|Register_File[2][24]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[24]~146_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[3][24]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[24]~146_combout ),
	.datad(\ID_Registers|Register_File[2][24]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~147_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~147 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Read_Data_1_ID[24]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~148 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~148_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[24]~145_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[24]~147_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[24]~145_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~147_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~148_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~148 .lut_mask = 16'hF5A0;
defparam \ID_Registers|Read_Data_1_ID[24]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[24]~149_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~149_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~31 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~31_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[24]~274_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~274_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~31 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N15
cycloneii_lcell_ff \ID_Registers|Register_File[13][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][26]~regout ));

// Location: LCFF_X42_Y27_N7
cycloneii_lcell_ff \ID_Registers|Register_File[10][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[10][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][26]~regout ));

// Location: LCFF_X47_Y32_N15
cycloneii_lcell_ff \ID_Registers|Register_File[12][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][28]~regout ));

// Location: LCFF_X43_Y31_N31
cycloneii_lcell_ff \ID_Registers|Register_File[9][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][28]~regout ));

// Location: LCFF_X42_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File[8][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][28]~regout ));

// Location: LCCOMB_X43_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~308 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~308_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[9][28]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[8][28]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[8][28]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[9][28]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~308_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~308 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[28]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~309 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~309_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[28]~308_combout  & (\ID_Registers|Register_File[13][28]~regout )) # (!\ID_Registers|Read_Data_2_ID[28]~308_combout  & 
// ((\ID_Registers|Register_File[12][28]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[28]~308_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[13][28]~regout ),
	.datac(\ID_Registers|Register_File[12][28]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~308_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~309_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~309 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[28]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~312 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~312_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[1][28]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][28]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[0][28]~regout ),
	.datac(\ID_Registers|Register_File[1][28]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~312_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~312 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[28]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N27
cycloneii_lcell_ff \ID_Registers|Register_File[10][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[10][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][28]~regout ));

// Location: LCFF_X42_Y27_N11
cycloneii_lcell_ff \ID_Registers|Register_File[8][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][29]~regout ));

// Location: LCCOMB_X43_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~321 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~321_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[3][29]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((!\IF_ID_Pipeline_Stage|Instruction_ID [18] & \ID_Registers|Register_File[1][29]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[3][29]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[1][29]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~321_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~321 .lut_mask = 16'hADA8;
defparam \ID_Registers|Read_Data_2_ID[29]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~322 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~322_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[29]~321_combout  & (\ID_Registers|Register_File[7][29]~regout )) # (!\ID_Registers|Read_Data_2_ID[29]~321_combout  & 
// ((\ID_Registers|Register_File[5][29]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[29]~321_combout ))))

	.dataa(\ID_Registers|Register_File[7][29]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[5][29]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[29]~321_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~322_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~322 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[29]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~323 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~323_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[2][29]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[0][29]~regout ))))

	.dataa(\ID_Registers|Register_File[0][29]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[2][29]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~323_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~323 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_2_ID[29]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~324 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~324_combout  = (\ID_Registers|Read_Data_2_ID[29]~323_combout  & (((\ID_Registers|Register_File[6][29]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[29]~323_combout  & 
// (\ID_Registers|Register_File[4][29]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Read_Data_2_ID[29]~323_combout ),
	.datab(\ID_Registers|Register_File[4][29]~regout ),
	.datac(\ID_Registers|Register_File[6][29]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~324_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~324 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[29]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~325 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~325_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Read_Data_2_ID[29]~322_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Read_Data_2_ID[29]~324_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[29]~324_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[29]~322_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~325_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~325 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Read_Data_2_ID[29]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y31_N1
cycloneii_lcell_ff \ID_Registers|Register_File[15][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][29]~regout ));

// Location: LCCOMB_X44_Y30_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~174 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~174_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Register_File[6][29]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][29]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[4][29]~regout ),
	.datac(\ID_Registers|Register_File[6][29]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~174_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~174 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[29]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~175 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~175_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[29]~174_combout  & ((\ID_Registers|Register_File[7][29]~regout ))) # (!\ID_Registers|Read_Data_1_ID[29]~174_combout  & 
// (\ID_Registers|Register_File[5][29]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[29]~174_combout ))))

	.dataa(\ID_Registers|Register_File[5][29]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[7][29]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~174_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~175_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~175 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_1_ID[29]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N9
cycloneii_lcell_ff \ID_Registers|Register_File[8][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][30]~regout ));

// Location: LCCOMB_X43_Y32_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~330 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~330_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[9][30]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[8][30]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[8][30]~regout ),
	.datad(\ID_Registers|Register_File[9][30]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~330_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~330 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[30]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N11
cycloneii_lcell_ff \ID_Registers|Register_File[13][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][30]~regout ));

// Location: LCFF_X41_Y32_N25
cycloneii_lcell_ff \ID_Registers|Register_File[14][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[14][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][30]~regout ));

// Location: LCCOMB_X47_Y32_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~337 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~337_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[14][30]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[12][30]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[12][30]~regout ),
	.datad(\ID_Registers|Register_File[14][30]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~337_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~337 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[30]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~338 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~338_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[30]~337_combout  & (\ID_Registers|Register_File[15][30]~regout )) # (!\ID_Registers|Read_Data_2_ID[30]~337_combout  & 
// ((\ID_Registers|Register_File[13][30]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[30]~337_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[15][30]~regout ),
	.datac(\ID_Registers|Register_File[13][30]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~337_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~338_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~338 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[30]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N29
cycloneii_lcell_ff \ID_Registers|Register_File[10][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][31]~regout ));

// Location: LCFF_X44_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File[5][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][31]~regout ));

// Location: LCCOMB_X43_Y32_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~343 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~343_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Register_File[6][31]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[4][31]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[6][31]~regout ),
	.datad(\ID_Registers|Register_File[4][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~343_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~343 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[31]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File[7][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][31]~regout ));

// Location: LCCOMB_X44_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~344 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~344_combout  = (\ID_Registers|Read_Data_2_ID[31]~343_combout  & (((\ID_Registers|Register_File[7][31]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\ID_Registers|Read_Data_2_ID[31]~343_combout  & 
// (\ID_Registers|Register_File[5][31]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\ID_Registers|Register_File[5][31]~regout ),
	.datab(\ID_Registers|Register_File[7][31]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[31]~343_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~344_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~344 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Read_Data_2_ID[31]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N29
cycloneii_lcell_ff \ID_Registers|Register_File[14][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][31]~regout ));

// Location: LCCOMB_X47_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~348 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~348_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[14][31]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[12][31]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[12][31]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File[14][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~348_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~348 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Read_Data_2_ID[31]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~349 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~349_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[31]~348_combout  & (\ID_Registers|Register_File[15][31]~regout )) # (!\ID_Registers|Read_Data_2_ID[31]~348_combout  & 
// ((\ID_Registers|Register_File[13][31]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[31]~348_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[15][31]~regout ),
	.datac(\ID_Registers|Register_File[13][31]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~348_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~349_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~349 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[31]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[31]~191_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[31]~191_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .lut_mask = 16'hBB88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~39 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~39_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// (\ID_Registers|Read_Data_2_ID[31]~351_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[31]~351_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~39 .lut_mask = 16'h35CA;
defparam \ID_Read_data_Mux|Equal0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCFF_X39_Y28_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCFF_X39_Y28_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X39_Y28_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCFF_X39_Y28_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: LCFF_X39_Y27_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \EX_Forward_Unit|Equal11~0 (
// Equation(s):
// \EX_Forward_Unit|Equal11~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal11~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \EX_Forward_Unit|Equal13~0 (
// Equation(s):
// \EX_Forward_Unit|Equal13~0_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [16] $ (\ID_EX_Pipeline_Stage|Instruction_EX [11])

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal13~0 .lut_mask = 16'h55AA;
defparam \EX_Forward_Unit|Equal13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~3 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~3_combout  = (\EX_Forward_Unit|Equal11~0_combout  & (!\EX_Forward_Unit|Equal13~0_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\EX_Forward_Unit|Equal11~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\EX_Forward_Unit|Equal13~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~3 .lut_mask = 16'h0082;
defparam \EX_Forward_Unit|PC_Enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N30
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~1 (
// Equation(s):
// \EX_Forward_Unit|Equal3~1_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23])))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~1 .lut_mask = 16'h3003;
defparam \EX_Forward_Unit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~4_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (\EX_Forward_Unit|Data_Hazard_temp_2~0_combout  & ((!\EX_Forward_Unit|Equal3~0_combout ) # (!\EX_Forward_Unit|Equal3~1_combout ))))

	.dataa(\EX_Forward_Unit|Equal3~1_combout ),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datac(\EX_Forward_Unit|Equal3~0_combout ),
	.datad(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~4 .lut_mask = 16'h4C00;
defparam \EX_Forward_Unit|ForwardA_EX[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~2_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~2 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardB_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~4 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [1])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~4 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~36 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~36 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~44 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~44 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~66 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~66 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y30_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[30]~185_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCFF_X48_Y30_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[28]~173_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X49_Y32_N10
cycloneii_lcell_comb \EX_Forward_A|Mux4~0 (
// Equation(s):
// \EX_Forward_A|Mux4~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~0 .lut_mask = 16'hFC0C;
defparam \EX_Forward_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[23]~143_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCFF_X48_Y31_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[19]~119_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X49_Y31_N6
cycloneii_lcell_comb \EX_Forward_A|Mux12~0 (
// Equation(s):
// \EX_Forward_A|Mux12~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~0 .lut_mask = 16'hCFC0;
defparam \EX_Forward_A|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N12
cycloneii_lcell_comb \EX_Forward_A|Mux12~1 (
// Equation(s):
// \EX_Forward_A|Mux12~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux12~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux12~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux12~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[17]~107_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: LCFF_X48_Y30_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[16]~101_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCFF_X47_Y31_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[15]~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCCOMB_X51_Y31_N30
cycloneii_lcell_comb \EX_Forward_A|Mux17~0 (
// Equation(s):
// \EX_Forward_A|Mux17~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~0 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N6
cycloneii_lcell_comb \EX_Forward_A|Mux19~0 (
// Equation(s):
// \EX_Forward_A|Mux19~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~0 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[9]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCFF_X47_Y28_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[7]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCFF_X50_Y25_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[6]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCCOMB_X49_Y29_N26
cycloneii_lcell_comb \EX_Forward_A|Mux28~0 (
// Equation(s):
// \EX_Forward_A|Mux28~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~0 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[2]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCFF_X48_Y26_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[1]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCFF_X48_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[0]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCCOMB_X54_Y27_N14
cycloneii_lcell_comb \EX_ALU|Mux31~2 (
// Equation(s):
// \EX_ALU|Mux31~2_combout  = (!\EX_ALU_Control|Mux0~1_combout  & ((\ID_EX_Pipeline_Stage|ALUOp_EX [1]) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [0])))

	.dataa(\EX_ALU_Control|Mux0~1_combout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~2 .lut_mask = 16'h5505;
defparam \EX_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \EX_ALU|Mux31~4 (
// Equation(s):
// \EX_ALU|Mux31~4_combout  = (\EX_ALU_Control|Mux1~0_combout  & (((!\EX_Forward_A|Mux31~1_combout  & !\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout )) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout ))) # (!\EX_ALU_Control|Mux1~0_combout  & 
// (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ) # (!\EX_Forward_A|Mux31~1_combout ))))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~4 .lut_mask = 16'h17CC;
defparam \EX_ALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneii_lcell_comb \EX_ALU|Equal0~2 (
// Equation(s):
// \EX_ALU|Equal0~2_combout  = (!\EX_ALU|Mux12~1_combout  & (!\EX_ALU|Mux11~1_combout  & (!\EX_ALU|Mux14~1_combout  & !\EX_ALU|Mux13~1_combout )))

	.dataa(\EX_ALU|Mux12~1_combout ),
	.datab(\EX_ALU|Mux11~1_combout ),
	.datac(\EX_ALU|Mux14~1_combout ),
	.datad(\EX_ALU|Mux13~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~2 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneii_lcell_comb \ID_Registers|Register_File~4 (
// Equation(s):
// \ID_Registers|Register_File~4_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[4][0]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[0][0]~regout ))))

	.dataa(\ID_Registers|Register_File[0][0]~regout ),
	.datab(\ID_Registers|Register_File[4][0]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~4 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Register_File~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneii_lcell_comb \ID_Registers|Register_File~5 (
// Equation(s):
// \ID_Registers|Register_File~5_combout  = (\ID_Registers|Register_File~4_combout  & ((\ID_Registers|Register_File[6][0]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~4_combout  & 
// (((\ID_Registers|Register_File[2][0]~regout  & \MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[6][0]~regout ),
	.datab(\ID_Registers|Register_File~4_combout ),
	.datac(\ID_Registers|Register_File[2][0]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~5 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Register_File~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneii_lcell_comb \ID_Registers|Register_File~7 (
// Equation(s):
// \ID_Registers|Register_File~7_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # (!\ID_Registers|Register_File[11][0]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\ID_Registers|Register_File[9][0]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[9][0]~regout ),
	.datab(\ID_Registers|Register_File[11][0]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~7 .lut_mask = 16'hF035;
defparam \ID_Registers|Register_File~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N6
cycloneii_lcell_comb \ID_Registers|Register_File~8 (
// Equation(s):
// \ID_Registers|Register_File~8_combout  = (\ID_Registers|Register_File~7_combout  & (((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # (!\ID_Registers|Register_File[15][0]~regout )))) # (!\ID_Registers|Register_File~7_combout  & 
// (!\ID_Registers|Register_File[13][0]~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[13][0]~regout ),
	.datab(\ID_Registers|Register_File[15][0]~regout ),
	.datac(\ID_Registers|Register_File~7_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~8 .lut_mask = 16'h35F0;
defparam \ID_Registers|Register_File~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \ID_Registers|Register_File~12 (
// Equation(s):
// \ID_Registers|Register_File~12_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # (\ID_Registers|Register_File[5][1]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[4][1]~regout  & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\ID_Registers|Register_File[4][1]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File[5][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~12 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Register_File~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneii_lcell_comb \ID_Registers|Register_File~13 (
// Equation(s):
// \ID_Registers|Register_File~13_combout  = (\ID_Registers|Register_File~12_combout  & (((!\ID_Registers|Register_File[13][1]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~12_combout  & 
// (!\ID_Registers|Register_File[12][1]~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\ID_Registers|Register_File~12_combout ),
	.datab(\ID_Registers|Register_File[12][1]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File[13][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~13 .lut_mask = 16'h1ABA;
defparam \ID_Registers|Register_File~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneii_lcell_comb \ID_Registers|Register_File~14 (
// Equation(s):
// \ID_Registers|Register_File~14_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[10][1]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\ID_Registers|Register_File[2][1]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[2][1]~regout ),
	.datad(\ID_Registers|Register_File[10][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~14 .lut_mask = 16'hCD89;
defparam \ID_Registers|Register_File~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \ID_Registers|Register_File~15 (
// Equation(s):
// \ID_Registers|Register_File~15_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~14_combout  & ((\ID_Registers|Register_File[11][1]~regout ))) # (!\ID_Registers|Register_File~14_combout  & 
// (!\ID_Registers|Register_File[3][1]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~14_combout ))))

	.dataa(\ID_Registers|Register_File[3][1]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~14_combout ),
	.datad(\ID_Registers|Register_File[11][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~15 .lut_mask = 16'hF434;
defparam \ID_Registers|Register_File~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneii_lcell_comb \ID_Registers|Register_File~16 (
// Equation(s):
// \ID_Registers|Register_File~16_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[8][1]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[0][1]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[8][1]~regout ),
	.datac(\ID_Registers|Register_File[0][1]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~16 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneii_lcell_comb \ID_Registers|Register_File~17 (
// Equation(s):
// \ID_Registers|Register_File~17_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~16_combout  & (\ID_Registers|Register_File[9][1]~regout )) # (!\ID_Registers|Register_File~16_combout  & 
// ((\ID_Registers|Register_File[1][1]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~16_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[9][1]~regout ),
	.datac(\ID_Registers|Register_File[1][1]~regout ),
	.datad(\ID_Registers|Register_File~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~17 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneii_lcell_comb \ID_Registers|Register_File~18 (
// Equation(s):
// \ID_Registers|Register_File~18_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File~15_combout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~17_combout )))))

	.dataa(\ID_Registers|Register_File~15_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File~17_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~18 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Register_File~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \ID_Registers|Register_File~19 (
// Equation(s):
// \ID_Registers|Register_File~19_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((!\ID_Registers|Register_File[7][1]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((!\ID_Registers|Register_File[6][1]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[7][1]~regout ),
	.datad(\ID_Registers|Register_File[6][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~19 .lut_mask = 16'h8A9B;
defparam \ID_Registers|Register_File~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \ID_Registers|Register_File~20 (
// Equation(s):
// \ID_Registers|Register_File~20_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~19_combout  & (\ID_Registers|Register_File[15][1]~regout )) # (!\ID_Registers|Register_File~19_combout  & 
// ((\ID_Registers|Register_File[14][1]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~19_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[15][1]~regout ),
	.datac(\ID_Registers|Register_File~19_combout ),
	.datad(\ID_Registers|Register_File[14][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~20 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N8
cycloneii_lcell_comb \ID_Registers|Register_File~21 (
// Equation(s):
// \ID_Registers|Register_File~21_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~18_combout  & (\ID_Registers|Register_File~20_combout )) # (!\ID_Registers|Register_File~18_combout  & 
// ((\ID_Registers|Register_File~13_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~18_combout ))))

	.dataa(\ID_Registers|Register_File~20_combout ),
	.datab(\ID_Registers|Register_File~13_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~21 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneii_lcell_comb \ID_Registers|Register_File~23 (
// Equation(s):
// \ID_Registers|Register_File~23_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[10][2]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[8][2]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[10][2]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[8][2]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~23 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \ID_Registers|Register_File~38 (
// Equation(s):
// \ID_Registers|Register_File~38_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File[1][3]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[0][3]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[0][3]~regout ),
	.datac(\ID_Registers|Register_File[1][3]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~38 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneii_lcell_comb \ID_Registers|Register_File~39 (
// Equation(s):
// \ID_Registers|Register_File~39_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~38_combout  & ((!\ID_Registers|Register_File[9][3]~regout ))) # (!\ID_Registers|Register_File~38_combout  & 
// (!\ID_Registers|Register_File[8][3]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~38_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[8][3]~regout ),
	.datac(\ID_Registers|Register_File[9][3]~regout ),
	.datad(\ID_Registers|Register_File~38_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~39 .lut_mask = 16'h5F22;
defparam \ID_Registers|Register_File~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneii_lcell_comb \ID_Registers|Register_File~45 (
// Equation(s):
// \ID_Registers|Register_File~45_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[3][4]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[1][4]~regout )))))

	.dataa(\ID_Registers|Register_File[3][4]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[1][4]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~45 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N6
cycloneii_lcell_comb \ID_Registers|Register_File~46 (
// Equation(s):
// \ID_Registers|Register_File~46_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~45_combout  & ((\ID_Registers|Register_File[7][4]~regout ))) # (!\ID_Registers|Register_File~45_combout  & 
// (\ID_Registers|Register_File[5][4]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~45_combout ))))

	.dataa(\ID_Registers|Register_File[5][4]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[7][4]~regout ),
	.datad(\ID_Registers|Register_File~45_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~46 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
cycloneii_lcell_comb \ID_Registers|Register_File~47 (
// Equation(s):
// \ID_Registers|Register_File~47_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])) # (!\ID_Registers|Register_File[12][4]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (((\ID_Registers|Register_File[8][4]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[12][4]~regout ),
	.datab(\ID_Registers|Register_File[8][4]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~47 .lut_mask = 16'hF05C;
defparam \ID_Registers|Register_File~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneii_lcell_comb \ID_Registers|Register_File~48 (
// Equation(s):
// \ID_Registers|Register_File~48_combout  = (\ID_Registers|Register_File~47_combout  & (((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])) # (!\ID_Registers|Register_File[14][4]~regout ))) # (!\ID_Registers|Register_File~47_combout  & 
// (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & !\ID_Registers|Register_File[10][4]~regout ))))

	.dataa(\ID_Registers|Register_File~47_combout ),
	.datab(\ID_Registers|Register_File[14][4]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[10][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~48 .lut_mask = 16'h2A7A;
defparam \ID_Registers|Register_File~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
cycloneii_lcell_comb \ID_Registers|Register_File~49 (
// Equation(s):
// \ID_Registers|Register_File~49_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File[4][4]~regout ) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File[0][4]~regout  & ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[0][4]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[4][4]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~49 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Register_File~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N30
cycloneii_lcell_comb \ID_Registers|Register_File~50 (
// Equation(s):
// \ID_Registers|Register_File~50_combout  = (\ID_Registers|Register_File~49_combout  & (((\ID_Registers|Register_File[6][4]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~49_combout  & 
// (\ID_Registers|Register_File[2][4]~regout  & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\ID_Registers|Register_File[2][4]~regout ),
	.datab(\ID_Registers|Register_File~49_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[6][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~50 .lut_mask = 16'hEC2C;
defparam \ID_Registers|Register_File~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File~51 (
// Equation(s):
// \ID_Registers|Register_File~51_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File~48_combout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~50_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~50_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~51 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Register_File~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
cycloneii_lcell_comb \ID_Registers|Register_File~52 (
// Equation(s):
// \ID_Registers|Register_File~52_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((!\ID_Registers|Register_File[11][4]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[9][4]~regout ))))

	.dataa(\ID_Registers|Register_File[9][4]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[11][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~52 .lut_mask = 16'hC2F2;
defparam \ID_Registers|Register_File~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
cycloneii_lcell_comb \ID_Registers|Register_File~53 (
// Equation(s):
// \ID_Registers|Register_File~53_combout  = (\ID_Registers|Register_File~52_combout  & (((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\ID_Registers|Register_File[15][4]~regout ))) # (!\ID_Registers|Register_File~52_combout  & 
// (((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & !\ID_Registers|Register_File[13][4]~regout ))))

	.dataa(\ID_Registers|Register_File[15][4]~regout ),
	.datab(\ID_Registers|Register_File~52_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[13][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~53 .lut_mask = 16'h4C7C;
defparam \ID_Registers|Register_File~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N10
cycloneii_lcell_comb \ID_Registers|Register_File~54 (
// Equation(s):
// \ID_Registers|Register_File~54_combout  = (\ID_Registers|Register_File~51_combout  & ((\ID_Registers|Register_File~53_combout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~51_combout  & 
// (((\ID_Registers|Register_File~46_combout  & \MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File~53_combout ),
	.datab(\ID_Registers|Register_File~46_combout ),
	.datac(\ID_Registers|Register_File~51_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~54 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N2
cycloneii_lcell_comb \ID_Registers|Register_File~58 (
// Equation(s):
// \ID_Registers|Register_File~58_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File[10][5]~regout ) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[2][5]~regout  & ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[2][5]~regout ),
	.datac(\ID_Registers|Register_File[10][5]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~58 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N12
cycloneii_lcell_comb \ID_Registers|Register_File~59 (
// Equation(s):
// \ID_Registers|Register_File~59_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~58_combout  & ((\ID_Registers|Register_File[11][5]~regout ))) # (!\ID_Registers|Register_File~58_combout  & 
// (\ID_Registers|Register_File[3][5]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~58_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[3][5]~regout ),
	.datac(\ID_Registers|Register_File[11][5]~regout ),
	.datad(\ID_Registers|Register_File~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~59 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cycloneii_lcell_comb \ID_Registers|Register_File~67 (
// Equation(s):
// \ID_Registers|Register_File~67_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[10][6]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[8][6]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[10][6]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[8][6]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~67_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~67 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \ID_Registers|Register_File~68 (
// Equation(s):
// \ID_Registers|Register_File~68_combout  = (\ID_Registers|Register_File~67_combout  & (((\ID_Registers|Register_File[14][6]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))) # (!\ID_Registers|Register_File~67_combout  & 
// (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[12][6]~regout )))

	.dataa(\ID_Registers|Register_File~67_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[12][6]~regout ),
	.datad(\ID_Registers|Register_File[14][6]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~68_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~68 .lut_mask = 16'hEA62;
defparam \ID_Registers|Register_File~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneii_lcell_comb \ID_Registers|Register_File~89 (
// Equation(s):
// \ID_Registers|Register_File~89_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[3][8]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[1][8]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[3][8]~regout ),
	.datac(\ID_Registers|Register_File[1][8]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~89_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~89 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneii_lcell_comb \ID_Registers|Register_File~90 (
// Equation(s):
// \ID_Registers|Register_File~90_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~89_combout  & ((\ID_Registers|Register_File[7][8]~regout ))) # (!\ID_Registers|Register_File~89_combout  & 
// (\ID_Registers|Register_File[5][8]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~89_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[5][8]~regout ),
	.datac(\ID_Registers|Register_File[7][8]~regout ),
	.datad(\ID_Registers|Register_File~89_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~90_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~90 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \ID_Registers|Register_File~91 (
// Equation(s):
// \ID_Registers|Register_File~91_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[12][8]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (((\ID_Registers|Register_File[8][8]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[12][8]~regout ),
	.datac(\ID_Registers|Register_File[8][8]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~91_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~91 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneii_lcell_comb \ID_Registers|Register_File~92 (
// Equation(s):
// \ID_Registers|Register_File~92_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~91_combout  & ((\ID_Registers|Register_File[14][8]~regout ))) # (!\ID_Registers|Register_File~91_combout  & 
// (\ID_Registers|Register_File[10][8]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~91_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[10][8]~regout ),
	.datac(\ID_Registers|Register_File[14][8]~regout ),
	.datad(\ID_Registers|Register_File~91_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~92_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~92 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneii_lcell_comb \ID_Registers|Register_File~93 (
// Equation(s):
// \ID_Registers|Register_File~93_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (\ID_Registers|Register_File[4][8]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File[0][8]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[0][8]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[4][8]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~93_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~93 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N28
cycloneii_lcell_comb \ID_Registers|Register_File~94 (
// Equation(s):
// \ID_Registers|Register_File~94_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~93_combout  & ((\ID_Registers|Register_File[6][8]~regout ))) # (!\ID_Registers|Register_File~93_combout  & 
// (\ID_Registers|Register_File[2][8]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~93_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[2][8]~regout ),
	.datac(\ID_Registers|Register_File[6][8]~regout ),
	.datad(\ID_Registers|Register_File~93_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~94_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~94 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N6
cycloneii_lcell_comb \ID_Registers|Register_File~95 (
// Equation(s):
// \ID_Registers|Register_File~95_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # ((\ID_Registers|Register_File~92_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~94_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~92_combout ),
	.datad(\ID_Registers|Register_File~94_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~95_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~95 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \ID_Registers|Register_File~96 (
// Equation(s):
// \ID_Registers|Register_File~96_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[11][8]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[9][8]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[9][8]~regout ),
	.datac(\ID_Registers|Register_File[11][8]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~96_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~96 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneii_lcell_comb \ID_Registers|Register_File~97 (
// Equation(s):
// \ID_Registers|Register_File~97_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~96_combout  & ((\ID_Registers|Register_File[15][8]~regout ))) # (!\ID_Registers|Register_File~96_combout  & 
// (\ID_Registers|Register_File[13][8]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~96_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[13][8]~regout ),
	.datac(\ID_Registers|Register_File[15][8]~regout ),
	.datad(\ID_Registers|Register_File~96_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~97_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~97 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneii_lcell_comb \ID_Registers|Register_File~98 (
// Equation(s):
// \ID_Registers|Register_File~98_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~95_combout  & ((\ID_Registers|Register_File~97_combout ))) # (!\ID_Registers|Register_File~95_combout  & 
// (\ID_Registers|Register_File~90_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~95_combout ))))

	.dataa(\ID_Registers|Register_File~90_combout ),
	.datab(\ID_Registers|Register_File~97_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File~95_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~98_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~98 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N0
cycloneii_lcell_comb \ID_Registers|Register_File~100 (
// Equation(s):
// \ID_Registers|Register_File~100_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[5][9]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[4][9]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[5][9]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[4][9]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~100_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~100 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Register_File~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N26
cycloneii_lcell_comb \ID_Registers|Register_File~101 (
// Equation(s):
// \ID_Registers|Register_File~101_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~100_combout  & (\ID_Registers|Register_File[13][9]~regout )) # (!\ID_Registers|Register_File~100_combout  & 
// ((\ID_Registers|Register_File[12][9]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~100_combout ))))

	.dataa(\ID_Registers|Register_File[13][9]~regout ),
	.datab(\ID_Registers|Register_File[12][9]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~100_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~101_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~101 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N16
cycloneii_lcell_comb \ID_Registers|Register_File~107 (
// Equation(s):
// \ID_Registers|Register_File~107_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File[7][9]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[6][9]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[6][9]~regout ),
	.datad(\ID_Registers|Register_File[7][9]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~107_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~107 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \ID_Registers|Register_File~111 (
// Equation(s):
// \ID_Registers|Register_File~111_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # ((\ID_Registers|Register_File[10][10]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[8][10]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[10][10]~regout ),
	.datad(\ID_Registers|Register_File[8][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~111_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~111 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cycloneii_lcell_comb \ID_Registers|Register_File~112 (
// Equation(s):
// \ID_Registers|Register_File~112_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~111_combout  & (\ID_Registers|Register_File[14][10]~regout )) # (!\ID_Registers|Register_File~111_combout  & 
// ((\ID_Registers|Register_File[12][10]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~111_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[14][10]~regout ),
	.datac(\ID_Registers|Register_File[12][10]~regout ),
	.datad(\ID_Registers|Register_File~111_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~112_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~112 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \ID_Registers|Register_File~113 (
// Equation(s):
// \ID_Registers|Register_File~113_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[5][10]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[1][10]~regout ))))

	.dataa(\ID_Registers|Register_File[1][10]~regout ),
	.datab(\ID_Registers|Register_File[5][10]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~113_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~113 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Register_File~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N14
cycloneii_lcell_comb \ID_Registers|Register_File~144 (
// Equation(s):
// \ID_Registers|Register_File~144_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[5][13]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (((\ID_Registers|Register_File[4][13]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[5][13]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[4][13]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~144_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~144 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneii_lcell_comb \ID_Registers|Register_File~145 (
// Equation(s):
// \ID_Registers|Register_File~145_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~144_combout  & (\ID_Registers|Register_File[13][13]~regout )) # (!\ID_Registers|Register_File~144_combout  & 
// ((\ID_Registers|Register_File[12][13]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~144_combout ))))

	.dataa(\ID_Registers|Register_File[13][13]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[12][13]~regout ),
	.datad(\ID_Registers|Register_File~144_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~145_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~145 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cycloneii_lcell_comb \ID_Registers|Register_File~157 (
// Equation(s):
// \ID_Registers|Register_File~157_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[5][14]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[1][14]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[1][14]~regout ),
	.datac(\ID_Registers|Register_File[5][14]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~157_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~157 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cycloneii_lcell_comb \ID_Registers|Register_File~158 (
// Equation(s):
// \ID_Registers|Register_File~158_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~157_combout  & ((\ID_Registers|Register_File[7][14]~regout ))) # (!\ID_Registers|Register_File~157_combout  & 
// (\ID_Registers|Register_File[3][14]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~157_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[3][14]~regout ),
	.datac(\ID_Registers|Register_File[7][14]~regout ),
	.datad(\ID_Registers|Register_File~157_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~158_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~158 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N30
cycloneii_lcell_comb \ID_Registers|Register_File~159 (
// Equation(s):
// \ID_Registers|Register_File~159_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[2][14]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[0][14]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[2][14]~regout ),
	.datac(\ID_Registers|Register_File[0][14]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~159_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~159 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cycloneii_lcell_comb \ID_Registers|Register_File~160 (
// Equation(s):
// \ID_Registers|Register_File~160_combout  = (\ID_Registers|Register_File~159_combout  & (((\ID_Registers|Register_File[6][14]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~159_combout  & 
// (\ID_Registers|Register_File[4][14]~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\ID_Registers|Register_File~159_combout ),
	.datab(\ID_Registers|Register_File[4][14]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[6][14]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~160_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~160 .lut_mask = 16'hEA4A;
defparam \ID_Registers|Register_File~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N12
cycloneii_lcell_comb \ID_Registers|Register_File~161 (
// Equation(s):
// \ID_Registers|Register_File~161_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File~158_combout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File~160_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~160_combout ),
	.datad(\ID_Registers|Register_File~158_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~161_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~161 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File~173 (
// Equation(s):
// \ID_Registers|Register_File~173_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File[14][15]~regout ) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[6][15]~regout  & ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[6][15]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[14][15]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~173_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~173 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Register_File~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneii_lcell_comb \ID_Registers|Register_File~188 (
// Equation(s):
// \ID_Registers|Register_File~188_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[5][17]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[4][17]~regout ))))

	.dataa(\ID_Registers|Register_File[4][17]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[5][17]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~188_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~188 .lut_mask = 16'hFC22;
defparam \ID_Registers|Register_File~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N8
cycloneii_lcell_comb \ID_Registers|Register_File~190 (
// Equation(s):
// \ID_Registers|Register_File~190_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (\ID_Registers|Register_File[10][17]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[2][17]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[2][17]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[10][17]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~190_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~190 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneii_lcell_comb \ID_Registers|Register_File~192 (
// Equation(s):
// \ID_Registers|Register_File~192_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[8][17]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[0][17]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[0][17]~regout ),
	.datac(\ID_Registers|Register_File[8][17]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~192_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~192 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N2
cycloneii_lcell_comb \ID_Registers|Register_File~199 (
// Equation(s):
// \ID_Registers|Register_File~199_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[10][18]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[8][18]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[8][18]~regout ),
	.datac(\ID_Registers|Register_File[10][18]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~199_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~199 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneii_lcell_comb \ID_Registers|Register_File~200 (
// Equation(s):
// \ID_Registers|Register_File~200_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~199_combout  & ((\ID_Registers|Register_File[14][18]~regout ))) # (!\ID_Registers|Register_File~199_combout  & 
// (\ID_Registers|Register_File[12][18]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~199_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[12][18]~regout ),
	.datac(\ID_Registers|Register_File[14][18]~regout ),
	.datad(\ID_Registers|Register_File~199_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~200_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~200 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N8
cycloneii_lcell_comb \ID_Registers|Register_File~210 (
// Equation(s):
// \ID_Registers|Register_File~210_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[3][19]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (((\ID_Registers|Register_File[2][19]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[3][19]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[2][19]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~210_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~210 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N2
cycloneii_lcell_comb \ID_Registers|Register_File~211 (
// Equation(s):
// \ID_Registers|Register_File~211_combout  = (\ID_Registers|Register_File~210_combout  & (((\ID_Registers|Register_File[11][19]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~210_combout  & 
// (\ID_Registers|Register_File[10][19]~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\ID_Registers|Register_File[10][19]~regout ),
	.datab(\ID_Registers|Register_File~210_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File[11][19]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~211_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~211 .lut_mask = 16'hEC2C;
defparam \ID_Registers|Register_File~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneii_lcell_comb \ID_Registers|Register_File~212 (
// Equation(s):
// \ID_Registers|Register_File~212_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[12][19]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[4][19]~regout )))))

	.dataa(\ID_Registers|Register_File[12][19]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[4][19]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~212_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~212 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N18
cycloneii_lcell_comb \ID_Registers|Register_File~213 (
// Equation(s):
// \ID_Registers|Register_File~213_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~212_combout  & ((\ID_Registers|Register_File[13][19]~regout ))) # (!\ID_Registers|Register_File~212_combout  & 
// (\ID_Registers|Register_File[5][19]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~212_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[5][19]~regout ),
	.datac(\ID_Registers|Register_File[13][19]~regout ),
	.datad(\ID_Registers|Register_File~212_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~213_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~213 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File~214 (
// Equation(s):
// \ID_Registers|Register_File~214_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[1][19]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[0][19]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[1][19]~regout ),
	.datac(\ID_Registers|Register_File[0][19]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~214_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~214 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N20
cycloneii_lcell_comb \ID_Registers|Register_File~215 (
// Equation(s):
// \ID_Registers|Register_File~215_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~214_combout  & (\ID_Registers|Register_File[9][19]~regout )) # (!\ID_Registers|Register_File~214_combout  & 
// ((\ID_Registers|Register_File[8][19]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~214_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[9][19]~regout ),
	.datac(\ID_Registers|Register_File[8][19]~regout ),
	.datad(\ID_Registers|Register_File~214_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~215_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~215 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N22
cycloneii_lcell_comb \ID_Registers|Register_File~216 (
// Equation(s):
// \ID_Registers|Register_File~216_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File~213_combout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~215_combout ))))

	.dataa(\ID_Registers|Register_File~215_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~213_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~216_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~216 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Register_File~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \ID_Registers|Register_File~217 (
// Equation(s):
// \ID_Registers|Register_File~217_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[14][19]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[6][19]~regout ))))

	.dataa(\ID_Registers|Register_File[6][19]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[14][19]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~217_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~217 .lut_mask = 16'hFC22;
defparam \ID_Registers|Register_File~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N14
cycloneii_lcell_comb \ID_Registers|Register_File~218 (
// Equation(s):
// \ID_Registers|Register_File~218_combout  = (\ID_Registers|Register_File~217_combout  & ((\ID_Registers|Register_File[15][19]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~217_combout  & 
// (((\ID_Registers|Register_File[7][19]~regout  & \MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[15][19]~regout ),
	.datab(\ID_Registers|Register_File[7][19]~regout ),
	.datac(\ID_Registers|Register_File~217_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~218_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~218 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N4
cycloneii_lcell_comb \ID_Registers|Register_File~219 (
// Equation(s):
// \ID_Registers|Register_File~219_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~216_combout  & (\ID_Registers|Register_File~218_combout )) # (!\ID_Registers|Register_File~216_combout  & 
// ((\ID_Registers|Register_File~211_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~216_combout ))))

	.dataa(\ID_Registers|Register_File~218_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File~211_combout ),
	.datad(\ID_Registers|Register_File~216_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~219_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~219 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N24
cycloneii_lcell_comb \ID_Registers|Register_File~223 (
// Equation(s):
// \ID_Registers|Register_File~223_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[12][20]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[8][20]~regout ))))

	.dataa(\ID_Registers|Register_File[8][20]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[12][20]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~223_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~223 .lut_mask = 16'hFC22;
defparam \ID_Registers|Register_File~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N6
cycloneii_lcell_comb \ID_Registers|Register_File~224 (
// Equation(s):
// \ID_Registers|Register_File~224_combout  = (\ID_Registers|Register_File~223_combout  & (((\ID_Registers|Register_File[14][20]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))) # (!\ID_Registers|Register_File~223_combout  & 
// (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[10][20]~regout )))

	.dataa(\ID_Registers|Register_File~223_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[10][20]~regout ),
	.datad(\ID_Registers|Register_File[14][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~224_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~224 .lut_mask = 16'hEA62;
defparam \ID_Registers|Register_File~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneii_lcell_comb \ID_Registers|Register_File~236 (
// Equation(s):
// \ID_Registers|Register_File~236_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[8][21]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[0][21]~regout )))))

	.dataa(\ID_Registers|Register_File[8][21]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[0][21]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~236_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~236 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N10
cycloneii_lcell_comb \ID_Registers|Register_File~237 (
// Equation(s):
// \ID_Registers|Register_File~237_combout  = (\ID_Registers|Register_File~236_combout  & (((\ID_Registers|Register_File[9][21]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~236_combout  & 
// (\ID_Registers|Register_File[1][21]~regout  & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\ID_Registers|Register_File[1][21]~regout ),
	.datab(\ID_Registers|Register_File~236_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[9][21]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~237_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~237 .lut_mask = 16'hEC2C;
defparam \ID_Registers|Register_File~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneii_lcell_comb \ID_Registers|Register_File~239 (
// Equation(s):
// \ID_Registers|Register_File~239_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[7][21]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[6][21]~regout )))))

	.dataa(\ID_Registers|Register_File[7][21]~regout ),
	.datab(\ID_Registers|Register_File[6][21]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~239_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~239 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Register_File~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N22
cycloneii_lcell_comb \ID_Registers|Register_File~250 (
// Equation(s):
// \ID_Registers|Register_File~250_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[13][22]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[9][22]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[9][22]~regout ),
	.datac(\ID_Registers|Register_File[13][22]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~250_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~250 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N28
cycloneii_lcell_comb \ID_Registers|Register_File~261 (
// Equation(s):
// \ID_Registers|Register_File~261_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[14][23]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[6][23]~regout )))))

	.dataa(\ID_Registers|Register_File[14][23]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[6][23]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~261_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~261 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N2
cycloneii_lcell_comb \ID_Registers|Register_File~262 (
// Equation(s):
// \ID_Registers|Register_File~262_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~261_combout  & ((\ID_Registers|Register_File[15][23]~regout ))) # (!\ID_Registers|Register_File~261_combout  & 
// (\ID_Registers|Register_File[7][23]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~261_combout ))))

	.dataa(\ID_Registers|Register_File[7][23]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[15][23]~regout ),
	.datad(\ID_Registers|Register_File~261_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~262_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~262 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \ID_Registers|Register_File~294 (
// Equation(s):
// \ID_Registers|Register_File~294_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[11][26]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[9][26]~regout ))))

	.dataa(\ID_Registers|Register_File[9][26]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[11][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~294_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~294 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Register_File~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneii_lcell_comb \ID_Registers|Register_File~295 (
// Equation(s):
// \ID_Registers|Register_File~295_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~294_combout  & (\ID_Registers|Register_File[15][26]~regout )) # (!\ID_Registers|Register_File~294_combout  & 
// ((\ID_Registers|Register_File[13][26]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~294_combout ))))

	.dataa(\ID_Registers|Register_File[15][26]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[13][26]~regout ),
	.datad(\ID_Registers|Register_File~294_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~295_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~295 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneii_lcell_comb \ID_Registers|Register_File~309 (
// Equation(s):
// \ID_Registers|Register_File~309_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[10][28]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[8][28]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[8][28]~regout ),
	.datad(\ID_Registers|Register_File[10][28]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~309_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~309 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneii_lcell_comb \ID_Registers|Register_File~310 (
// Equation(s):
// \ID_Registers|Register_File~310_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~309_combout  & ((\ID_Registers|Register_File[14][28]~regout ))) # (!\ID_Registers|Register_File~309_combout  & 
// (\ID_Registers|Register_File[12][28]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~309_combout ))))

	.dataa(\ID_Registers|Register_File[12][28]~regout ),
	.datab(\ID_Registers|Register_File[14][28]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~309_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~310_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~310 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneii_lcell_comb \ID_Registers|Register_File~313 (
// Equation(s):
// \ID_Registers|Register_File~313_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[2][28]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[0][28]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[2][28]~regout ),
	.datac(\ID_Registers|Register_File[0][28]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~313_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~313 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N30
cycloneii_lcell_comb \ID_Registers|Register_File~314 (
// Equation(s):
// \ID_Registers|Register_File~314_combout  = (\ID_Registers|Register_File~313_combout  & ((\ID_Registers|Register_File[6][28]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~313_combout  & 
// (((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & \ID_Registers|Register_File[4][28]~regout ))))

	.dataa(\ID_Registers|Register_File~313_combout ),
	.datab(\ID_Registers|Register_File[6][28]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[4][28]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~314_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~314 .lut_mask = 16'hDA8A;
defparam \ID_Registers|Register_File~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneii_lcell_comb \ID_Registers|Register_File~320 (
// Equation(s):
// \ID_Registers|Register_File~320_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[10][29]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[8][29]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[10][29]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[8][29]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~320_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~320 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N10
cycloneii_lcell_comb \ID_Registers|Register_File~331 (
// Equation(s):
// \ID_Registers|Register_File~331_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File[5][30]~regout ) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[4][30]~regout  & ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[4][30]~regout ),
	.datab(\ID_Registers|Register_File[5][30]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~331_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~331 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Register_File~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File~342 (
// Equation(s):
// \ID_Registers|Register_File~342_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[10][31]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[8][31]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[8][31]~regout ),
	.datad(\ID_Registers|Register_File[10][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~342_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~342 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N10
cycloneii_lcell_comb \ID_Registers|Register_File~343 (
// Equation(s):
// \ID_Registers|Register_File~343_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~342_combout  & ((\ID_Registers|Register_File[11][31]~regout ))) # (!\ID_Registers|Register_File~342_combout  & 
// (\ID_Registers|Register_File[9][31]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~342_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[9][31]~regout ),
	.datac(\ID_Registers|Register_File[11][31]~regout ),
	.datad(\ID_Registers|Register_File~342_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~343_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~343 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneii_lcell_comb \ID_Registers|Register_File~344 (
// Equation(s):
// \ID_Registers|Register_File~344_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[6][31]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[4][31]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[6][31]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[4][31]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~344_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~344 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File~345 (
// Equation(s):
// \ID_Registers|Register_File~345_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~344_combout  & ((\ID_Registers|Register_File[7][31]~regout ))) # (!\ID_Registers|Register_File~344_combout  & 
// (\ID_Registers|Register_File[5][31]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File~344_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~344_combout ),
	.datac(\ID_Registers|Register_File[5][31]~regout ),
	.datad(\ID_Registers|Register_File[7][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~345_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~345 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]));

// Location: LCFF_X51_Y26_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]));

// Location: LCCOMB_X52_Y29_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~1 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~1_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~1 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~3 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~3_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~3 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~7 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~7_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~7 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~11 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~11_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~11 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]));

// Location: LCFF_X52_Y30_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]));

// Location: LCCOMB_X53_Y30_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~19 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~19_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass 
// [36] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~19 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]));

// Location: LCFF_X52_Y28_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]));

// Location: LCCOMB_X52_Y28_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~21 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~21_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~21 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]));

// Location: LCFF_X53_Y31_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]));

// Location: LCCOMB_X53_Y31_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~23 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~23_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~23 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]));

// Location: LCFF_X47_Y34_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]));

// Location: LCCOMB_X47_Y34_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~26 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~26_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~26 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]));

// Location: LCFF_X48_Y27_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]));

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~29 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~29_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~29 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]));

// Location: LCFF_X49_Y31_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]));

// Location: LCCOMB_X49_Y31_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~30 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~30_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~30 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]));

// Location: LCFF_X49_Y31_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]));

// Location: LCCOMB_X49_Y31_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~33 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~33_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~33 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]));

// Location: LCFF_X51_Y25_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]));

// Location: LCCOMB_X51_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~36 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~36_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~36 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]));

// Location: LCCOMB_X39_Y29_N16
cycloneii_lcell_comb \ID_Registers|Register_File[9][0]~353 (
// Equation(s):
// \ID_Registers|Register_File[9][0]~353_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][0]~353_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][0]~353 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[9][0]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneii_lcell_comb \ID_Registers|Register_File[3][0]~355 (
// Equation(s):
// \ID_Registers|Register_File[3][0]~355_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][0]~355_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][0]~355 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[3][0]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N24
cycloneii_lcell_comb \ID_Registers|Register_File[11][0]~359 (
// Equation(s):
// \ID_Registers|Register_File[11][0]~359_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][0]~359_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][0]~359 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[11][0]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneii_lcell_comb \ID_Registers|Register_File[15][0]~360 (
// Equation(s):
// \ID_Registers|Register_File[15][0]~360_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][0]~360_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][0]~360 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[15][0]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N20
cycloneii_lcell_comb \ID_Registers|Register_File[7][1]~365 (
// Equation(s):
// \ID_Registers|Register_File[7][1]~365_combout  = !\ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~22_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][1]~365_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][1]~365 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[7][1]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
cycloneii_lcell_comb \ID_Registers|Register_File[13][1]~366 (
// Equation(s):
// \ID_Registers|Register_File[13][1]~366_combout  = !\ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][1]~366_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][1]~366 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[13][1]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File[9][3]~373 (
// Equation(s):
// \ID_Registers|Register_File[9][3]~373_combout  = !\ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][3]~373_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][3]~373 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[9][3]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File[8][3]~374 (
// Equation(s):
// \ID_Registers|Register_File[8][3]~374_combout  = !\ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][3]~374_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][3]~374 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[8][3]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneii_lcell_comb \ID_Registers|Register_File[15][4]~380 (
// Equation(s):
// \ID_Registers|Register_File[15][4]~380_combout  = !\ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][4]~380_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][4]~380 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[15][4]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \ID_Registers|Register_File[13][3]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][3]~feeder_combout  = \ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
cycloneii_lcell_comb \ID_Registers|Register_File[8][4]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][4]~feeder_combout  = \ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][4]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cycloneii_lcell_comb \ID_Registers|Register_File[6][4]~feeder (
// Equation(s):
// \ID_Registers|Register_File[6][4]~feeder_combout  = \ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[6][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[6][4]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[6][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
cycloneii_lcell_comb \ID_Registers|Register_File[3][4]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][4]~feeder_combout  = \ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][4]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneii_lcell_comb \ID_Registers|Register_File[2][4]~feeder (
// Equation(s):
// \ID_Registers|Register_File[2][4]~feeder_combout  = \ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][4]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cycloneii_lcell_comb \ID_Registers|Register_File[9][5]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][5]~feeder_combout  = \ID_Registers|Register_File~66_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~66_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N12
cycloneii_lcell_comb \ID_Registers|Register_File[7][7]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][7]~feeder_combout  = \ID_Registers|Register_File~88_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cycloneii_lcell_comb \ID_Registers|Register_File[10][8]~feeder (
// Equation(s):
// \ID_Registers|Register_File[10][8]~feeder_combout  = \ID_Registers|Register_File~99_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~99_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[10][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[10][8]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[10][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneii_lcell_comb \ID_Registers|Register_File[15][8]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][8]~feeder_combout  = \ID_Registers|Register_File~99_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~99_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][8]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cycloneii_lcell_comb \ID_Registers|Register_File[9][9]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][9]~feeder_combout  = \ID_Registers|Register_File~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][9]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneii_lcell_comb \ID_Registers|Register_File[13][13]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][13]~feeder_combout  = \ID_Registers|Register_File~154_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~154_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][13]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File[8][16]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][16]~feeder_combout  = \ID_Registers|Register_File~187_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~187_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][16]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N16
cycloneii_lcell_comb \ID_Registers|Register_File[8][20]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][20]~feeder_combout  = \ID_Registers|Register_File~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][20]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
cycloneii_lcell_comb \ID_Registers|Register_File[10][22]~feeder (
// Equation(s):
// \ID_Registers|Register_File[10][22]~feeder_combout  = \ID_Registers|Register_File~253_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~253_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[10][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[10][22]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[10][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File[10][26]~feeder (
// Equation(s):
// \ID_Registers|Register_File[10][26]~feeder_combout  = \ID_Registers|Register_File~297_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~297_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[10][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[10][26]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[10][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cycloneii_lcell_comb \ID_Registers|Register_File[10][28]~feeder (
// Equation(s):
// \ID_Registers|Register_File[10][28]~feeder_combout  = \ID_Registers|Register_File~319_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~319_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[10][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[10][28]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[10][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cycloneii_lcell_comb \ID_Registers|Register_File[15][29]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][29]~feeder_combout  = \ID_Registers|Register_File~330_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~330_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][29]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cycloneii_lcell_comb \ID_Registers|Register_File[14][30]~feeder (
// Equation(s):
// \ID_Registers|Register_File[14][30]~feeder_combout  = \ID_Registers|Register_File~341_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~341_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[14][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[14][30]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[14][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[2]~0 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[2]~0_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] $ (VCC))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & VCC))
// \EX_PC_Add|Branch_Dest_EX[2]~1  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & \IF_ID_Pipeline_Stage|Instruction_ID [19]))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[2]~1 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .lut_mask = 16'h6688;
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~1_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[2]~0_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[2]~0_combout )))

	.dataa(vcc),
	.datab(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~1 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~0_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~0 .lut_mask = 16'h0034;
defparam \IF_Instruction_Memory|Instruction_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~14_combout  = (\IF_Instruction_Memory|Instruction_Memory~0_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & \IF_Instruction_Memory|Instruction_IF[0]~8_combout ))

	.dataa(vcc),
	.datab(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~14 .lut_mask = 16'h0C00;
defparam \IF_Instruction_Memory|Instruction_IF[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCCOMB_X36_Y28_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[3]~2 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[3]~2_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (\EX_PC_Add|Branch_Dest_EX[2]~1  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & ((\EX_PC_Add|Branch_Dest_EX[2]~1 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[3]~3  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & !\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((!\EX_PC_Add|Branch_Dest_EX[2]~1 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [1]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[2]~1 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[3]~3 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[4]~4 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[4]~4_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] $ (\IF_ID_Pipeline_Stage|Instruction_ID [2] $ (!\EX_PC_Add|Branch_Dest_EX[3]~3 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[4]~5  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & ((\IF_ID_Pipeline_Stage|Instruction_ID [2]) # (!\EX_PC_Add|Branch_Dest_EX[3]~3 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & (\IF_ID_Pipeline_Stage|Instruction_ID [2] & 
// !\EX_PC_Add|Branch_Dest_EX[3]~3 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[3]~3 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[4]~5 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~3_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[4]~4_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~3 .lut_mask = 16'hCCAA;
defparam \IF_PC_Mux|Next_PC_IF[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[4]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: LCCOMB_X45_Y28_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[26]~22 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[26]~22_combout  = (!\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [4])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[26]~22 .lut_mask = 16'h0033;
defparam \IF_Instruction_Memory|Instruction_IF[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[26]~23 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[26]~23_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[26]~22_combout  & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_IF[26]~22_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[26]~23 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [26]));

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (!\EX_Forward_Unit|ID_Control_NOP~0_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [26] & !\IF_ID_Pipeline_Stage|Instruction_ID [23]))

	.dataa(\EX_Forward_Unit|ID_Control_NOP~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'h0044;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|Decoder0~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemRead_EX~regout ));

// Location: LCFF_X50_Y27_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [19]));

// Location: LCCOMB_X44_Y28_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~2_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [4] & ((!\IF_PC_Reg|PC_IF [2]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3]) # (\IF_PC_Reg|PC_IF [2])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~2 .lut_mask = 16'h003E;
defparam \IF_Instruction_Memory|Instruction_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~19 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~19_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & (\IF_Instruction_Memory|Instruction_Memory~2_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout ))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~19 .lut_mask = 16'h00A0;
defparam \IF_Instruction_Memory|Instruction_IF[16]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [16]));

// Location: LCFF_X51_Y27_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [16]));

// Location: LCCOMB_X44_Y28_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~4_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~4 .lut_mask = 16'h0018;
defparam \IF_Instruction_Memory|Instruction_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~21 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~21_combout  = (\IF_Instruction_Memory|Instruction_Memory~4_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout ))

	.dataa(vcc),
	.datab(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~21 .lut_mask = 16'h00C0;
defparam \IF_Instruction_Memory|Instruction_IF[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [22]));

// Location: LCCOMB_X44_Y28_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~1_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~1 .lut_mask = 16'h00E6;
defparam \IF_Instruction_Memory|Instruction_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[5]~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[5]~16_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & (\IF_Instruction_Memory|Instruction_Memory~1_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout ))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[5]~16 .lut_mask = 16'h0088;
defparam \IF_Instruction_Memory|Instruction_IF[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N0
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout  = \IF_Instruction_Memory|Instruction_IF[5]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[5]~16_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \EX_Forward_Unit|Equal10~0 (
// Equation(s):
// \EX_Forward_Unit|Equal10~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal10~0 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneii_lcell_comb \EX_Forward_Unit|Equal10~1 (
// Equation(s):
// \EX_Forward_Unit|Equal10~1_combout  = (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\EX_Forward_Unit|Equal10~0_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\EX_Forward_Unit|Equal10~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal10~1 .lut_mask = 16'h0900;
defparam \EX_Forward_Unit|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~3_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [3]) # (\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~3 .lut_mask = 16'h00E0;
defparam \IF_Instruction_Memory|Instruction_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[17]~20 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[17]~20_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & (\IF_Instruction_Memory|Instruction_Memory~3_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout ))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[17]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[17]~20 .lut_mask = 16'h00A0;
defparam \IF_Instruction_Memory|Instruction_IF[17]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[17]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCFF_X50_Y27_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \EX_Forward_Unit|Equal11~1 (
// Equation(s):
// \EX_Forward_Unit|Equal11~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal11~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|Equal11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~0 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~0_combout  = (\ID_EX_Pipeline_Stage|MemRead_EX~regout  & ((\EX_Forward_Unit|Equal10~1_combout ) # ((\EX_Forward_Unit|Equal11~0_combout  & \EX_Forward_Unit|Equal11~1_combout ))))

	.dataa(\EX_Forward_Unit|Equal11~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datac(\EX_Forward_Unit|Equal10~1_combout ),
	.datad(\EX_Forward_Unit|Equal11~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~0 .lut_mask = 16'hC8C0;
defparam \EX_Forward_Unit|ID_Control_NOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~0 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~0_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (!\ID_EX_Pipeline_Stage|MemRead_EX~regout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & \IF_ID_Pipeline_Stage|Instruction_ID [23])))

	.dataa(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~0 .lut_mask = 16'h0200;
defparam \EX_Forward_Unit|PC_Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~18 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~18_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [2] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~18 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[12]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [12]));

// Location: LCFF_X50_Y28_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [12]));

// Location: LCCOMB_X44_Y28_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~17_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [4] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~17 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [11]));

// Location: LCFF_X50_Y29_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [11]));

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~1 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [11])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (!\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [11]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~1 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|PC_Enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[1]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCFF_X50_Y27_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \EX_Forward_Unit|PC_Enable~2 (
// Equation(s):
// \EX_Forward_Unit|PC_Enable~2_combout  = (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\EX_Forward_Unit|PC_Enable~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [23] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\EX_Forward_Unit|PC_Enable~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|PC_Enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|PC_Enable~2 .lut_mask = 16'h4010;
defparam \EX_Forward_Unit|PC_Enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneii_lcell_comb \EX_Forward_Unit|ID_Control_NOP~1 (
// Equation(s):
// \EX_Forward_Unit|ID_Control_NOP~1_combout  = (!\EX_Forward_Unit|ID_Control_NOP~0_combout  & (((!\EX_Forward_Unit|PC_Enable~3_combout  & !\EX_Forward_Unit|PC_Enable~2_combout )) # (!\EX_Forward_Unit|PC_Enable~0_combout )))

	.dataa(\EX_Forward_Unit|PC_Enable~3_combout ),
	.datab(\EX_Forward_Unit|ID_Control_NOP~0_combout ),
	.datac(\EX_Forward_Unit|PC_Enable~0_combout ),
	.datad(\EX_Forward_Unit|PC_Enable~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Control_NOP~1 .lut_mask = 16'h0313;
defparam \EX_Forward_Unit|ID_Control_NOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: LCCOMB_X45_Y28_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[3]~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[3]~10_combout  = (!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [4])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[3]~10 .lut_mask = 16'h3300;
defparam \IF_Instruction_Memory|Instruction_IF[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~11_combout  = (!\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[3]~10_combout  & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_IF[3]~10_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~11 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [19]));

// Location: LCCOMB_X38_Y28_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[13]~12 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[13]~12_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[13]~22_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[13]~12 .lut_mask = 16'hAACC;
defparam \IF_PC_Mux|Next_PC_IF[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[13]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCCOMB_X39_Y28_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y28_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCCOMB_X36_Y28_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[5]~6 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[5]~6_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (\EX_PC_Add|Branch_Dest_EX[4]~5  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((\EX_PC_Add|Branch_Dest_EX[4]~5 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[5]~7  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & !\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((!\EX_PC_Add|Branch_Dest_EX[4]~5 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[4]~5 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[5]~7 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~4_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[5]~6_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[5]~6_combout )))

	.dataa(vcc),
	.datab(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~4 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[5]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCCOMB_X39_Y28_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y28_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCCOMB_X36_Y28_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[6]~8 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[6]~8_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & (\EX_PC_Add|Branch_Dest_EX[5]~7  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & (!\EX_PC_Add|Branch_Dest_EX[5]~7  & VCC))
// \EX_PC_Add|Branch_Dest_EX[6]~9  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & !\EX_PC_Add|Branch_Dest_EX[5]~7 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[5]~7 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[6]~9 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~5_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[6]~8_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.datab(vcc),
	.datac(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~5 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[6]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: LCCOMB_X39_Y28_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(\IF_PC_Reg|PC_IF [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(\IF_PC_Reg|PC_IF [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(\IF_PC_Reg|PC_IF [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y28_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCFF_X39_Y28_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: LCFF_X39_Y28_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: LCFF_X39_Y28_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: LCCOMB_X36_Y28_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[7]~10 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[7]~10_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\EX_PC_Add|Branch_Dest_EX[6]~9  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 
// )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\EX_PC_Add|Branch_Dest_EX[6]~9 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[7]~11  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & !\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((!\EX_PC_Add|Branch_Dest_EX[6]~9 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[6]~9 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[7]~11 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[8]~12 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[8]~12_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & (\EX_PC_Add|Branch_Dest_EX[7]~11  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & (!\EX_PC_Add|Branch_Dest_EX[7]~11  & VCC))
// \EX_PC_Add|Branch_Dest_EX[8]~13  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & !\EX_PC_Add|Branch_Dest_EX[7]~11 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[7]~11 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[8]~13 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[9]~14 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[9]~14_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & (!\EX_PC_Add|Branch_Dest_EX[8]~13 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((\EX_PC_Add|Branch_Dest_EX[8]~13 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[9]~15  = CARRY((!\EX_PC_Add|Branch_Dest_EX[8]~13 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[8]~13 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[9]~15 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[10]~16 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[10]~16_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10] & (\EX_PC_Add|Branch_Dest_EX[9]~15  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10] & (!\EX_PC_Add|Branch_Dest_EX[9]~15  & VCC))
// \EX_PC_Add|Branch_Dest_EX[10]~17  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10] & !\EX_PC_Add|Branch_Dest_EX[9]~15 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[9]~15 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[10]~17 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[11]~18 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[11]~18_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & (!\EX_PC_Add|Branch_Dest_EX[10]~17 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & ((\EX_PC_Add|Branch_Dest_EX[10]~17 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[11]~19  = CARRY((!\EX_PC_Add|Branch_Dest_EX[10]~17 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[10]~17 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[11]~19 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[11]~10 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[11]~10_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[11]~18_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[11]~18_combout )))

	.dataa(vcc),
	.datab(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[11]~10 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[11]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X39_Y28_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[12]~11 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[12]~11_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[12]~20_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[12]~11 .lut_mask = 16'hAACC;
defparam \IF_PC_Mux|Next_PC_IF[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[12]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCCOMB_X39_Y28_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y28_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: LCFF_X39_Y28_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCCOMB_X36_Y28_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[12]~20 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[12]~20_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12] & (\EX_PC_Add|Branch_Dest_EX[11]~19  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12] & (!\EX_PC_Add|Branch_Dest_EX[11]~19  & VCC))
// \EX_PC_Add|Branch_Dest_EX[12]~21  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12] & !\EX_PC_Add|Branch_Dest_EX[11]~19 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[11]~19 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[12]~21 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[13]~22 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[13]~22_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (\EX_PC_Add|Branch_Dest_EX[12]~21  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & 
// (!\EX_PC_Add|Branch_Dest_EX[12]~21 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (!\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & ((\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[13]~23  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [11] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & !\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((!\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[12]~21 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[13]~23 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[14]~24 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[14]~24_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] $ (\IF_ID_Pipeline_Stage|Instruction_ID [12] $ (!\EX_PC_Add|Branch_Dest_EX[13]~23 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[14]~25  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] & ((\IF_ID_Pipeline_Stage|Instruction_ID [12]) # (!\EX_PC_Add|Branch_Dest_EX[13]~23 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [12] & !\EX_PC_Add|Branch_Dest_EX[13]~23 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[13]~23 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[14]~25 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[15]~26 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[15]~26_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (\EX_PC_Add|Branch_Dest_EX[14]~25  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[14]~25 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[15]~27  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & !\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((!\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[14]~25 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[15]~27 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[15]~14 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[15]~14_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[15]~26_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[15]~14 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[15]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCCOMB_X39_Y28_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(\IF_PC_Reg|PC_IF [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y28_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: LCCOMB_X36_Y28_N30
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[16]~28 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[16]~28_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] $ (\IF_ID_Pipeline_Stage|Instruction_ID [19] $ (!\EX_PC_Add|Branch_Dest_EX[15]~27 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[16]~29  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # (!\EX_PC_Add|Branch_Dest_EX[15]~27 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [19] & !\EX_PC_Add|Branch_Dest_EX[15]~27 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[15]~27 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[16]~29 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[16]~15 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[16]~15_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[16]~28_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.datab(vcc),
	.datac(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[16]~15 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[16]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCCOMB_X39_Y28_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y27_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCCOMB_X36_Y27_N0
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[17]~30 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[17]~30_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & (!\EX_PC_Add|Branch_Dest_EX[16]~29 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & ((\EX_PC_Add|Branch_Dest_EX[16]~29 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[17]~31  = CARRY((!\EX_PC_Add|Branch_Dest_EX[16]~29 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[16]~29 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[17]~31 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[17]~16 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[17]~16_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[17]~30_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.datab(vcc),
	.datac(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[17]~16 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[17]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[17]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[17]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[17]~16_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[17]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X39_Y27_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y27_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCCOMB_X36_Y27_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[18]~32 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[18]~32_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] & (\EX_PC_Add|Branch_Dest_EX[17]~31  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] & (!\EX_PC_Add|Branch_Dest_EX[17]~31  & VCC))
// \EX_PC_Add|Branch_Dest_EX[18]~33  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] & !\EX_PC_Add|Branch_Dest_EX[17]~31 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[17]~31 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[18]~33 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[18]~17 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[18]~17_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[18]~32_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.datab(vcc),
	.datac(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[18]~17 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[18]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCCOMB_X39_Y27_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(\IF_PC_Reg|PC_IF [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y27_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: LCFF_X39_Y27_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: LCCOMB_X36_Y27_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[19]~34 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[19]~34_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & (!\EX_PC_Add|Branch_Dest_EX[18]~33 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & ((\EX_PC_Add|Branch_Dest_EX[18]~33 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[19]~35  = CARRY((!\EX_PC_Add|Branch_Dest_EX[18]~33 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[18]~33 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[19]~35 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[20]~36 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[20]~36_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20] & (\EX_PC_Add|Branch_Dest_EX[19]~35  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20] & (!\EX_PC_Add|Branch_Dest_EX[19]~35  & VCC))
// \EX_PC_Add|Branch_Dest_EX[20]~37  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20] & !\EX_PC_Add|Branch_Dest_EX[19]~35 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[19]~35 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[20]~37 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N10
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[20]~19 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[20]~19_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[20]~36_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[20]~19 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[20]~feeder (
// Equation(s):
// \IF_PC_Reg|PC_IF[20]~feeder_combout  = \IF_PC_Mux|Next_PC_IF[20]~19_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Mux|Next_PC_IF[20]~19_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[20]~feeder .lut_mask = 16'hFF00;
defparam \IF_PC_Reg|PC_IF[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCCOMB_X39_Y27_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y27_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCCOMB_X36_Y27_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[21]~38 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[21]~38_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & (!\EX_PC_Add|Branch_Dest_EX[20]~37 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((\EX_PC_Add|Branch_Dest_EX[20]~37 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[21]~39  = CARRY((!\EX_PC_Add|Branch_Dest_EX[20]~37 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[20]~37 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[21]~39 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[21]~20 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[21]~20_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[21]~38_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[21]~38_combout )))

	.dataa(vcc),
	.datab(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[21]~20 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[21]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X39_Y27_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N28
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[22]~21 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[22]~21_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[22]~40_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[22]~40_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[22]~21 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[22]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCCOMB_X39_Y27_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(\IF_PC_Reg|PC_IF [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[24]~23 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[24]~23_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[24]~44_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[24]~44_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[24]~23 .lut_mask = 16'hAACC;
defparam \IF_PC_Mux|Next_PC_IF[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[24]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCCOMB_X39_Y27_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X39_Y27_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCFF_X39_Y27_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCFF_X39_Y27_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: LCFF_X39_Y27_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: LCCOMB_X36_Y27_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[22]~40 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[22]~40_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & (\EX_PC_Add|Branch_Dest_EX[21]~39  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & (!\EX_PC_Add|Branch_Dest_EX[21]~39  & VCC))
// \EX_PC_Add|Branch_Dest_EX[22]~41  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] & !\EX_PC_Add|Branch_Dest_EX[21]~39 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[21]~39 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[22]~41 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[23]~42 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[23]~42_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & (!\EX_PC_Add|Branch_Dest_EX[22]~41 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((\EX_PC_Add|Branch_Dest_EX[22]~41 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[23]~43  = CARRY((!\EX_PC_Add|Branch_Dest_EX[22]~41 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[22]~41 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[23]~43 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[24]~44 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[24]~44_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & (\EX_PC_Add|Branch_Dest_EX[23]~43  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & (!\EX_PC_Add|Branch_Dest_EX[23]~43  & VCC))
// \EX_PC_Add|Branch_Dest_EX[24]~45  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & !\EX_PC_Add|Branch_Dest_EX[23]~43 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[23]~43 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[24]~45 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[25]~46 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[25]~46_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & (!\EX_PC_Add|Branch_Dest_EX[24]~45 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((\EX_PC_Add|Branch_Dest_EX[24]~45 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[25]~47  = CARRY((!\EX_PC_Add|Branch_Dest_EX[24]~45 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[24]~45 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[25]~47 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[25]~24 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[25]~24_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[25]~46_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[25]~24 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[25]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: LCCOMB_X39_Y27_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(\IF_PC_Reg|PC_IF [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(\IF_PC_Reg|PC_IF [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(\IF_PC_Reg|PC_IF [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N6
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[29]~28 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[29]~28_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[29]~54_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[29]~28 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[29]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X39_Y27_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(\IF_PC_Reg|PC_IF [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[31]~30 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[31]~30_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[31]~58_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[31]~58_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[31]~30 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[31]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCFF_X39_Y27_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: LCFF_X39_Y27_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: LCFF_X39_Y27_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: LCCOMB_X36_Y27_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[26]~48 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[26]~48_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26] & (\EX_PC_Add|Branch_Dest_EX[25]~47  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26] & (!\EX_PC_Add|Branch_Dest_EX[25]~47  & VCC))
// \EX_PC_Add|Branch_Dest_EX[26]~49  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26] & !\EX_PC_Add|Branch_Dest_EX[25]~47 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[25]~47 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[26]~49 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[27]~50 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[27]~50_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & (!\EX_PC_Add|Branch_Dest_EX[26]~49 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((\EX_PC_Add|Branch_Dest_EX[26]~49 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[27]~51  = CARRY((!\EX_PC_Add|Branch_Dest_EX[26]~49 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[26]~49 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[27]~51 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .lut_mask = 16'h3C3F;
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[28]~52 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[28]~52_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & (\EX_PC_Add|Branch_Dest_EX[27]~51  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & (!\EX_PC_Add|Branch_Dest_EX[27]~51  & VCC))
// \EX_PC_Add|Branch_Dest_EX[28]~53  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & !\EX_PC_Add|Branch_Dest_EX[27]~51 ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[27]~51 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[28]~53 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .lut_mask = 16'hC30C;
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[29]~54 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[29]~54_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & (!\EX_PC_Add|Branch_Dest_EX[28]~53 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((\EX_PC_Add|Branch_Dest_EX[28]~53 ) # (GND)))
// \EX_PC_Add|Branch_Dest_EX[29]~55  = CARRY((!\EX_PC_Add|Branch_Dest_EX[28]~53 ) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[28]~53 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[29]~55 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .lut_mask = 16'h5A5F;
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[30]~56 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[30]~56_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] & (\EX_PC_Add|Branch_Dest_EX[29]~55  $ (GND))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] & (!\EX_PC_Add|Branch_Dest_EX[29]~55  & VCC))
// \EX_PC_Add|Branch_Dest_EX[30]~57  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] & !\EX_PC_Add|Branch_Dest_EX[29]~55 ))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[29]~55 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[30]~57 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .lut_mask = 16'hA50A;
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[30]~29 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[30]~29_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[30]~56_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[30]~29 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[30]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X43_Y28_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~7_combout  = (!\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Reg|PC_IF [31] & !\IF_PC_Reg|PC_IF [30]))

	.dataa(\IF_PC_Reg|PC_IF [29]),
	.datab(\IF_PC_Reg|PC_IF [31]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [30]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~7 .lut_mask = 16'h0011;
defparam \IF_Instruction_Memory|Instruction_IF[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[26]~25 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[26]~25_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[26]~48_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[26]~25 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[26]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X43_Y27_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[28]~27 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[28]~27_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[28]~52_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[28]~27 .lut_mask = 16'hAACC;
defparam \IF_PC_Mux|Next_PC_IF[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[28]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X43_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~6_combout  = (!\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Reg|PC_IF [26] & !\IF_PC_Reg|PC_IF [28])))

	.dataa(\IF_PC_Reg|PC_IF [27]),
	.datab(\IF_PC_Reg|PC_IF [25]),
	.datac(\IF_PC_Reg|PC_IF [26]),
	.datad(\IF_PC_Reg|PC_IF [28]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[14]~13 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[14]~13_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[14]~24_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[14]~13 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[14]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X38_Y28_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~2_combout  = (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Reg|PC_IF [14] & !\IF_PC_Reg|PC_IF [15])))

	.dataa(\IF_PC_Reg|PC_IF [16]),
	.datab(\IF_PC_Reg|PC_IF [13]),
	.datac(\IF_PC_Reg|PC_IF [14]),
	.datad(\IF_PC_Reg|PC_IF [15]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~2 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~6 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~6_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[7]~10_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[7]~10_combout )))

	.dataa(vcc),
	.datab(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~6 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: LCCOMB_X38_Y28_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~0_combout  = (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_PC_Reg|PC_IF [8]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~0 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[19]~18 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[19]~18_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[19]~34_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[19]~34_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[19]~18 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[19]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCCOMB_X40_Y27_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~3_combout  = (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Reg|PC_IF [20] & !\IF_PC_Reg|PC_IF [19])))

	.dataa(\IF_PC_Reg|PC_IF [18]),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(\IF_PC_Reg|PC_IF [20]),
	.datad(\IF_PC_Reg|PC_IF [19]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~3 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~4_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~1_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~2_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~0_combout  & 
// \IF_Instruction_Memory|Instruction_IF[0]~3_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~1_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~2_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~0_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~3_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~4 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~8_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~5_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~6_combout  & 
// \IF_Instruction_Memory|Instruction_IF[0]~4_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~5_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~6_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~4_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~8 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]));

// Location: LCFF_X50_Y27_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [11]));

// Location: LCFF_X51_Y27_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [22]));

// Location: LCFF_X51_Y27_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]));

// Location: LCFF_X50_Y27_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [12]));

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~3_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~3 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ForwardA_EX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N22
cycloneii_lcell_comb \ID_Control|RegWrite_ID~0 (
// Equation(s):
// \ID_Control|RegWrite_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23]) # (!\EX_Forward_Unit|ID_Control_NOP~1_combout )

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~0 .lut_mask = 16'hCCFF;
defparam \ID_Control|RegWrite_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|RegWrite_EX~0 (
// Equation(s):
// \ID_EX_Pipeline_Stage|RegWrite_EX~0_combout  = !\ID_Control|RegWrite_ID~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|RegWrite_ID~0_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|RegWrite_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|RegWrite_EX~0 .lut_mask = 16'h00FF;
defparam \ID_EX_Pipeline_Stage|RegWrite_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|RegWrite_EX~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCFF_X50_Y27_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]));

// Location: LCFF_X50_Y27_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [17]));

// Location: LCFF_X51_Y27_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [21]));

// Location: LCFF_X49_Y26_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]));

// Location: LCFF_X50_Y27_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [16]));

// Location: LCCOMB_X51_Y27_N20
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\ID_EX_Pipeline_Stage|Instruction_EX [21] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [16])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\ID_EX_Pipeline_Stage|Instruction_EX [21] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [16]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~1 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ForwardA_EX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]));

// Location: LCFF_X50_Y27_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [18]));

// Location: LCCOMB_X50_Y27_N22
cycloneii_lcell_comb \EX_Forward_Unit|Equal2~0 (
// Equation(s):
// \EX_Forward_Unit|Equal2~0_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & !\MEM_WB_Pipeline_Stage|Instruction_WB [17])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal2~0 .lut_mask = 16'h0001;
defparam \EX_Forward_Unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N24
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (\EX_Forward_Unit|ForwardA_EX[0]~1_combout  & !\EX_Forward_Unit|Equal2~0_combout )))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~1_combout ),
	.datad(\EX_Forward_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~2 .lut_mask = 16'h0080;
defparam \EX_Forward_Unit|ForwardA_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [23]));

// Location: LCCOMB_X50_Y27_N14
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~0_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~0 .lut_mask = 16'h4411;
defparam \EX_Forward_Unit|ForwardA_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N26
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[0]~5 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[0]~5_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~0_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~2_combout ) # ((\EX_Forward_Unit|ForwardA_EX[0]~4_combout  & \EX_Forward_Unit|ForwardA_EX[0]~3_combout ))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~4_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~3_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~2_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[0]~5 .lut_mask = 16'hF800;
defparam \EX_Forward_Unit|ForwardA_EX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N12
cycloneii_lcell_comb \EX_Forward_Unit|Equal3~0 (
// Equation(s):
// \EX_Forward_Unit|Equal3~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [22])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [22]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal3~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]));

// Location: LCCOMB_X51_Y27_N0
cycloneii_lcell_comb \EX_Forward_Unit|Equal0~0 (
// Equation(s):
// \EX_Forward_Unit|Equal0~0_combout  = (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & !\EX_MEM_Pipeline_Stage|Instruction_MEM [18])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_Forward_Unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ));

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \EX_Forward_Unit|ForwardA_EX[1]~6 (
// Equation(s):
// \EX_Forward_Unit|ForwardA_EX[1]~6_combout  = (\EX_Forward_Unit|Equal3~1_combout  & (\EX_Forward_Unit|Equal3~0_combout  & (!\EX_Forward_Unit|Equal0~0_combout  & \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout )))

	.dataa(\EX_Forward_Unit|Equal3~1_combout ),
	.datab(\EX_Forward_Unit|Equal3~0_combout ),
	.datac(\EX_Forward_Unit|Equal0~0_combout ),
	.datad(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardA_EX[1]~6 .lut_mask = 16'h0800;
defparam \EX_Forward_Unit|ForwardA_EX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneii_lcell_comb \EX_Forward_A|Mux3~0 (
// Equation(s):
// \EX_Forward_A|Mux3~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~0 .lut_mask = 16'hFC30;
defparam \EX_Forward_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N18
cycloneii_lcell_comb \EX_Forward_A|Mux3~1 (
// Equation(s):
// \EX_Forward_A|Mux3~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & ((\EX_Forward_A|Mux3~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & 
// (\EX_Forward_A|Mux3~0_combout  & (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~6_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\EX_Forward_A|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCFF_X50_Y28_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]));

// Location: LCCOMB_X51_Y32_N8
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & !\IF_ID_Pipeline_Stage|Instruction_ID [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h00F0;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|Decoder0~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & !\EX_Forward_Unit|ID_Control_NOP~0_combout ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(\EX_Forward_Unit|ID_Control_NOP~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h0003;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \EX_ALU_Control|Mux0~0 (
// Equation(s):
// \EX_ALU_Control|Mux0~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & \ID_EX_Pipeline_Stage|ALUOp_EX [1]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~0 .lut_mask = 16'h0C00;
defparam \EX_ALU_Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~0_combout  = (!\ID_EX_Pipeline_Stage|Instruction_EX [23] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & \EX_ALU_Control|Mux0~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .lut_mask = 16'h0400;
defparam \EX_ALU_Control|ALU_Control_EX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N16
cycloneii_lcell_comb \EX_ALU_Control|Mux0~1 (
// Equation(s):
// \EX_ALU_Control|Mux0~1_combout  = (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & \EX_ALU_Control|Mux0~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~1 .lut_mask = 16'h1000;
defparam \EX_ALU_Control|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \EX_ALU_Control|Mux0~2 (
// Equation(s):
// \EX_ALU_Control|Mux0~2_combout  = (\EX_ALU_Control|Mux0~1_combout ) # ((\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\EX_ALU_Control|Mux0~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~2 .lut_mask = 16'hF0FC;
defparam \EX_ALU_Control|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N4
cycloneii_lcell_comb \EX_ALU_Control|WideOr0~0 (
// Equation(s):
// \EX_ALU_Control|WideOr0~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr0~0 .lut_mask = 16'h040C;
defparam \EX_ALU_Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N2
cycloneii_lcell_comb \EX_ALU_Control|Mux1~0 (
// Equation(s):
// \EX_ALU_Control|Mux1~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [23]) # ((\ID_EX_Pipeline_Stage|ALUOp_EX [0]) # (!\EX_ALU_Control|WideOr0~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\EX_ALU_Control|WideOr0~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux1~0 .lut_mask = 16'hEF00;
defparam \EX_ALU_Control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneii_lcell_comb \EX_ALU|Mux22~1 (
// Equation(s):
// \EX_ALU|Mux22~1_combout  = (\EX_ALU_Control|Mux0~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & \EX_ALU_Control|Mux1~0_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(vcc),
	.datac(\EX_ALU_Control|Mux0~2_combout ),
	.datad(\EX_ALU_Control|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~1 .lut_mask = 16'hFAF0;
defparam \EX_ALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [26] & (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & \EX_Forward_Unit|ID_Control_NOP~1_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h2200;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|ALUSrc_ID~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: LCCOMB_X47_Y29_N6
cycloneii_lcell_comb \ID_Registers|Equal1~0 (
// Equation(s):
// \ID_Registers|Equal1~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & !\IF_ID_Pipeline_Stage|Instruction_ID [17])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~0 .lut_mask = 16'h0001;
defparam \ID_Registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [19]));

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[1]~1 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [12])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [17])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .lut_mask = 16'hF3C0;
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]));

// Location: LCFF_X48_Y27_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]));

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [11]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [16]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .lut_mask = 16'hFC30;
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y25_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]));

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]));

// Location: LCCOMB_X44_Y25_N26
cycloneii_lcell_comb \ID_Registers|Decoder0~9 (
// Equation(s):
// \ID_Registers|Decoder0~9_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & \MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~9 .lut_mask = 16'h0100;
defparam \ID_Registers|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N1
cycloneii_lcell_ff \ID_Registers|Register_File[1][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][27]~regout ));

// Location: LCCOMB_X43_Y25_N12
cycloneii_lcell_comb \ID_Registers|Decoder0~10 (
// Equation(s):
// \ID_Registers|Decoder0~10_combout  = (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & !\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~10 .lut_mask = 16'h0001;
defparam \ID_Registers|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File[0][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][27]~regout ));

// Location: LCCOMB_X40_Y28_N6
cycloneii_lcell_comb \ID_Registers|Register_File~302 (
// Equation(s):
// \ID_Registers|Register_File~302_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[1][27]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[0][27]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[1][27]~regout ),
	.datac(\ID_Registers|Register_File[0][27]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~302_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~302 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
cycloneii_lcell_comb \ID_Registers|Register_File~303 (
// Equation(s):
// \ID_Registers|Register_File~303_combout  = (\ID_Registers|Register_File~302_combout  & (((\ID_Registers|Register_File[9][27]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~302_combout  & 
// (\ID_Registers|Register_File[8][27]~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[8][27]~regout ),
	.datab(\ID_Registers|Register_File~302_combout ),
	.datac(\ID_Registers|Register_File[9][27]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~303_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~303 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Register_File~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cycloneii_lcell_comb \ID_Registers|Register_File[11][27]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][27]~feeder_combout  = \ID_Registers|Register_File~308_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~308_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][27]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \ID_Registers|Decoder0~13 (
// Equation(s):
// \ID_Registers|Decoder0~13_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & \MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~13 .lut_mask = 16'h2000;
defparam \ID_Registers|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N13
cycloneii_lcell_ff \ID_Registers|Register_File[11][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][27]~regout ));

// Location: LCCOMB_X44_Y25_N16
cycloneii_lcell_comb \ID_Registers|Decoder0~6 (
// Equation(s):
// \ID_Registers|Decoder0~6_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~6 .lut_mask = 16'h0010;
defparam \ID_Registers|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File[2][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][27]~regout ));

// Location: LCCOMB_X40_Y28_N30
cycloneii_lcell_comb \ID_Registers|Decoder0~4 (
// Equation(s):
// \ID_Registers|Decoder0~4_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & \MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~4 .lut_mask = 16'h1000;
defparam \ID_Registers|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File[3][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][27]~regout ));

// Location: LCCOMB_X40_Y28_N4
cycloneii_lcell_comb \ID_Registers|Register_File~300 (
// Equation(s):
// \ID_Registers|Register_File~300_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[3][27]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[2][27]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[2][27]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[3][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~300_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~300 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Register_File~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N24
cycloneii_lcell_comb \ID_Registers|Decoder0~14 (
// Equation(s):
// \ID_Registers|Decoder0~14_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~14 .lut_mask = 16'h0020;
defparam \ID_Registers|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N29
cycloneii_lcell_ff \ID_Registers|Register_File[10][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][27]~regout ));

// Location: LCCOMB_X40_Y28_N18
cycloneii_lcell_comb \ID_Registers|Register_File~301 (
// Equation(s):
// \ID_Registers|Register_File~301_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~300_combout  & (\ID_Registers|Register_File[11][27]~regout )) # (!\ID_Registers|Register_File~300_combout  & 
// ((\ID_Registers|Register_File[10][27]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~300_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[11][27]~regout ),
	.datac(\ID_Registers|Register_File~300_combout ),
	.datad(\ID_Registers|Register_File[10][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~301_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~301 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
cycloneii_lcell_comb \ID_Registers|Register_File~304 (
// Equation(s):
// \ID_Registers|Register_File~304_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File~301_combout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File~303_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~303_combout ),
	.datac(\ID_Registers|Register_File~301_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~304_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~304 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N26
cycloneii_lcell_comb \ID_Registers|Register_File[15][27]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][27]~feeder_combout  = \ID_Registers|Register_File~308_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~308_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][27]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N16
cycloneii_lcell_comb \ID_Registers|Decoder0~15 (
// Equation(s):
// \ID_Registers|Decoder0~15_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & \MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~15 .lut_mask = 16'h8000;
defparam \ID_Registers|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N27
cycloneii_lcell_ff \ID_Registers|Register_File[15][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][27]~regout ));

// Location: LCCOMB_X47_Y26_N26
cycloneii_lcell_comb \ID_Registers|Decoder0~12 (
// Equation(s):
// \ID_Registers|Decoder0~12_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & \MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~12 .lut_mask = 16'h2000;
defparam \ID_Registers|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N5
cycloneii_lcell_ff \ID_Registers|Register_File[14][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][27]~regout ));

// Location: LCCOMB_X45_Y26_N20
cycloneii_lcell_comb \ID_Registers|Decoder0~5 (
// Equation(s):
// \ID_Registers|Decoder0~5_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & \MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~5 .lut_mask = 16'h0200;
defparam \ID_Registers|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N23
cycloneii_lcell_ff \ID_Registers|Register_File[6][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][27]~regout ));

// Location: LCCOMB_X40_Y30_N4
cycloneii_lcell_comb \ID_Registers|Decoder0~7 (
// Equation(s):
// \ID_Registers|Decoder0~7_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & \MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~7 .lut_mask = 16'h0800;
defparam \ID_Registers|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N11
cycloneii_lcell_ff \ID_Registers|Register_File[7][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][27]~regout ));

// Location: LCCOMB_X44_Y33_N22
cycloneii_lcell_comb \ID_Registers|Register_File~305 (
// Equation(s):
// \ID_Registers|Register_File~305_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[7][27]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[6][27]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[6][27]~regout ),
	.datad(\ID_Registers|Register_File[7][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~305_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~305 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneii_lcell_comb \ID_Registers|Register_File~306 (
// Equation(s):
// \ID_Registers|Register_File~306_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~305_combout  & (\ID_Registers|Register_File[15][27]~regout )) # (!\ID_Registers|Register_File~305_combout  & 
// ((\ID_Registers|Register_File[14][27]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~305_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[15][27]~regout ),
	.datac(\ID_Registers|Register_File[14][27]~regout ),
	.datad(\ID_Registers|Register_File~305_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~306_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~306 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N22
cycloneii_lcell_comb \ID_Registers|Decoder0~0 (
// Equation(s):
// \ID_Registers|Decoder0~0_combout  = (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & \MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~0 .lut_mask = 16'h1000;
defparam \ID_Registers|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N3
cycloneii_lcell_ff \ID_Registers|Register_File[12][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][27]~regout ));

// Location: LCCOMB_X40_Y29_N8
cycloneii_lcell_comb \ID_Registers|Decoder0~8 (
// Equation(s):
// \ID_Registers|Decoder0~8_combout  = (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~8 .lut_mask = 16'h0004;
defparam \ID_Registers|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N25
cycloneii_lcell_ff \ID_Registers|Register_File[4][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][27]~regout ));

// Location: LCCOMB_X45_Y27_N10
cycloneii_lcell_comb \ID_Registers|Decoder0~11 (
// Equation(s):
// \ID_Registers|Decoder0~11_combout  = (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & \MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~11 .lut_mask = 16'h0400;
defparam \ID_Registers|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N25
cycloneii_lcell_ff \ID_Registers|Register_File[5][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][27]~regout ));

// Location: LCCOMB_X43_Y30_N22
cycloneii_lcell_comb \ID_Registers|Register_File~298 (
// Equation(s):
// \ID_Registers|Register_File~298_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File[5][27]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[4][27]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[4][27]~regout ),
	.datad(\ID_Registers|Register_File[5][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~298_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~298 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N20
cycloneii_lcell_comb \ID_Registers|Decoder0~3 (
// Equation(s):
// \ID_Registers|Decoder0~3_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~3 .lut_mask = 16'h0080;
defparam \ID_Registers|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[13][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][27]~regout ));

// Location: LCCOMB_X41_Y33_N6
cycloneii_lcell_comb \ID_Registers|Register_File~299 (
// Equation(s):
// \ID_Registers|Register_File~299_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~298_combout  & ((\ID_Registers|Register_File[13][27]~regout ))) # (!\ID_Registers|Register_File~298_combout  & 
// (\ID_Registers|Register_File[12][27]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~298_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[12][27]~regout ),
	.datac(\ID_Registers|Register_File~298_combout ),
	.datad(\ID_Registers|Register_File[13][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~299_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~299 .lut_mask = 16'hF858;
defparam \ID_Registers|Register_File~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cycloneii_lcell_comb \ID_Registers|Register_File~307 (
// Equation(s):
// \ID_Registers|Register_File~307_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~304_combout  & (\ID_Registers|Register_File~306_combout )) # (!\ID_Registers|Register_File~304_combout  & 
// ((\ID_Registers|Register_File~299_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~304_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~304_combout ),
	.datac(\ID_Registers|Register_File~306_combout ),
	.datad(\ID_Registers|Register_File~299_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~307_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~307 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Register_File~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cycloneii_lcell_comb \ID_Registers|Register_File~308 (
// Equation(s):
// \ID_Registers|Register_File~308_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~307_combout ))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~307_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~308_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~308 .lut_mask = 16'hFA50;
defparam \ID_Registers|Register_File~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N14
cycloneii_lcell_comb \ID_Registers|Decoder0~1 (
// Equation(s):
// \ID_Registers|Decoder0~1_combout  = (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & \MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~1 .lut_mask = 16'h1000;
defparam \ID_Registers|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N3
cycloneii_lcell_ff \ID_Registers|Register_File[9][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][27]~regout ));

// Location: LCCOMB_X41_Y28_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~297 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~297_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Register_File[3][27]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[1][27]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[3][27]~regout ),
	.datad(\ID_Registers|Register_File[1][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~297_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~297 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[27]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~298 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~298_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[27]~297_combout  & ((\ID_Registers|Register_File[11][27]~regout ))) # (!\ID_Registers|Read_Data_2_ID[27]~297_combout  & 
// (\ID_Registers|Register_File[9][27]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[27]~297_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[9][27]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[27]~297_combout ),
	.datad(\ID_Registers|Register_File[11][27]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~298_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~298 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_2_ID[27]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~304 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~304_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[7][27]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[5][27]~regout ))))

	.dataa(\ID_Registers|Register_File[5][27]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[7][27]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~304_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~304 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_2_ID[27]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~305 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~305_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[27]~304_combout  & (\ID_Registers|Register_File[15][27]~regout )) # (!\ID_Registers|Read_Data_2_ID[27]~304_combout  & 
// ((\ID_Registers|Register_File[13][27]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[27]~304_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[15][27]~regout ),
	.datac(\ID_Registers|Register_File[13][27]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~304_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~305_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~305 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[27]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneii_lcell_comb \ID_Registers|Decoder0~2 (
// Equation(s):
// \ID_Registers|Decoder0~2_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Decoder0~2 .lut_mask = 16'h0002;
defparam \ID_Registers|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N23
cycloneii_lcell_ff \ID_Registers|Register_File[8][27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~308_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][27]~regout ));

// Location: LCCOMB_X40_Y28_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~301 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~301_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[2][27]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[0][27]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[0][27]~regout ),
	.datab(\ID_Registers|Register_File[2][27]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~301_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~301 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[27]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~302 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~302_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[27]~301_combout  & ((\ID_Registers|Register_File[10][27]~regout ))) # (!\ID_Registers|Read_Data_2_ID[27]~301_combout  & 
// (\ID_Registers|Register_File[8][27]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[27]~301_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[8][27]~regout ),
	.datac(\ID_Registers|Register_File[10][27]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~301_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~302_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~302 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[27]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~299 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~299_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[6][27]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[4][27]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[6][27]~regout ),
	.datac(\ID_Registers|Register_File[4][27]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~299_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~299 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[27]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~300 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~300_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[27]~299_combout  & (\ID_Registers|Register_File[14][27]~regout )) # (!\ID_Registers|Read_Data_2_ID[27]~299_combout  & 
// ((\ID_Registers|Register_File[12][27]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[27]~299_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[14][27]~regout ),
	.datac(\ID_Registers|Register_File[12][27]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~299_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~300_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~300 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[27]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~303 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~303_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[27]~300_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Read_Data_2_ID[27]~302_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[27]~302_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~300_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~303_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~303 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[27]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~306 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~306_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[27]~303_combout  & ((\ID_Registers|Read_Data_2_ID[27]~305_combout ))) # (!\ID_Registers|Read_Data_2_ID[27]~303_combout  & 
// (\ID_Registers|Read_Data_2_ID[27]~298_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[27]~303_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Read_Data_2_ID[27]~298_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[27]~305_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~303_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~306_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~306 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[27]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~307 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~307_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[27]~306_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~306_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~307_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~307 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[27]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[27]~307_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCFF_X49_Y32_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]));

// Location: LCCOMB_X51_Y27_N4
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~0 (
// Equation(s):
// \EX_Forward_Unit|Equal6~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~0 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N28
cycloneii_lcell_comb \EX_Forward_Unit|Equal6~1 (
// Equation(s):
// \EX_Forward_Unit|Equal6~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal6~1 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N22
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[1]~6 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX[1]~6_combout  = (!\EX_Forward_Unit|Equal0~0_combout  & (\EX_Forward_Unit|Equal6~0_combout  & (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & \EX_Forward_Unit|Equal6~1_combout )))

	.dataa(\EX_Forward_Unit|Equal0~0_combout ),
	.datab(\EX_Forward_Unit|Equal6~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datad(\EX_Forward_Unit|Equal6~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[1]~6 .lut_mask = 16'h4000;
defparam \EX_Forward_Unit|ForwardB_EX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \EX_Forward_Unit|Equal7~0 (
// Equation(s):
// \EX_Forward_Unit|Equal7~0_combout  = \ID_EX_Pipeline_Stage|Instruction_EX [16] $ (\MEM_WB_Pipeline_Stage|Instruction_WB [11])

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal7~0 .lut_mask = 16'h5A5A;
defparam \EX_Forward_Unit|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N20
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~3_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~3 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardB_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~5 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~5_combout  = (!\EX_Forward_Unit|Equal7~0_combout  & (\EX_Forward_Unit|ForwardB_EX~3_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\EX_Forward_Unit|Equal7~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~5 .lut_mask = 16'h2100;
defparam \EX_Forward_Unit|ForwardB_EX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemRead_MEM (
	.clk(\Clk~combout ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ));

// Location: LCFF_X50_Y27_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|MemtoReg_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ));

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~4 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~4_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (!\EX_Forward_Unit|Equal2~0_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & \EX_Forward_Unit|ForwardB_EX~3_combout )))

	.dataa(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datab(\EX_Forward_Unit|Equal2~0_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|ForwardB_EX~3_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~4 .lut_mask = 16'h2000;
defparam \EX_Forward_Unit|ForwardB_EX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|RegWrite_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ));

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \EX_Forward_Unit|Data_Hazard_temp_2~0 (
// Equation(s):
// \EX_Forward_Unit|Data_Hazard_temp_2~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [12]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [11]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Data_Hazard_temp_2~0 .lut_mask = 16'hFFFE;
defparam \EX_Forward_Unit|Data_Hazard_temp_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N6
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX~1 (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX~1_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (\EX_Forward_Unit|Data_Hazard_temp_2~0_combout  & ((!\EX_Forward_Unit|Equal6~1_combout ) # (!\EX_Forward_Unit|Equal6~0_combout ))))

	.dataa(\EX_Forward_Unit|Equal6~0_combout ),
	.datab(\EX_Forward_Unit|Equal6~1_combout ),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\EX_Forward_Unit|Data_Hazard_temp_2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX~1 .lut_mask = 16'h7000;
defparam \EX_Forward_Unit|ForwardB_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \EX_Forward_Unit|ForwardB_EX[0] (
// Equation(s):
// \EX_Forward_Unit|ForwardB_EX [0] = (\EX_Forward_Unit|ForwardB_EX~2_combout  & ((\EX_Forward_Unit|ForwardB_EX~4_combout ) # ((\EX_Forward_Unit|ForwardB_EX~5_combout  & \EX_Forward_Unit|ForwardB_EX~1_combout )))) # (!\EX_Forward_Unit|ForwardB_EX~2_combout  
// & (\EX_Forward_Unit|ForwardB_EX~5_combout  & ((\EX_Forward_Unit|ForwardB_EX~1_combout ))))

	.dataa(\EX_Forward_Unit|ForwardB_EX~2_combout ),
	.datab(\EX_Forward_Unit|ForwardB_EX~5_combout ),
	.datac(\EX_Forward_Unit|ForwardB_EX~4_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardB_EX [0]),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardB_EX[0] .lut_mask = 16'hECA0;
defparam \EX_Forward_Unit|ForwardB_EX[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~0 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # ((\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & !\EX_Forward_Unit|ForwardB_EX [0]))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~0 .lut_mask = 16'hAAEE;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\EX_MEM_Pipeline_Stage|MemRead_MEM~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .clock_type = "global clock";
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[0] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [0] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~11_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [0])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [0]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[0] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]));

// Location: LCCOMB_X51_Y26_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[0]~0 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [0]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~1 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardB_EX [0])))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_Forward_Unit|ForwardB_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~1 .lut_mask = 16'h030C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~2 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~3 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = (\EX_ALU_Control|Mux1~0_combout  & (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux31~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout )))) # (!\EX_ALU_Control|Mux1~0_combout  & 
// (((\EX_Forward_A|Mux31~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout )) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout )))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'hE833;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
cycloneii_lcell_comb \EX_Forward_A|Mux31~0 (
// Equation(s):
// \EX_Forward_A|Mux31~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N16
cycloneii_lcell_comb \EX_Forward_A|Mux31~1 (
// Equation(s):
// \EX_Forward_A|Mux31~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & ((\EX_Forward_A|Mux31~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & 
// (\EX_Forward_A|Mux31~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N0
cycloneii_lcell_comb \EX_ALU|Add1~0 (
// Equation(s):
// \EX_ALU|Add1~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  $ (VCC))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & ((\EX_Forward_A|Mux31~1_combout ) # (GND)))
// \EX_ALU|Add1~1  = CARRY((\EX_Forward_A|Mux31~1_combout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add1~0_combout ),
	.cout(\EX_ALU|Add1~1 ));
// synopsys translate_off
defparam \EX_ALU|Add1~0 .lut_mask = 16'h66DD;
defparam \EX_ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \EX_ALU|Add0~0 (
// Equation(s):
// \EX_ALU|Add0~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  $ (VCC))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  & VCC))
// \EX_ALU|Add0~1  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & \EX_Forward_A|Mux31~1_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add0~0_combout ),
	.cout(\EX_ALU|Add0~1 ));
// synopsys translate_off
defparam \EX_ALU|Add0~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (\EX_ALU_Control|Mux0~2_combout  & (\EX_ALU|Add1~0_combout )) # (!\EX_ALU_Control|Mux0~2_combout  & ((\EX_ALU|Add0~0_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux0~2_combout ),
	.datac(\EX_ALU|Add1~0_combout ),
	.datad(\EX_ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \EX_ALU|Mux31~3 (
// Equation(s):
// \EX_ALU|Mux31~3_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (\EX_ALU|Mux31~2_combout  & (\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux31~1_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU|Mux31~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~3 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]));

// Location: LCCOMB_X49_Y27_N18
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3 .lut_mask = 16'h8421;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~0 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~1 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~1_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [11])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [11]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~1 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~2 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~2_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & \EX_Forward_Unit|ID_Register_Write_to_Read[1]~1_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~2 .lut_mask = 16'h0A00;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  = (\EX_Forward_Unit|ID_Register_Write_to_Read[1]~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~2_combout ) # ((\EX_Forward_Unit|ForwardB_EX~0_combout  & 
// \EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ))))

	.dataa(\EX_Forward_Unit|ForwardB_EX~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~3_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4 .lut_mask = 16'hF080;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N26
cycloneii_lcell_comb \EX_Forward_Unit|Equal2~1 (
// Equation(s):
// \EX_Forward_Unit|Equal2~1_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & !\MEM_WB_Pipeline_Stage|Instruction_WB [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|Equal2~1 .lut_mask = 16'h000F;
defparam \EX_Forward_Unit|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneii_lcell_comb \ID_Registers|Register_File~10 (
// Equation(s):
// \ID_Registers|Register_File~10_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (!\EX_Forward_Unit|Equal2~1_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\EX_Forward_Unit|Equal2~1_combout ),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~10 .lut_mask = 16'hF0B0;
defparam \ID_Registers|Register_File~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N31
cycloneii_lcell_ff \ID_Registers|Register_File[2][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][31]~regout ));

// Location: LCFF_X45_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File[0][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][31]~regout ));

// Location: LCCOMB_X45_Y29_N0
cycloneii_lcell_comb \ID_Registers|Register_File~346 (
// Equation(s):
// \ID_Registers|Register_File~346_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[2][31]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[0][31]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[2][31]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[0][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~346_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~346 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Register_File~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N25
cycloneii_lcell_ff \ID_Registers|Register_File[3][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][31]~regout ));

// Location: LCCOMB_X45_Y29_N2
cycloneii_lcell_comb \ID_Registers|Register_File~347 (
// Equation(s):
// \ID_Registers|Register_File~347_combout  = (\ID_Registers|Register_File~346_combout  & (((\ID_Registers|Register_File[3][31]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~346_combout  & 
// (\ID_Registers|Register_File[1][31]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[1][31]~regout ),
	.datab(\ID_Registers|Register_File~346_combout ),
	.datac(\ID_Registers|Register_File[3][31]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~347_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~347 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Register_File~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N20
cycloneii_lcell_comb \ID_Registers|Register_File~348 (
// Equation(s):
// \ID_Registers|Register_File~348_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File~345_combout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~347_combout )))))

	.dataa(\ID_Registers|Register_File~345_combout ),
	.datab(\ID_Registers|Register_File~347_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~348_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~348 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Register_File~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N25
cycloneii_lcell_ff \ID_Registers|Register_File[15][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][31]~regout ));

// Location: LCFF_X47_Y32_N7
cycloneii_lcell_ff \ID_Registers|Register_File[12][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][31]~regout ));

// Location: LCFF_X47_Y32_N13
cycloneii_lcell_ff \ID_Registers|Register_File[13][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][31]~regout ));

// Location: LCCOMB_X47_Y32_N6
cycloneii_lcell_comb \ID_Registers|Register_File~349 (
// Equation(s):
// \ID_Registers|Register_File~349_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\ID_Registers|Register_File[13][31]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[12][31]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[12][31]~regout ),
	.datad(\ID_Registers|Register_File[13][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~349_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~349 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N2
cycloneii_lcell_comb \ID_Registers|Register_File~350 (
// Equation(s):
// \ID_Registers|Register_File~350_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~349_combout  & ((\ID_Registers|Register_File[15][31]~regout ))) # (!\ID_Registers|Register_File~349_combout  & 
// (\ID_Registers|Register_File[14][31]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~349_combout ))))

	.dataa(\ID_Registers|Register_File[14][31]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[15][31]~regout ),
	.datad(\ID_Registers|Register_File~349_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~350_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~350 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneii_lcell_comb \ID_Registers|Register_File~351 (
// Equation(s):
// \ID_Registers|Register_File~351_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~348_combout  & ((\ID_Registers|Register_File~350_combout ))) # (!\ID_Registers|Register_File~348_combout  & 
// (\ID_Registers|Register_File~343_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~348_combout ))))

	.dataa(\ID_Registers|Register_File~343_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File~348_combout ),
	.datad(\ID_Registers|Register_File~350_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~351_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~351 .lut_mask = 16'hF838;
defparam \ID_Registers|Register_File~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneii_lcell_comb \ID_Registers|Register_File~352 (
// Equation(s):
// \ID_Registers|Register_File~352_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~351_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~351_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~352_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~352 .lut_mask = 16'hBB88;
defparam \ID_Registers|Register_File~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N19
cycloneii_lcell_ff \ID_Registers|Register_File[11][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][31]~regout ));

// Location: LCFF_X43_Y34_N25
cycloneii_lcell_ff \ID_Registers|Register_File[9][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][31]~regout ));

// Location: LCCOMB_X43_Y32_N2
cycloneii_lcell_comb \ID_Registers|Register_File[8][31]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][31]~feeder_combout  = \ID_Registers|Register_File~352_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~352_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][31]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N3
cycloneii_lcell_ff \ID_Registers|Register_File[8][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][31]~regout ));

// Location: LCCOMB_X43_Y32_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~341 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~341_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[9][31]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[8][31]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[9][31]~regout ),
	.datad(\ID_Registers|Register_File[8][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~341_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~341 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[31]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~342 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~342_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[31]~341_combout  & ((\ID_Registers|Register_File[11][31]~regout ))) # (!\ID_Registers|Read_Data_2_ID[31]~341_combout  & 
// (\ID_Registers|Register_File[10][31]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[31]~341_combout ))))

	.dataa(\ID_Registers|Register_File[10][31]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[11][31]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~341_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~342_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~342 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[31]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N1
cycloneii_lcell_ff \ID_Registers|Register_File[1][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][31]~regout ));

// Location: LCCOMB_X45_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~345 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~345_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [16])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[1][31]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[0][31]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[1][31]~regout ),
	.datad(\ID_Registers|Register_File[0][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~345_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~345 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[31]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~346 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~346_combout  = (\ID_Registers|Read_Data_2_ID[31]~345_combout  & ((\ID_Registers|Register_File[3][31]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[31]~345_combout  & 
// (((\ID_Registers|Register_File[2][31]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[3][31]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[31]~345_combout ),
	.datac(\ID_Registers|Register_File[2][31]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~346_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~346 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Read_Data_2_ID[31]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~347 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~347_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Read_Data_2_ID[31]~344_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[31]~346_combout )))))

	.dataa(\ID_Registers|Read_Data_2_ID[31]~344_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Read_Data_2_ID[31]~346_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~347_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~347 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Read_Data_2_ID[31]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~350 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~350_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[31]~347_combout  & (\ID_Registers|Read_Data_2_ID[31]~349_combout )) # (!\ID_Registers|Read_Data_2_ID[31]~347_combout  & 
// ((\ID_Registers|Read_Data_2_ID[31]~342_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[31]~347_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[31]~349_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[31]~342_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~347_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~350_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~350 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[31]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~351 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~351_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[31]~350_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~350_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~351_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~351 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[31]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[31]~351_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCFF_X49_Y30_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]));

// Location: LCFF_X49_Y30_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]));

// Location: LCFF_X51_Y26_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]));

// Location: LCCOMB_X51_Y26_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]));

// Location: LCCOMB_X42_Y32_N6
cycloneii_lcell_comb \ID_Registers|Register_File~22 (
// Equation(s):
// \ID_Registers|Register_File~22_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~21_combout ))

	.dataa(\ID_Registers|Register_File~21_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~22 .lut_mask = 16'hEE22;
defparam \ID_Registers|Register_File~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N18
cycloneii_lcell_comb \ID_Registers|Register_File[9][1]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][1]~feeder_combout  = \ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][1]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File[9][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][1]~regout ));

// Location: LCFF_X51_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File[11][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][1]~regout ));

// Location: LCCOMB_X51_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~12_combout  = (\ID_Registers|Read_Data_2_ID[1]~11_combout  & (((\ID_Registers|Register_File[11][1]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\ID_Registers|Read_Data_2_ID[1]~11_combout  & 
// (\ID_Registers|Register_File[9][1]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Read_Data_2_ID[1]~11_combout ),
	.datab(\ID_Registers|Register_File[9][1]~regout ),
	.datac(\ID_Registers|Register_File[11][1]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~12 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N7
cycloneii_lcell_ff \ID_Registers|Register_File[10][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][1]~regout ));

// Location: LCFF_X42_Y32_N21
cycloneii_lcell_ff \ID_Registers|Register_File[8][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][1]~regout ));

// Location: LCFF_X43_Y26_N9
cycloneii_lcell_ff \ID_Registers|Register_File[0][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][1]~regout ));

// Location: LCCOMB_X40_Y26_N0
cycloneii_lcell_comb \ID_Registers|Register_File[2][1]~364 (
// Equation(s):
// \ID_Registers|Register_File[2][1]~364_combout  = !\ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][1]~364_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][1]~364 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[2][1]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File[2][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][1]~364_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][1]~regout ));

// Location: LCCOMB_X43_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~15_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((!\ID_Registers|Register_File[2][1]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[0][1]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[0][1]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Register_File[2][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~15 .lut_mask = 16'hA4F4;
defparam \ID_Registers|Read_Data_2_ID[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~16_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[1]~15_combout  & (\ID_Registers|Register_File[10][1]~regout )) # (!\ID_Registers|Read_Data_2_ID[1]~15_combout  & 
// ((\ID_Registers|Register_File[8][1]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[1]~15_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[10][1]~regout ),
	.datac(\ID_Registers|Register_File[8][1]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~15_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~16 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneii_lcell_comb \ID_Registers|Register_File[6][1]~362 (
// Equation(s):
// \ID_Registers|Register_File[6][1]~362_combout  = !\ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~22_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[6][1]~362_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[6][1]~362 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[6][1]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[6][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[6][1]~362_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][1]~regout ));

// Location: LCFF_X41_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File[14][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][1]~regout ));

// Location: LCCOMB_X39_Y26_N4
cycloneii_lcell_comb \ID_Registers|Register_File[12][1]~363 (
// Equation(s):
// \ID_Registers|Register_File[12][1]~363_combout  = !\ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[12][1]~363_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[12][1]~363 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[12][1]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[12][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[12][1]~363_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][1]~regout ));

// Location: LCCOMB_X40_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~13_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// ((!\ID_Registers|Register_File[12][1]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[4][1]~regout ))))

	.dataa(\ID_Registers|Register_File[4][1]~regout ),
	.datab(\ID_Registers|Register_File[12][1]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~13 .lut_mask = 16'hF30A;
defparam \ID_Registers|Read_Data_2_ID[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~14_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[1]~13_combout  & ((\ID_Registers|Register_File[14][1]~regout ))) # (!\ID_Registers|Read_Data_2_ID[1]~13_combout  & 
// (!\ID_Registers|Register_File[6][1]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[1]~13_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[6][1]~regout ),
	.datac(\ID_Registers|Register_File[14][1]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~13_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~14 .lut_mask = 16'hF522;
defparam \ID_Registers|Read_Data_2_ID[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~17_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[1]~14_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Read_Data_2_ID[1]~16_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[1]~16_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~17 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~20_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[1]~17_combout  & (\ID_Registers|Read_Data_2_ID[1]~19_combout )) # (!\ID_Registers|Read_Data_2_ID[1]~17_combout  & 
// ((\ID_Registers|Read_Data_2_ID[1]~12_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[1]~17_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[1]~19_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[1]~12_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[1]~17_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~20 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~21_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[1]~20_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~21 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[1]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCFF_X51_Y26_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]));

// Location: LCFF_X51_Y26_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]));

// Location: LCFF_X44_Y32_N21
cycloneii_lcell_ff \ID_Registers|Register_File[7][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][29]~regout ));

// Location: LCFF_X44_Y30_N15
cycloneii_lcell_ff \ID_Registers|Register_File[6][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][29]~regout ));

// Location: LCFF_X44_Y32_N31
cycloneii_lcell_ff \ID_Registers|Register_File[5][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][29]~regout ));

// Location: LCFF_X44_Y30_N29
cycloneii_lcell_ff \ID_Registers|Register_File[4][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][29]~regout ));

// Location: LCCOMB_X44_Y30_N28
cycloneii_lcell_comb \ID_Registers|Register_File~322 (
// Equation(s):
// \ID_Registers|Register_File~322_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[5][29]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[4][29]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[5][29]~regout ),
	.datac(\ID_Registers|Register_File[4][29]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~322_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~322 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N14
cycloneii_lcell_comb \ID_Registers|Register_File~323 (
// Equation(s):
// \ID_Registers|Register_File~323_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~322_combout  & (\ID_Registers|Register_File[7][29]~regout )) # (!\ID_Registers|Register_File~322_combout  & 
// ((\ID_Registers|Register_File[6][29]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~322_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[7][29]~regout ),
	.datac(\ID_Registers|Register_File[6][29]~regout ),
	.datad(\ID_Registers|Register_File~322_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~323_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~323 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N9
cycloneii_lcell_ff \ID_Registers|Register_File[2][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][29]~regout ));

// Location: LCFF_X42_Y28_N13
cycloneii_lcell_ff \ID_Registers|Register_File[0][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][29]~regout ));

// Location: LCCOMB_X42_Y28_N12
cycloneii_lcell_comb \ID_Registers|Register_File~324 (
// Equation(s):
// \ID_Registers|Register_File~324_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[2][29]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[0][29]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[2][29]~regout ),
	.datac(\ID_Registers|Register_File[0][29]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~324_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~324 .lut_mask = 16'hEE50;
defparam \ID_Registers|Register_File~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneii_lcell_comb \ID_Registers|Register_File~325 (
// Equation(s):
// \ID_Registers|Register_File~325_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~324_combout  & ((\ID_Registers|Register_File[3][29]~regout ))) # (!\ID_Registers|Register_File~324_combout  & 
// (\ID_Registers|Register_File[1][29]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~324_combout ))))

	.dataa(\ID_Registers|Register_File[1][29]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[3][29]~regout ),
	.datad(\ID_Registers|Register_File~324_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~325_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~325 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cycloneii_lcell_comb \ID_Registers|Register_File~326 (
// Equation(s):
// \ID_Registers|Register_File~326_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File~323_combout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~325_combout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~323_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~325_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~326_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~326 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Register_File~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File[11][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][29]~regout ));

// Location: LCFF_X40_Y32_N21
cycloneii_lcell_ff \ID_Registers|Register_File[9][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][29]~regout ));

// Location: LCCOMB_X43_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File~321 (
// Equation(s):
// \ID_Registers|Register_File~321_combout  = (\ID_Registers|Register_File~320_combout  & (((\ID_Registers|Register_File[11][29]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))) # (!\ID_Registers|Register_File~320_combout  & 
// (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[9][29]~regout ))))

	.dataa(\ID_Registers|Register_File~320_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[11][29]~regout ),
	.datad(\ID_Registers|Register_File[9][29]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~321_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~321 .lut_mask = 16'hE6A2;
defparam \ID_Registers|Register_File~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y32_N31
cycloneii_lcell_ff \ID_Registers|Register_File[14][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][29]~regout ));

// Location: LCFF_X39_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[12][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][29]~regout ));

// Location: LCFF_X40_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[13][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][29]~regout ));

// Location: LCCOMB_X39_Y32_N2
cycloneii_lcell_comb \ID_Registers|Register_File~327 (
// Equation(s):
// \ID_Registers|Register_File~327_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (\ID_Registers|Register_File[13][29]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[12][29]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[12][29]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[13][29]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~327_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~327 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cycloneii_lcell_comb \ID_Registers|Register_File~328 (
// Equation(s):
// \ID_Registers|Register_File~328_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~327_combout  & (\ID_Registers|Register_File[15][29]~regout )) # (!\ID_Registers|Register_File~327_combout  & 
// ((\ID_Registers|Register_File[14][29]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~327_combout ))))

	.dataa(\ID_Registers|Register_File[15][29]~regout ),
	.datab(\ID_Registers|Register_File[14][29]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File~327_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~328_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~328 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cycloneii_lcell_comb \ID_Registers|Register_File~329 (
// Equation(s):
// \ID_Registers|Register_File~329_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~326_combout  & ((\ID_Registers|Register_File~328_combout ))) # (!\ID_Registers|Register_File~326_combout  & 
// (\ID_Registers|Register_File~321_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~326_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~326_combout ),
	.datac(\ID_Registers|Register_File~321_combout ),
	.datad(\ID_Registers|Register_File~328_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~329_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~329 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~326 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~326_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[11][29]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[9][29]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[11][29]~regout ),
	.datab(\ID_Registers|Register_File[9][29]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~326_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~326 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Read_Data_2_ID[29]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~327 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~327_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[29]~326_combout  & (\ID_Registers|Register_File[15][29]~regout )) # (!\ID_Registers|Read_Data_2_ID[29]~326_combout  & 
// ((\ID_Registers|Register_File[13][29]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[29]~326_combout ))))

	.dataa(\ID_Registers|Register_File[15][29]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[29]~326_combout ),
	.datad(\ID_Registers|Register_File[13][29]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~327_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~327 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Read_Data_2_ID[29]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File[10][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][29]~regout ));

// Location: LCCOMB_X42_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~319 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~319_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[10][29]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[8][29]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[8][29]~regout ),
	.datab(\ID_Registers|Register_File[10][29]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~319_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~319 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[29]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~320 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~320_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[29]~319_combout  & ((\ID_Registers|Register_File[14][29]~regout ))) # (!\ID_Registers|Read_Data_2_ID[29]~319_combout  & 
// (\ID_Registers|Register_File[12][29]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[29]~319_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[12][29]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[29]~319_combout ),
	.datad(\ID_Registers|Register_File[14][29]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~320_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~320 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_2_ID[29]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~328 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~328_combout  = (\ID_Registers|Read_Data_2_ID[29]~325_combout  & (((\ID_Registers|Read_Data_2_ID[29]~327_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))) # (!\ID_Registers|Read_Data_2_ID[29]~325_combout  & 
// (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[29]~320_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[29]~325_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[29]~327_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[29]~320_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~328_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~328 .lut_mask = 16'hE6A2;
defparam \ID_Registers|Read_Data_2_ID[29]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~329 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~329_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[29]~328_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[29]~328_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~329_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~329 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[29]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[29]~329_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCFF_X48_Y32_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]));

// Location: LCFF_X48_Y32_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]));

// Location: LCCOMB_X45_Y32_N4
cycloneii_lcell_comb \ID_Registers|Register_File[15][2]~372 (
// Equation(s):
// \ID_Registers|Register_File[15][2]~372_combout  = !\ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][2]~372_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][2]~372 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[15][2]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N5
cycloneii_lcell_ff \ID_Registers|Register_File[15][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][2]~372_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][2]~regout ));

// Location: LCFF_X42_Y25_N7
cycloneii_lcell_ff \ID_Registers|Register_File[13][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][2]~regout ));

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \ID_Registers|Register_File~30 (
// Equation(s):
// \ID_Registers|Register_File~30_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[13][2]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[9][2]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[9][2]~regout ),
	.datad(\ID_Registers|Register_File[13][2]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~30 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cycloneii_lcell_comb \ID_Registers|Register_File~31 (
// Equation(s):
// \ID_Registers|Register_File~31_combout  = (\ID_Registers|Register_File~30_combout  & (((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (!\ID_Registers|Register_File[15][2]~regout )))) # (!\ID_Registers|Register_File~30_combout  & 
// (\ID_Registers|Register_File[11][2]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[11][2]~regout ),
	.datab(\ID_Registers|Register_File[15][2]~regout ),
	.datac(\ID_Registers|Register_File~30_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~31 .lut_mask = 16'h3AF0;
defparam \ID_Registers|Register_File~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N27
cycloneii_lcell_ff \ID_Registers|Register_File[12][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][2]~regout ));

// Location: LCCOMB_X42_Y29_N16
cycloneii_lcell_comb \ID_Registers|Register_File[14][2]~371 (
// Equation(s):
// \ID_Registers|Register_File[14][2]~371_combout  = !\ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~33_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[14][2]~371_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[14][2]~371 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[14][2]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N17
cycloneii_lcell_ff \ID_Registers|Register_File[14][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[14][2]~371_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][2]~regout ));

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \ID_Registers|Register_File~24 (
// Equation(s):
// \ID_Registers|Register_File~24_combout  = (\ID_Registers|Register_File~23_combout  & (((!\ID_Registers|Register_File[14][2]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))) # (!\ID_Registers|Register_File~23_combout  & 
// (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[12][2]~regout )))

	.dataa(\ID_Registers|Register_File~23_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[12][2]~regout ),
	.datad(\ID_Registers|Register_File[14][2]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~24 .lut_mask = 16'h62EA;
defparam \ID_Registers|Register_File~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N18
cycloneii_lcell_comb \ID_Registers|Register_File[5][2]~370 (
// Equation(s):
// \ID_Registers|Register_File[5][2]~370_combout  = !\ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][2]~370_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][2]~370 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[5][2]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File[5][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][2]~370_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][2]~regout ));

// Location: LCCOMB_X48_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~25 (
// Equation(s):
// \ID_Registers|Register_File~25_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (!\ID_Registers|Register_File[5][2]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File[1][2]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\ID_Registers|Register_File[1][2]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[5][2]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~25 .lut_mask = 16'hC2CE;
defparam \ID_Registers|Register_File~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N0
cycloneii_lcell_comb \ID_Registers|Register_File[7][2]~368 (
// Equation(s):
// \ID_Registers|Register_File[7][2]~368_combout  = !\ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~33_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][2]~368_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][2]~368 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[7][2]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File[7][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][2]~368_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][2]~regout ));

// Location: LCCOMB_X47_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File~26 (
// Equation(s):
// \ID_Registers|Register_File~26_combout  = (\ID_Registers|Register_File~25_combout  & (((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (!\ID_Registers|Register_File[7][2]~regout )))) # (!\ID_Registers|Register_File~25_combout  & 
// (\ID_Registers|Register_File[3][2]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[3][2]~regout ),
	.datab(\ID_Registers|Register_File~25_combout ),
	.datac(\ID_Registers|Register_File[7][2]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~26 .lut_mask = 16'h2ECC;
defparam \ID_Registers|Register_File~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \ID_Registers|Register_File[6][2]~367 (
// Equation(s):
// \ID_Registers|Register_File[6][2]~367_combout  = !\ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[6][2]~367_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[6][2]~367 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[6][2]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N17
cycloneii_lcell_ff \ID_Registers|Register_File[6][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[6][2]~367_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][2]~regout ));

// Location: LCFF_X44_Y27_N19
cycloneii_lcell_ff \ID_Registers|Register_File[0][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][2]~regout ));

// Location: LCCOMB_X49_Y26_N22
cycloneii_lcell_comb \ID_Registers|Register_File~27 (
// Equation(s):
// \ID_Registers|Register_File~27_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[2][2]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[0][2]~regout )))))

	.dataa(\ID_Registers|Register_File[2][2]~regout ),
	.datab(\ID_Registers|Register_File[0][2]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~27 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Register_File~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneii_lcell_comb \ID_Registers|Register_File~28 (
// Equation(s):
// \ID_Registers|Register_File~28_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~27_combout  & ((!\ID_Registers|Register_File[6][2]~regout ))) # (!\ID_Registers|Register_File~27_combout  & 
// (!\ID_Registers|Register_File[4][2]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~27_combout ))))

	.dataa(\ID_Registers|Register_File[4][2]~regout ),
	.datab(\ID_Registers|Register_File[6][2]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~27_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~28 .lut_mask = 16'h3F50;
defparam \ID_Registers|Register_File~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneii_lcell_comb \ID_Registers|Register_File~29 (
// Equation(s):
// \ID_Registers|Register_File~29_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File~26_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~28_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File~26_combout ),
	.datad(\ID_Registers|Register_File~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~29 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N14
cycloneii_lcell_comb \ID_Registers|Register_File~32 (
// Equation(s):
// \ID_Registers|Register_File~32_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~29_combout  & (\ID_Registers|Register_File~31_combout )) # (!\ID_Registers|Register_File~29_combout  & 
// ((\ID_Registers|Register_File~24_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~29_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~31_combout ),
	.datac(\ID_Registers|Register_File~24_combout ),
	.datad(\ID_Registers|Register_File~29_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~32 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneii_lcell_comb \ID_Registers|Register_File~33 (
// Equation(s):
// \ID_Registers|Register_File~33_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~32_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~33 .lut_mask = 16'hBB88;
defparam \ID_Registers|Register_File~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File[9][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][2]~regout ));

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \ID_Registers|Register_File[8][2]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][2]~feeder_combout  = \ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][2]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File[8][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][2]~regout ));

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~24_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[12][2]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (((\ID_Registers|Register_File[8][2]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[12][2]~regout ),
	.datac(\ID_Registers|Register_File[8][2]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~24 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[2]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~25_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[2]~24_combout  & ((\ID_Registers|Register_File[13][2]~regout ))) # (!\ID_Registers|Read_Data_2_ID[2]~24_combout  & 
// (\ID_Registers|Register_File[9][2]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[2]~24_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[9][2]~regout ),
	.datac(\ID_Registers|Register_File[13][2]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~24_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~25 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N0
cycloneii_lcell_comb \ID_Registers|Register_File[4][2]~369 (
// Equation(s):
// \ID_Registers|Register_File[4][2]~369_combout  = !\ID_Registers|Register_File~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[4][2]~369_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[4][2]~369 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[4][2]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N1
cycloneii_lcell_ff \ID_Registers|Register_File[4][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[4][2]~369_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][2]~regout ));

// Location: LCFF_X44_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File[1][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][2]~regout ));

// Location: LCCOMB_X44_Y27_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~26_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[1][2]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][2]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[0][2]~regout ),
	.datac(\ID_Registers|Register_File[1][2]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~26 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~27_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[2]~26_combout  & (!\ID_Registers|Register_File[5][2]~regout )) # (!\ID_Registers|Read_Data_2_ID[2]~26_combout  & 
// ((!\ID_Registers|Register_File[4][2]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[2]~26_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[5][2]~regout ),
	.datac(\ID_Registers|Register_File[4][2]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~27 .lut_mask = 16'h770A;
defparam \ID_Registers|Read_Data_2_ID[2]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~28_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Read_Data_2_ID[2]~25_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[2]~27_combout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[2]~25_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~27_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~28 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File[2][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][2]~regout ));

// Location: LCCOMB_X47_Y25_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~22_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[3][2]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[2][2]~regout )))))

	.dataa(\ID_Registers|Register_File[3][2]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[2][2]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~22 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Read_Data_2_ID[2]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~23_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[2]~22_combout  & ((!\ID_Registers|Register_File[7][2]~regout ))) # (!\ID_Registers|Read_Data_2_ID[2]~22_combout  & 
// (!\ID_Registers|Register_File[6][2]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[2]~22_combout ))))

	.dataa(\ID_Registers|Register_File[6][2]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[7][2]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~23 .lut_mask = 16'h3F44;
defparam \ID_Registers|Read_Data_2_ID[2]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File[11][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][2]~regout ));

// Location: LCCOMB_X43_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~30_combout  = (\ID_Registers|Read_Data_2_ID[2]~29_combout  & (((!\ID_Registers|Register_File[15][2]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16]))) # (!\ID_Registers|Read_Data_2_ID[2]~29_combout  & 
// (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[11][2]~regout )))

	.dataa(\ID_Registers|Read_Data_2_ID[2]~29_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[11][2]~regout ),
	.datad(\ID_Registers|Register_File[15][2]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~30 .lut_mask = 16'h62EA;
defparam \ID_Registers|Read_Data_2_ID[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~31_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[2]~28_combout  & ((\ID_Registers|Read_Data_2_ID[2]~30_combout ))) # (!\ID_Registers|Read_Data_2_ID[2]~28_combout  & 
// (\ID_Registers|Read_Data_2_ID[2]~23_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Read_Data_2_ID[2]~28_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Read_Data_2_ID[2]~28_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[2]~23_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~31 .lut_mask = 16'hEC64;
defparam \ID_Registers|Read_Data_2_ID[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~32 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~32_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[2]~31_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~31_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~32 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[2]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCCOMB_X50_Y28_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~7 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout  = (\EX_Forward_Unit|ForwardB_EX [0] & ((\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )))) # (!\EX_Forward_Unit|ForwardB_EX [0] & (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]) # (\EX_Forward_Unit|ForwardB_EX[1]~6_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\EX_Forward_Unit|ForwardB_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~7 .lut_mask = 16'hF3B8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~8 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & \EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[2]~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~8 .lut_mask = 16'h0F00;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~9 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[2]~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~9 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N1
cycloneii_lcell_ff \ID_Registers|Register_File[14][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][0]~regout ));

// Location: LCFF_X40_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File[8][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][0]~regout ));

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \ID_Registers|Register_File~2 (
// Equation(s):
// \ID_Registers|Register_File~2_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[12][0]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & \ID_Registers|Register_File[8][0]~regout ))))

	.dataa(\ID_Registers|Register_File[12][0]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[8][0]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~2 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Register_File~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File~3 (
// Equation(s):
// \ID_Registers|Register_File~3_combout  = (\ID_Registers|Register_File~2_combout  & (((\ID_Registers|Register_File[14][0]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~2_combout  & 
// (\ID_Registers|Register_File[10][0]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[10][0]~regout ),
	.datab(\ID_Registers|Register_File[14][0]~regout ),
	.datac(\ID_Registers|Register_File~2_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~3 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Register_File~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneii_lcell_comb \ID_Registers|Register_File~6 (
// Equation(s):
// \ID_Registers|Register_File~6_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File~3_combout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~5_combout ))))

	.dataa(\ID_Registers|Register_File~5_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~6 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Register_File~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneii_lcell_comb \ID_Registers|Register_File[5][0]~358 (
// Equation(s):
// \ID_Registers|Register_File[5][0]~358_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][0]~358_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][0]~358 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[5][0]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File[5][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][0]~358_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][0]~regout ));

// Location: LCCOMB_X43_Y25_N8
cycloneii_lcell_comb \ID_Registers|Register_File[1][0]~357 (
// Equation(s):
// \ID_Registers|Register_File[1][0]~357_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~11_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[1][0]~357_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[1][0]~357 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[1][0]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N9
cycloneii_lcell_ff \ID_Registers|Register_File[1][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[1][0]~357_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][0]~regout ));

// Location: LCCOMB_X43_Y25_N20
cycloneii_lcell_comb \ID_Registers|Register_File~0 (
// Equation(s):
// \ID_Registers|Register_File~0_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\ID_Registers|Register_File[3][0]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((!\ID_Registers|Register_File[1][0]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[3][0]~regout ),
	.datab(\ID_Registers|Register_File[1][0]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~0 .lut_mask = 16'hF053;
defparam \ID_Registers|Register_File~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneii_lcell_comb \ID_Registers|Register_File~1 (
// Equation(s):
// \ID_Registers|Register_File~1_combout  = (\ID_Registers|Register_File~0_combout  & (((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\ID_Registers|Register_File[7][0]~regout ))) # (!\ID_Registers|Register_File~0_combout  & 
// (((!\ID_Registers|Register_File[5][0]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[7][0]~regout ),
	.datab(\ID_Registers|Register_File[5][0]~regout ),
	.datac(\ID_Registers|Register_File~0_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~1 .lut_mask = 16'h53F0;
defparam \ID_Registers|Register_File~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N2
cycloneii_lcell_comb \ID_Registers|Register_File~9 (
// Equation(s):
// \ID_Registers|Register_File~9_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~6_combout  & (\ID_Registers|Register_File~8_combout )) # (!\ID_Registers|Register_File~6_combout  & 
// ((\ID_Registers|Register_File~1_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~6_combout ))))

	.dataa(\ID_Registers|Register_File~8_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~6_combout ),
	.datad(\ID_Registers|Register_File~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~9 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Register_File~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneii_lcell_comb \ID_Registers|Register_File~11 (
// Equation(s):
// \ID_Registers|Register_File~11_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~9_combout )))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~11 .lut_mask = 16'hDD88;
defparam \ID_Registers|Register_File~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
cycloneii_lcell_comb \ID_Registers|Register_File[13][0]~354 (
// Equation(s):
// \ID_Registers|Register_File[13][0]~354_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][0]~354_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][0]~354 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[13][0]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N13
cycloneii_lcell_ff \ID_Registers|Register_File[13][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][0]~354_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][0]~regout ));

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\ID_Registers|Register_File[9][0]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[8][0]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[9][0]~regout ),
	.datab(\ID_Registers|Register_File[8][0]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~0 .lut_mask = 16'hF05C;
defparam \ID_Registers|Read_Data_2_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~1_combout  = (\ID_Registers|Read_Data_2_ID[0]~0_combout  & (((!\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (!\ID_Registers|Register_File[13][0]~regout )))) # (!\ID_Registers|Read_Data_2_ID[0]~0_combout  & 
// (\ID_Registers|Register_File[12][0]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[12][0]~regout ),
	.datab(\ID_Registers|Register_File[13][0]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[0]~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~1 .lut_mask = 16'h3AF0;
defparam \ID_Registers|Read_Data_2_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N19
cycloneii_lcell_ff \ID_Registers|Register_File[4][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][0]~regout ));

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (!\ID_Registers|Register_File[1][0]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][0]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[0][0]~regout ),
	.datab(\ID_Registers|Register_File[1][0]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~4 .lut_mask = 16'hF03A;
defparam \ID_Registers|Read_Data_2_ID[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~5_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[0]~4_combout  & (!\ID_Registers|Register_File[5][0]~regout )) # (!\ID_Registers|Read_Data_2_ID[0]~4_combout  & 
// ((\ID_Registers|Register_File[4][0]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[0]~4_combout ))))

	.dataa(\ID_Registers|Register_File[5][0]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[4][0]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~5 .lut_mask = 16'h77C0;
defparam \ID_Registers|Read_Data_2_ID[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N29
cycloneii_lcell_ff \ID_Registers|Register_File[6][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][0]~regout ));

// Location: LCFF_X44_Y25_N11
cycloneii_lcell_ff \ID_Registers|Register_File[2][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][0]~regout ));

// Location: LCCOMB_X44_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Register_File[6][0]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[2][0]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[6][0]~regout ),
	.datad(\ID_Registers|Register_File[2][0]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~2 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneii_lcell_comb \ID_Registers|Register_File[7][0]~356 (
// Equation(s):
// \ID_Registers|Register_File[7][0]~356_combout  = !\ID_Registers|Register_File~11_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~11_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][0]~356_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][0]~356 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[7][0]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N5
cycloneii_lcell_ff \ID_Registers|Register_File[7][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][0]~356_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][0]~regout ));

// Location: LCCOMB_X44_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[0]~2_combout  & ((!\ID_Registers|Register_File[7][0]~regout ))) # (!\ID_Registers|Read_Data_2_ID[0]~2_combout  & 
// (!\ID_Registers|Register_File[3][0]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[0]~2_combout ))))

	.dataa(\ID_Registers|Register_File[3][0]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.datad(\ID_Registers|Register_File[7][0]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~3 .lut_mask = 16'h34F4;
defparam \ID_Registers|Read_Data_2_ID[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~6_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Read_Data_2_ID[0]~3_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Read_Data_2_ID[0]~5_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[0]~5_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~6 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~9_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[0]~6_combout  & (\ID_Registers|Read_Data_2_ID[0]~8_combout )) # (!\ID_Registers|Read_Data_2_ID[0]~6_combout  & 
// ((\ID_Registers|Read_Data_2_ID[0]~1_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[0]~6_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[0]~8_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[0]~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~6_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~9 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~10_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[0]~9_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~10 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[0]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCFF_X51_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]));

// Location: LCFF_X49_Y29_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]));

// Location: LCCOMB_X49_Y29_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[3]~3 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [3])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N21
cycloneii_lcell_ff \ID_Registers|Register_File[15][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][3]~regout ));

// Location: LCFF_X41_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File[14][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][3]~regout ));

// Location: LCCOMB_X41_Y26_N10
cycloneii_lcell_comb \ID_Registers|Register_File~41 (
// Equation(s):
// \ID_Registers|Register_File~41_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[14][3]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[6][3]~regout ))))

	.dataa(\ID_Registers|Register_File[6][3]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[14][3]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~41 .lut_mask = 16'hFC22;
defparam \ID_Registers|Register_File~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \ID_Registers|Register_File~42 (
// Equation(s):
// \ID_Registers|Register_File~42_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~41_combout  & ((\ID_Registers|Register_File[15][3]~regout ))) # (!\ID_Registers|Register_File~41_combout  & 
// (\ID_Registers|Register_File[7][3]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~41_combout ))))

	.dataa(\ID_Registers|Register_File[7][3]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[15][3]~regout ),
	.datad(\ID_Registers|Register_File~41_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~42 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N17
cycloneii_lcell_ff \ID_Registers|Register_File[11][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][3]~regout ));

// Location: LCFF_X45_Y29_N17
cycloneii_lcell_ff \ID_Registers|Register_File[2][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][3]~regout ));

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \ID_Registers|Register_File[3][3]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][3]~feeder_combout  = \ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N29
cycloneii_lcell_ff \ID_Registers|Register_File[3][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][3]~regout ));

// Location: LCCOMB_X41_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File~34 (
// Equation(s):
// \ID_Registers|Register_File~34_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File[3][3]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[2][3]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[2][3]~regout ),
	.datad(\ID_Registers|Register_File[3][3]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~34 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~35 (
// Equation(s):
// \ID_Registers|Register_File~35_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~34_combout  & ((\ID_Registers|Register_File[11][3]~regout ))) # (!\ID_Registers|Register_File~34_combout  & 
// (\ID_Registers|Register_File[10][3]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~34_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[10][3]~regout ),
	.datac(\ID_Registers|Register_File[11][3]~regout ),
	.datad(\ID_Registers|Register_File~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~35 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N15
cycloneii_lcell_ff \ID_Registers|Register_File[5][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][3]~regout ));

// Location: LCFF_X42_Y26_N23
cycloneii_lcell_ff \ID_Registers|Register_File[12][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][3]~regout ));

// Location: LCCOMB_X41_Y27_N10
cycloneii_lcell_comb \ID_Registers|Register_File~36 (
// Equation(s):
// \ID_Registers|Register_File~36_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (\ID_Registers|Register_File[12][3]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[4][3]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\ID_Registers|Register_File[4][3]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[12][3]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~36 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Register_File~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File~37 (
// Equation(s):
// \ID_Registers|Register_File~37_combout  = (\ID_Registers|Register_File~36_combout  & ((\ID_Registers|Register_File[13][3]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~36_combout  & 
// (((\ID_Registers|Register_File[5][3]~regout  & \MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[13][3]~regout ),
	.datab(\ID_Registers|Register_File[5][3]~regout ),
	.datac(\ID_Registers|Register_File~36_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~37 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneii_lcell_comb \ID_Registers|Register_File~40 (
// Equation(s):
// \ID_Registers|Register_File~40_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # (\ID_Registers|Register_File~37_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File~39_combout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\ID_Registers|Register_File~39_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File~37_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~40 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Register_File~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~43 (
// Equation(s):
// \ID_Registers|Register_File~43_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~40_combout  & (\ID_Registers|Register_File~42_combout )) # (!\ID_Registers|Register_File~40_combout  & 
// ((\ID_Registers|Register_File~35_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~40_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~42_combout ),
	.datac(\ID_Registers|Register_File~35_combout ),
	.datad(\ID_Registers|Register_File~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~43 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File~44 (
// Equation(s):
// \ID_Registers|Register_File~44_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~43_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~43_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~44 .lut_mask = 16'hCFC0;
defparam \ID_Registers|Register_File~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N29
cycloneii_lcell_ff \ID_Registers|Register_File[10][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][3]~regout ));

// Location: LCCOMB_X40_Y27_N26
cycloneii_lcell_comb \ID_Registers|Register_File[0][3]~feeder (
// Equation(s):
// \ID_Registers|Register_File[0][3]~feeder_combout  = \ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[0][3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N27
cycloneii_lcell_ff \ID_Registers|Register_File[0][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[0][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][3]~regout ));

// Location: LCCOMB_X41_Y27_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~37 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~37_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\ID_Registers|Register_File[8][3]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[0][3]~regout )))))

	.dataa(\ID_Registers|Register_File[8][3]~regout ),
	.datab(\ID_Registers|Register_File[0][3]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~37 .lut_mask = 16'hF50C;
defparam \ID_Registers|Read_Data_2_ID[3]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~38 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~38_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[3]~37_combout  & ((\ID_Registers|Register_File[10][3]~regout ))) # (!\ID_Registers|Read_Data_2_ID[3]~37_combout  & 
// (\ID_Registers|Register_File[2][3]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[3]~37_combout ))))

	.dataa(\ID_Registers|Register_File[2][3]~regout ),
	.datab(\ID_Registers|Register_File[10][3]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Read_Data_2_ID[3]~37_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~38 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N27
cycloneii_lcell_ff \ID_Registers|Register_File[4][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][3]~regout ));

// Location: LCFF_X41_Y26_N17
cycloneii_lcell_ff \ID_Registers|Register_File[6][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~44_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][3]~regout ));

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~35 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~35_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[6][3]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[4][3]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[4][3]~regout ),
	.datac(\ID_Registers|Register_File[6][3]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~35 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~36 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~36_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[3]~35_combout  & (\ID_Registers|Register_File[14][3]~regout )) # (!\ID_Registers|Read_Data_2_ID[3]~35_combout  & 
// ((\ID_Registers|Register_File[12][3]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[3]~35_combout ))))

	.dataa(\ID_Registers|Register_File[14][3]~regout ),
	.datab(\ID_Registers|Register_File[12][3]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Read_Data_2_ID[3]~35_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~36 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~39 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~39_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[3]~36_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Read_Data_2_ID[3]~38_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[3]~38_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~36_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~39 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File[1][3]~feeder (
// Equation(s):
// \ID_Registers|Register_File[1][3]~feeder_combout  = \ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[1][3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File[1][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[1][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][3]~regout ));

// Location: LCCOMB_X40_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~33 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~33_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\ID_Registers|Register_File[9][3]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[1][3]~regout )))))

	.dataa(\ID_Registers|Register_File[9][3]~regout ),
	.datab(\ID_Registers|Register_File[1][3]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~33 .lut_mask = 16'hF50C;
defparam \ID_Registers|Read_Data_2_ID[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~34 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~34_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[3]~33_combout  & ((\ID_Registers|Register_File[11][3]~regout ))) # (!\ID_Registers|Read_Data_2_ID[3]~33_combout  & 
// (\ID_Registers|Register_File[3][3]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[3]~33_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[3][3]~regout ),
	.datac(\ID_Registers|Register_File[11][3]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~34 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~42 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~42_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[3]~39_combout  & (\ID_Registers|Read_Data_2_ID[3]~41_combout )) # (!\ID_Registers|Read_Data_2_ID[3]~39_combout  & 
// ((\ID_Registers|Read_Data_2_ID[3]~34_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[3]~39_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[3]~41_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[3]~39_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~42 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Read_Data_2_ID[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~43 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~43_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[3]~42_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~42_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~43 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[3]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~10 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [23])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [3])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~10 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~11 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout )) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout  & 
// ((\EX_Forward_Unit|ForwardB_EX[1]~6_combout ) # (!\EX_Forward_Unit|ForwardB_EX [0]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout  & (!\EX_Forward_Unit|ForwardB_EX [0] & \EX_Forward_Unit|ForwardB_EX[1]~6_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~10_combout ),
	.datac(\EX_Forward_Unit|ForwardB_EX [0]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~11 .lut_mask = 16'hCD8C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~12 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[3]~11_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~12 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~18_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Register_File[6][3]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][3]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[4][3]~regout ),
	.datac(\ID_Registers|Register_File[6][3]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~18 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N6
cycloneii_lcell_comb \ID_Registers|Register_File[7][3]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][3]~feeder_combout  = \ID_Registers|Register_File~44_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N7
cycloneii_lcell_ff \ID_Registers|Register_File[7][3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][3]~regout ));

// Location: LCCOMB_X48_Y29_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~19_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[3]~18_combout  & ((\ID_Registers|Register_File[7][3]~regout ))) # (!\ID_Registers|Read_Data_1_ID[3]~18_combout  & 
// (\ID_Registers|Register_File[5][3]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[3]~18_combout ))))

	.dataa(\ID_Registers|Register_File[5][3]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Read_Data_1_ID[3]~18_combout ),
	.datad(\ID_Registers|Register_File[7][3]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~19 .lut_mask = 16'hF838;
defparam \ID_Registers|Read_Data_1_ID[3]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~22_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[3]~19_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[3]~21_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[3]~21_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[3]~19_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~22 .lut_mask = 16'hEE22;
defparam \ID_Registers|Read_Data_1_ID[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~5 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~5_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~5 .lut_mask = 16'h5005;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~8 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~8_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~8 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~6 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~6_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~6 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~7 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~7_combout  = (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\EX_Forward_Unit|ID_Register_Write_to_Read[0]~6_combout  & \MEM_WB_Pipeline_Stage|RegWrite_WB~regout ))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~6_combout ),
	.datad(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~7 .lut_mask = 16'h3000;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneii_lcell_comb \EX_Forward_Unit|ID_Register_Write_to_Read[0]~9 (
// Equation(s):
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  = (\EX_Forward_Unit|ID_Register_Write_to_Read[0]~5_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~7_combout ) # ((\EX_Forward_Unit|ForwardB_EX~0_combout  & 
// \EX_Forward_Unit|ID_Register_Write_to_Read[0]~8_combout ))))

	.dataa(\EX_Forward_Unit|ForwardB_EX~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~5_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~8_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~7_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~9 .lut_mask = 16'hCC80;
defparam \EX_Forward_Unit|ID_Register_Write_to_Read[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~23_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[3]~22_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[3]~22_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~23 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_1_ID[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[3]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: LCCOMB_X49_Y29_N22
cycloneii_lcell_comb \EX_Forward_A|Mux28~1 (
// Equation(s):
// \EX_Forward_A|Mux28~1_combout  = (\EX_Forward_A|Mux28~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\EX_Forward_A|Mux28~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\EX_Forward_A|Mux28~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneii_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((!\EX_ALU_Control|Mux1~0_combout ) # (!\EX_ALU_Control|Mux0~2_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Control|Mux0~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Control|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'h1155;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneii_lcell_comb \EX_ALU|Add0~4 (
// Equation(s):
// \EX_ALU|Add0~4_combout  = ((\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  $ (!\EX_ALU|Add0~3 )))) # (GND)
// \EX_ALU|Add0~5  = CARRY((\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ) # (!\EX_ALU|Add0~3 ))) # (!\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  & !\EX_ALU|Add0~3 )))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~3 ),
	.combout(\EX_ALU|Add0~4_combout ),
	.cout(\EX_ALU|Add0~5 ));
// synopsys translate_off
defparam \EX_ALU|Add0~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneii_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & ((\EX_Forward_A|Mux28~1_combout  & (\EX_ALU|Add0~5  & VCC)) # (!\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add0~5 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & 
// ((\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add0~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU|Add0~5 ) # (GND)))))
// \EX_ALU|Add0~7  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & (!\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|Add0~5 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & ((!\EX_ALU|Add0~5 ) # (!\EX_Forward_A|Mux28~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5 ),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout(\EX_ALU|Add0~7 ));
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneii_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~6_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~6_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Add1~6_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add0~6_combout ),
	.datad(\EX_ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'h88F3;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneii_lcell_comb \EX_ALU|Mux28~1 (
// Equation(s):
// \EX_ALU|Mux28~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & ((\EX_Forward_A|Mux28~1_combout ) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & 
// (\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux28~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ),
	.datac(\EX_Forward_A|Mux28~1_combout ),
	.datad(\EX_ALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]));

// Location: LCFF_X52_Y29_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]));

// Location: LCCOMB_X53_Y31_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]));

// Location: LCCOMB_X40_Y29_N26
cycloneii_lcell_comb \ID_Registers|Register_File~55 (
// Equation(s):
// \ID_Registers|Register_File~55_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~54_combout ))

	.dataa(\ID_Registers|Register_File~54_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~55 .lut_mask = 16'hEE22;
defparam \ID_Registers|Register_File~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cycloneii_lcell_comb \ID_Registers|Register_File[14][4]~377 (
// Equation(s):
// \ID_Registers|Register_File[14][4]~377_combout  = !\ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~55_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[14][4]~377_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[14][4]~377 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[14][4]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N13
cycloneii_lcell_ff \ID_Registers|Register_File[14][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[14][4]~377_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][4]~regout ));

// Location: LCCOMB_X40_Y33_N30
cycloneii_lcell_comb \ID_Registers|Register_File[10][4]~379 (
// Equation(s):
// \ID_Registers|Register_File[10][4]~379_combout  = !\ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[10][4]~379_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[10][4]~379 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[10][4]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N31
cycloneii_lcell_ff \ID_Registers|Register_File[10][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[10][4]~379_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][4]~regout ));

// Location: LCCOMB_X43_Y29_N8
cycloneii_lcell_comb \ID_Registers|Register_File[11][4]~378 (
// Equation(s):
// \ID_Registers|Register_File[11][4]~378_combout  = !\ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~55_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][4]~378_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][4]~378 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[11][4]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File[11][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][4]~378_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][4]~regout ));

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~51 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~51_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((!\ID_Registers|Register_File[11][4]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\ID_Registers|Register_File[10][4]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[10][4]~regout ),
	.datad(\ID_Registers|Register_File[11][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~51 .lut_mask = 16'h89AB;
defparam \ID_Registers|Read_Data_2_ID[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~52 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~52_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[4]~51_combout  & (!\ID_Registers|Register_File[15][4]~regout )) # (!\ID_Registers|Read_Data_2_ID[4]~51_combout  & 
// ((!\ID_Registers|Register_File[14][4]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[4]~51_combout ))))

	.dataa(\ID_Registers|Register_File[15][4]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[14][4]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~51_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~52 .lut_mask = 16'h770C;
defparam \ID_Registers|Read_Data_2_ID[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[9][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][4]~regout ));

// Location: LCCOMB_X40_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~44 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~44_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[9][4]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[8][4]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[8][4]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[9][4]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~44 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[4]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
cycloneii_lcell_comb \ID_Registers|Register_File[13][4]~376 (
// Equation(s):
// \ID_Registers|Register_File[13][4]~376_combout  = !\ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~55_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][4]~376_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][4]~376 .lut_mask = 16'h0F0F;
defparam \ID_Registers|Register_File[13][4]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N19
cycloneii_lcell_ff \ID_Registers|Register_File[13][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][4]~376_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][4]~regout ));

// Location: LCCOMB_X39_Y32_N16
cycloneii_lcell_comb \ID_Registers|Register_File[12][4]~375 (
// Equation(s):
// \ID_Registers|Register_File[12][4]~375_combout  = !\ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[12][4]~375_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[12][4]~375 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[12][4]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[12][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[12][4]~375_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][4]~regout ));

// Location: LCCOMB_X40_Y32_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~45 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~45_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[4]~44_combout  & (!\ID_Registers|Register_File[13][4]~regout )) # (!\ID_Registers|Read_Data_2_ID[4]~44_combout  & 
// ((!\ID_Registers|Register_File[12][4]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Read_Data_2_ID[4]~44_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Read_Data_2_ID[4]~44_combout ),
	.datac(\ID_Registers|Register_File[13][4]~regout ),
	.datad(\ID_Registers|Register_File[12][4]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~45 .lut_mask = 16'h4C6E;
defparam \ID_Registers|Read_Data_2_ID[4]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File[5][4]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][4]~feeder_combout  = \ID_Registers|Register_File~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~55_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][4]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N5
cycloneii_lcell_ff \ID_Registers|Register_File[5][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][4]~regout ));

// Location: LCFF_X45_Y28_N23
cycloneii_lcell_ff \ID_Registers|Register_File[0][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][4]~regout ));

// Location: LCFF_X45_Y28_N9
cycloneii_lcell_ff \ID_Registers|Register_File[1][4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][4]~regout ));

// Location: LCCOMB_X45_Y28_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~48 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~48_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[1][4]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][4]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[0][4]~regout ),
	.datac(\ID_Registers|Register_File[1][4]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~48 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~49 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~49_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[4]~48_combout  & ((\ID_Registers|Register_File[5][4]~regout ))) # (!\ID_Registers|Read_Data_2_ID[4]~48_combout  & 
// (\ID_Registers|Register_File[4][4]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[4]~48_combout ))))

	.dataa(\ID_Registers|Register_File[4][4]~regout ),
	.datab(\ID_Registers|Register_File[5][4]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Read_Data_2_ID[4]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~49 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~50 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~50_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[4]~47_combout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((!\IF_ID_Pipeline_Stage|Instruction_ID [19] & \ID_Registers|Read_Data_2_ID[4]~49_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[4]~47_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Read_Data_2_ID[4]~49_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~50 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Read_Data_2_ID[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~53 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~53_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[4]~50_combout  & (\ID_Registers|Read_Data_2_ID[4]~52_combout )) # (!\ID_Registers|Read_Data_2_ID[4]~50_combout  & 
// ((\ID_Registers|Read_Data_2_ID[4]~45_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[4]~50_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Read_Data_2_ID[4]~52_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[4]~45_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~53 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~54 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~54_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[4]~53_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~53_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~54 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[4]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCCOMB_X53_Y31_N30
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]));

// Location: LCFF_X53_Y31_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]));

// Location: LCFF_X52_Y27_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]));

// Location: LCCOMB_X52_Y27_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[5]~5 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [5])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [5])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .lut_mask = 16'hB8B8;
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneii_lcell_comb \ID_Registers|Register_File[15][5]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][5]~feeder_combout  = \ID_Registers|Register_File~66_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~66_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File[15][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][5]~regout ));

// Location: LCFF_X44_Y30_N21
cycloneii_lcell_ff \ID_Registers|Register_File[6][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][5]~regout ));

// Location: LCCOMB_X40_Y30_N2
cycloneii_lcell_comb \ID_Registers|Register_File~63 (
// Equation(s):
// \ID_Registers|Register_File~63_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[7][5]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[6][5]~regout )))))

	.dataa(\ID_Registers|Register_File[7][5]~regout ),
	.datab(\ID_Registers|Register_File[6][5]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~63 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Register_File~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N0
cycloneii_lcell_comb \ID_Registers|Register_File~64 (
// Equation(s):
// \ID_Registers|Register_File~64_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~63_combout  & ((\ID_Registers|Register_File[15][5]~regout ))) # (!\ID_Registers|Register_File~63_combout  & 
// (\ID_Registers|Register_File[14][5]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~63_combout ))))

	.dataa(\ID_Registers|Register_File[14][5]~regout ),
	.datab(\ID_Registers|Register_File[15][5]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~63_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~64_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~64 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N17
cycloneii_lcell_ff \ID_Registers|Register_File[1][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][5]~regout ));

// Location: LCCOMB_X42_Y33_N12
cycloneii_lcell_comb \ID_Registers|Register_File[8][5]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][5]~feeder_combout  = \ID_Registers|Register_File~66_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~66_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N13
cycloneii_lcell_ff \ID_Registers|Register_File[8][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][5]~regout ));

// Location: LCCOMB_X40_Y28_N28
cycloneii_lcell_comb \ID_Registers|Register_File~60 (
// Equation(s):
// \ID_Registers|Register_File~60_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[8][5]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (((\ID_Registers|Register_File[0][5]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[8][5]~regout ),
	.datac(\ID_Registers|Register_File[0][5]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~60 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
cycloneii_lcell_comb \ID_Registers|Register_File~61 (
// Equation(s):
// \ID_Registers|Register_File~61_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~60_combout  & (\ID_Registers|Register_File[9][5]~regout )) # (!\ID_Registers|Register_File~60_combout  & 
// ((\ID_Registers|Register_File[1][5]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~60_combout ))))

	.dataa(\ID_Registers|Register_File[9][5]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[1][5]~regout ),
	.datad(\ID_Registers|Register_File~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~61 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
cycloneii_lcell_comb \ID_Registers|Register_File~62 (
// Equation(s):
// \ID_Registers|Register_File~62_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~59_combout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & \ID_Registers|Register_File~61_combout ))))

	.dataa(\ID_Registers|Register_File~59_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~61_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~62 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Register_File~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N1
cycloneii_lcell_ff \ID_Registers|Register_File[13][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][5]~regout ));

// Location: LCFF_X44_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File[4][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][5]~regout ));

// Location: LCFF_X40_Y30_N19
cycloneii_lcell_ff \ID_Registers|Register_File[5][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][5]~regout ));

// Location: LCCOMB_X40_Y30_N18
cycloneii_lcell_comb \ID_Registers|Register_File~56 (
// Equation(s):
// \ID_Registers|Register_File~56_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[5][5]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[4][5]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[4][5]~regout ),
	.datac(\ID_Registers|Register_File[5][5]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~56 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cycloneii_lcell_comb \ID_Registers|Register_File~57 (
// Equation(s):
// \ID_Registers|Register_File~57_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~56_combout  & ((\ID_Registers|Register_File[13][5]~regout ))) # (!\ID_Registers|Register_File~56_combout  & 
// (\ID_Registers|Register_File[12][5]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~56_combout ))))

	.dataa(\ID_Registers|Register_File[12][5]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[13][5]~regout ),
	.datad(\ID_Registers|Register_File~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~57 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N14
cycloneii_lcell_comb \ID_Registers|Register_File~65 (
// Equation(s):
// \ID_Registers|Register_File~65_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~62_combout  & (\ID_Registers|Register_File~64_combout )) # (!\ID_Registers|Register_File~62_combout  & 
// ((\ID_Registers|Register_File~57_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~62_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~64_combout ),
	.datac(\ID_Registers|Register_File~62_combout ),
	.datad(\ID_Registers|Register_File~57_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~65_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~65 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cycloneii_lcell_comb \ID_Registers|Register_File~66 (
// Equation(s):
// \ID_Registers|Register_File~66_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~65_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~65_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~66_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~66 .lut_mask = 16'hBB88;
defparam \ID_Registers|Register_File~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File[0][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][5]~regout ));

// Location: LCCOMB_X40_Y28_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~32 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~32_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][5]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][5]~regout )))))

	.dataa(\ID_Registers|Register_File[1][5]~regout ),
	.datab(\ID_Registers|Register_File[0][5]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~32 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Read_Data_1_ID[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N13
cycloneii_lcell_ff \ID_Registers|Register_File[3][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][5]~regout ));

// Location: LCFF_X41_Y28_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][5]~regout ));

// Location: LCCOMB_X40_Y28_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~33 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~33_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[5]~32_combout  & (\ID_Registers|Register_File[3][5]~regout )) # (!\ID_Registers|Read_Data_1_ID[5]~32_combout  & 
// ((\ID_Registers|Register_File[2][5]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Read_Data_1_ID[5]~32_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Read_Data_1_ID[5]~32_combout ),
	.datac(\ID_Registers|Register_File[3][5]~regout ),
	.datad(\ID_Registers|Register_File[2][5]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~33 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Read_Data_1_ID[5]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N17
cycloneii_lcell_ff \ID_Registers|Register_File[7][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][5]~regout ));

// Location: LCCOMB_X44_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~30_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[6][5]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (((\ID_Registers|Register_File[4][5]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[6][5]~regout ),
	.datac(\ID_Registers|Register_File[4][5]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~30 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[5]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~31_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[5]~30_combout  & ((\ID_Registers|Register_File[7][5]~regout ))) # (!\ID_Registers|Read_Data_1_ID[5]~30_combout  & 
// (\ID_Registers|Register_File[5][5]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[5]~30_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][5]~regout ),
	.datac(\ID_Registers|Register_File[7][5]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~31 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~34 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~34_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[5]~31_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[5]~33_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[5]~33_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~31_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~34 .lut_mask = 16'hFA50;
defparam \ID_Registers|Read_Data_1_ID[5]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~35 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~35_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[5]~34_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~35 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[5]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[5]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCCOMB_X52_Y27_N22
cycloneii_lcell_comb \EX_Forward_A|Mux26~0 (
// Equation(s):
// \EX_Forward_A|Mux26~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~0 .lut_mask = 16'hF3C0;
defparam \EX_Forward_A|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N8
cycloneii_lcell_comb \EX_Forward_A|Mux26~1 (
// Equation(s):
// \EX_Forward_A|Mux26~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux26~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux26~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datad(\EX_Forward_A|Mux26~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneii_lcell_comb \EX_ALU|Add0~8 (
// Equation(s):
// \EX_ALU|Add0~8_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  $ (\EX_Forward_A|Mux27~1_combout  $ (!\EX_ALU|Add0~7 )))) # (GND)
// \EX_ALU|Add0~9  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  & ((\EX_Forward_A|Mux27~1_combout ) # (!\EX_ALU|Add0~7 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  & (\EX_Forward_A|Mux27~1_combout  & !\EX_ALU|Add0~7 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ),
	.datab(\EX_Forward_A|Mux27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~7 ),
	.combout(\EX_ALU|Add0~8_combout ),
	.cout(\EX_ALU|Add0~9 ));
// synopsys translate_off
defparam \EX_ALU|Add0~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & ((\EX_Forward_A|Mux26~1_combout  & (\EX_ALU|Add0~9  & VCC)) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add0~9 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & 
// ((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add0~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU|Add0~9 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & (!\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Add0~9 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & ((!\EX_ALU|Add0~9 ) # (!\EX_Forward_A|Mux26~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~9 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~13 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~13_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~13 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~14 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  = \EX_Forward_Unit|ForwardB_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardB_EX [0])

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~14 .lut_mask = 16'h33CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~15 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~13_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[4]~13_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~15 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~5 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  & ((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # ((\EX_Forward_Unit|ForwardB_EX[1]~6_combout ) # (!\EX_Forward_Unit|ForwardB_EX [0])))) # 
// (!\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout  & (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (!\EX_Forward_Unit|ForwardB_EX [0] & \EX_Forward_Unit|ForwardB_EX[1]~6_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~4_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_Forward_Unit|ForwardB_EX [0]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~5 .lut_mask = 16'hAB8A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~6 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[1]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~6 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \EX_ALU|Add1~2 (
// Equation(s):
// \EX_ALU|Add1~2_combout  = (\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (!\EX_ALU|Add1~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (\EX_ALU|Add1~1  & VCC)))) # (!\EX_Forward_A|Mux30~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((\EX_ALU|Add1~1 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (!\EX_ALU|Add1~1 ))))
// \EX_ALU|Add1~3  = CARRY((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & !\EX_ALU|Add1~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ) # (!\EX_ALU|Add1~1 ))))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~1 ),
	.combout(\EX_ALU|Add1~2_combout ),
	.cout(\EX_ALU|Add1~3 ));
// synopsys translate_off
defparam \EX_ALU|Add1~2 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \EX_ALU|Add1~4 (
// Equation(s):
// \EX_ALU|Add1~4_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  $ (\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU|Add1~3 )))) # (GND)
// \EX_ALU|Add1~5  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  & (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Add1~3 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Add1~3 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ),
	.datab(\EX_Forward_A|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~3 ),
	.combout(\EX_ALU|Add1~4_combout ),
	.cout(\EX_ALU|Add1~5 ));
// synopsys translate_off
defparam \EX_ALU|Add1~4 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \EX_ALU|Add1~8 (
// Equation(s):
// \EX_ALU|Add1~8_combout  = ((\EX_Forward_A|Mux27~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  $ (\EX_ALU|Add1~7 )))) # (GND)
// \EX_ALU|Add1~9  = CARRY((\EX_Forward_A|Mux27~1_combout  & ((!\EX_ALU|Add1~7 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ))) # (!\EX_Forward_A|Mux27~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  & !\EX_ALU|Add1~7 )))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~7 ),
	.combout(\EX_ALU|Add1~8_combout ),
	.cout(\EX_ALU|Add1~9 ));
// synopsys translate_off
defparam \EX_ALU|Add1~8 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \EX_ALU|Add1~10 (
// Equation(s):
// \EX_ALU|Add1~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & ((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU|Add1~9 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & 
// ((\EX_Forward_A|Mux26~1_combout  & (\EX_ALU|Add1~9  & VCC)) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 ))))
// \EX_ALU|Add1~11  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & ((!\EX_ALU|Add1~9 ) # (!\EX_Forward_A|Mux26~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & (!\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Add1~9 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~9 ),
	.combout(\EX_ALU|Add1~10_combout ),
	.cout(\EX_ALU|Add1~11 ));
// synopsys translate_off
defparam \EX_ALU|Add1~10 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N18
cycloneii_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Add1~10_combout )))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~10_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add0~10_combout ),
	.datad(\EX_ALU|Add1~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N4
cycloneii_lcell_comb \EX_ALU|Mux26~1 (
// Equation(s):
// \EX_ALU|Mux26~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & ((\EX_Forward_A|Mux26~1_combout ) # (!\EX_ALU|Mux26~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & 
// (\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Mux26~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux26~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]));

// Location: LCCOMB_X50_Y26_N26
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]));

// Location: LCCOMB_X50_Y26_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[7]~7 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [7])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [7])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .lut_mask = 16'hBB88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~20 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~20 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~21 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[7]~20_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~21 .lut_mask = 16'h00E2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneii_lcell_comb \EX_Forward_A|Mux24~0 (
// Equation(s):
// \EX_Forward_A|Mux24~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~0 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N0
cycloneii_lcell_comb \EX_Forward_A|Mux24~1 (
// Equation(s):
// \EX_Forward_A|Mux24~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & ((\EX_Forward_A|Mux24~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & 
// (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneii_lcell_comb \EX_Forward_A|Mux25~0 (
// Equation(s):
// \EX_Forward_A|Mux25~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~0 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneii_lcell_comb \EX_Forward_A|Mux25~1 (
// Equation(s):
// \EX_Forward_A|Mux25~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_Forward_A|Mux25~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & 
// (\EX_Forward_A|Mux25~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux25~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \EX_ALU|Add1~14 (
// Equation(s):
// \EX_ALU|Add1~14_combout  = (\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & (!\EX_ALU|Add1~13 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & (\EX_ALU|Add1~13  & VCC)))) # (!\EX_Forward_A|Mux24~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & ((\EX_ALU|Add1~13 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & (!\EX_ALU|Add1~13 ))))
// \EX_ALU|Add1~15  = CARRY((\EX_Forward_A|Mux24~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & !\EX_ALU|Add1~13 )) # (!\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ) # (!\EX_ALU|Add1~13 ))))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~13 ),
	.combout(\EX_ALU|Add1~14_combout ),
	.cout(\EX_ALU|Add1~15 ));
// synopsys translate_off
defparam \EX_ALU|Add1~14 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneii_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = ((\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~13  = CARRY((\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ) # (!\EX_ALU|Add0~11 ))) # (!\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  & !\EX_ALU|Add0~11 )))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout(\EX_ALU|Add0~13 ));
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneii_lcell_comb \EX_ALU|Add0~14 (
// Equation(s):
// \EX_ALU|Add0~14_combout  = (\EX_Forward_A|Mux24~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & (\EX_ALU|Add0~13  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & (!\EX_ALU|Add0~13 )))) # (!\EX_Forward_A|Mux24~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & (!\EX_ALU|Add0~13 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & ((\EX_ALU|Add0~13 ) # (GND)))))
// \EX_ALU|Add0~15  = CARRY((\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & !\EX_ALU|Add0~13 )) # (!\EX_Forward_A|Mux24~1_combout  & ((!\EX_ALU|Add0~13 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ))))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~13 ),
	.combout(\EX_ALU|Add0~14_combout ),
	.cout(\EX_ALU|Add0~15 ));
// synopsys translate_off
defparam \EX_ALU|Add0~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N2
cycloneii_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & (\EX_ALU|Add1~14_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~14_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add1~14_combout ),
	.datad(\EX_ALU|Add0~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N24
cycloneii_lcell_comb \EX_ALU|Mux24~1 (
// Equation(s):
// \EX_ALU|Mux24~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & ((\EX_Forward_A|Mux24~1_combout ) # (!\EX_ALU|Mux24~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & 
// (\EX_Forward_A|Mux24~1_combout  & !\EX_ALU|Mux24~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux24~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ),
	.datac(\EX_Forward_A|Mux24~1_combout ),
	.datad(\EX_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]));

// Location: LCCOMB_X51_Y30_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[8] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [8] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~19_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [8])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [8]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [8]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[8] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]));

// Location: LCFF_X51_Y30_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]));

// Location: LCCOMB_X51_Y30_N12
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[8]~8 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [8])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [8])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cycloneii_lcell_comb \ID_Registers|Register_File~99 (
// Equation(s):
// \ID_Registers|Register_File~99_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~98_combout ))

	.dataa(\ID_Registers|Register_File~98_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~99_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~99 .lut_mask = 16'hCACA;
defparam \ID_Registers|Register_File~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N14
cycloneii_lcell_comb \ID_Registers|Register_File[5][8]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][8]~feeder_combout  = \ID_Registers|Register_File~99_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~99_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][8]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N15
cycloneii_lcell_ff \ID_Registers|Register_File[5][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][8]~regout ));

// Location: LCFF_X45_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File[4][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][8]~regout ));

// Location: LCFF_X44_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File[0][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][8]~regout ));

// Location: LCFF_X44_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File[1][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][8]~regout ));

// Location: LCCOMB_X44_Y27_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~92 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~92_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[1][8]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[0][8]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[0][8]~regout ),
	.datac(\ID_Registers|Register_File[1][8]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~92 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_2_ID[8]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~93 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~93_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[8]~92_combout  & (\ID_Registers|Register_File[5][8]~regout )) # (!\ID_Registers|Read_Data_2_ID[8]~92_combout  & 
// ((\ID_Registers|Register_File[4][8]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[8]~92_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[5][8]~regout ),
	.datac(\ID_Registers|Register_File[4][8]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~92_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~93 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[8]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N17
cycloneii_lcell_ff \ID_Registers|Register_File[3][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][8]~regout ));

// Location: LCFF_X44_Y32_N9
cycloneii_lcell_ff \ID_Registers|Register_File[7][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][8]~regout ));

// Location: LCCOMB_X45_Y29_N18
cycloneii_lcell_comb \ID_Registers|Register_File[2][8]~feeder (
// Equation(s):
// \ID_Registers|Register_File[2][8]~feeder_combout  = \ID_Registers|Register_File~99_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~99_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][8]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[2][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][8]~regout ));

// Location: LCFF_X45_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[6][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][8]~regout ));

// Location: LCCOMB_X45_Y29_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~90 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~90_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Register_File[6][8]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[2][8]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[2][8]~regout ),
	.datac(\ID_Registers|Register_File[6][8]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~90 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_2_ID[8]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~91 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~91_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[8]~90_combout  & ((\ID_Registers|Register_File[7][8]~regout ))) # (!\ID_Registers|Read_Data_2_ID[8]~90_combout  & 
// (\ID_Registers|Register_File[3][8]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[8]~90_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[3][8]~regout ),
	.datac(\ID_Registers|Register_File[7][8]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~90_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~91 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[8]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~94 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~94_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Read_Data_2_ID[8]~91_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Read_Data_2_ID[8]~93_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[8]~93_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~91_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~94 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[8]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N27
cycloneii_lcell_ff \ID_Registers|Register_File[13][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][8]~regout ));

// Location: LCFF_X41_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File[8][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][8]~regout ));

// Location: LCFF_X42_Y25_N29
cycloneii_lcell_ff \ID_Registers|Register_File[9][8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~99_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][8]~regout ));

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~88 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~88_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[9][8]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[8][8]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[8][8]~regout ),
	.datac(\ID_Registers|Register_File[9][8]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~88 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~89 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~89_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[8]~88_combout  & ((\ID_Registers|Register_File[13][8]~regout ))) # (!\ID_Registers|Read_Data_2_ID[8]~88_combout  & 
// (\ID_Registers|Register_File[12][8]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[8]~88_combout ))))

	.dataa(\ID_Registers|Register_File[12][8]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[13][8]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~89 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[8]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~97 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~97_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[8]~94_combout  & (\ID_Registers|Read_Data_2_ID[8]~96_combout )) # (!\ID_Registers|Read_Data_2_ID[8]~94_combout  & 
// ((\ID_Registers|Read_Data_2_ID[8]~89_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[8]~94_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[8]~96_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[8]~94_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~89_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~97 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Read_Data_2_ID[8]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~98 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~98_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[8]~97_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~97_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~98 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[8]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[8]~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCCOMB_X51_Y30_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~22 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )))

	.dataa(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~22 .lut_mask = 16'hDD88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~23 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[8]~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~23 .lut_mask = 16'h5404;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \EX_ALU|Add1~16 (
// Equation(s):
// \EX_ALU|Add1~16_combout  = ((\EX_Forward_A|Mux23~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  $ (\EX_ALU|Add1~15 )))) # (GND)
// \EX_ALU|Add1~17  = CARRY((\EX_Forward_A|Mux23~1_combout  & ((!\EX_ALU|Add1~15 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ))) # (!\EX_Forward_A|Mux23~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  & !\EX_ALU|Add1~15 )))

	.dataa(\EX_Forward_A|Mux23~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~15 ),
	.combout(\EX_ALU|Add1~16_combout ),
	.cout(\EX_ALU|Add1~17 ));
// synopsys translate_off
defparam \EX_ALU|Add1~16 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N6
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & !\IF_ID_Pipeline_Stage|Instruction_ID [23]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h0003;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~50 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~50_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][8]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][8]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][8]~regout ),
	.datac(\ID_Registers|Register_File[1][8]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~50 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~51 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~51_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[8]~50_combout  & ((\ID_Registers|Register_File[3][8]~regout ))) # (!\ID_Registers|Read_Data_1_ID[8]~50_combout  & 
// (\ID_Registers|Register_File[2][8]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[8]~50_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][8]~regout ),
	.datac(\ID_Registers|Register_File[3][8]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~51 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~48 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~48_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Register_File[6][8]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][8]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[4][8]~regout ),
	.datac(\ID_Registers|Register_File[6][8]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~48 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[8]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~49 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~49_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[8]~48_combout  & ((\ID_Registers|Register_File[7][8]~regout ))) # (!\ID_Registers|Read_Data_1_ID[8]~48_combout  & 
// (\ID_Registers|Register_File[5][8]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[8]~48_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][8]~regout ),
	.datac(\ID_Registers|Register_File[7][8]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~49 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[8]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~52 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~52_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[8]~49_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[8]~51_combout ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[8]~51_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~49_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~52 .lut_mask = 16'hFC30;
defparam \ID_Registers|Read_Data_1_ID[8]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~53 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~53_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[8]~52_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~53 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[8]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[8]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCCOMB_X51_Y30_N10
cycloneii_lcell_comb \EX_Forward_A|Mux23~0 (
// Equation(s):
// \EX_Forward_A|Mux23~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~0 .lut_mask = 16'hCFC0;
defparam \EX_Forward_A|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N20
cycloneii_lcell_comb \EX_Forward_A|Mux23~1 (
// Equation(s):
// \EX_Forward_A|Mux23~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux23~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux23~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datad(\EX_Forward_A|Mux23~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  $ (\EX_Forward_A|Mux23~1_combout  $ (!\EX_ALU|Add0~15 )))) # (GND)
// \EX_ALU|Add0~17  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Add0~15 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  & (\EX_Forward_A|Mux23~1_combout  & !\EX_ALU|Add0~15 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~15 ),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout(\EX_ALU|Add0~17 ));
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneii_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & (\EX_ALU|Add1~16_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~16_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add1~16_combout ),
	.datad(\EX_ALU|Add0~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N0
cycloneii_lcell_comb \EX_ALU|Mux23~1 (
// Equation(s):
// \EX_ALU|Mux23~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux23~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ) # (!\EX_ALU|Mux23~0_combout ))) # (!\EX_Forward_A|Mux23~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  & !\EX_ALU|Mux23~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux23~0_combout ))))

	.dataa(\EX_Forward_A|Mux23~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ),
	.datad(\EX_ALU|Mux23~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux23~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]));

// Location: LCFF_X49_Y26_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]));

// Location: LCFF_X49_Y29_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]));

// Location: LCCOMB_X45_Y30_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~62 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~62_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[13][5]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[5][5]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[5][5]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[13][5]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~62 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~63 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~63_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[5]~62_combout  & (\ID_Registers|Register_File[15][5]~regout )) # (!\ID_Registers|Read_Data_2_ID[5]~62_combout  & 
// ((\ID_Registers|Register_File[7][5]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[5]~62_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[15][5]~regout ),
	.datac(\ID_Registers|Register_File[7][5]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~63 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N31
cycloneii_lcell_ff \ID_Registers|Register_File[10][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][5]~regout ));

// Location: LCCOMB_X41_Y28_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~59 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~59_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[2][5]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[0][5]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[0][5]~regout ),
	.datac(\ID_Registers|Register_File[2][5]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~59 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~60 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~60_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[5]~59_combout  & ((\ID_Registers|Register_File[10][5]~regout ))) # (!\ID_Registers|Read_Data_2_ID[5]~59_combout  & 
// (\ID_Registers|Register_File[8][5]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[5]~59_combout ))))

	.dataa(\ID_Registers|Register_File[8][5]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[10][5]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~59_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~60 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N15
cycloneii_lcell_ff \ID_Registers|Register_File[14][5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~66_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][5]~regout ));

// Location: LCCOMB_X43_Y30_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~58 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~58_combout  = (\ID_Registers|Read_Data_2_ID[5]~57_combout  & (((\ID_Registers|Register_File[14][5]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[5]~57_combout  & 
// (\ID_Registers|Register_File[6][5]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Read_Data_2_ID[5]~57_combout ),
	.datab(\ID_Registers|Register_File[6][5]~regout ),
	.datac(\ID_Registers|Register_File[14][5]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~58 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~61 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~61_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Read_Data_2_ID[5]~58_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Read_Data_2_ID[5]~60_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[5]~60_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~61 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~64 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~64_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[5]~61_combout  & ((\ID_Registers|Read_Data_2_ID[5]~63_combout ))) # (!\ID_Registers|Read_Data_2_ID[5]~61_combout  & 
// (\ID_Registers|Read_Data_2_ID[5]~56_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[5]~61_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[5]~56_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[5]~63_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[5]~61_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~64 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~65 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~65_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[5]~64_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[5]~64_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~65 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[5]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCFF_X47_Y29_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]));

// Location: LCFF_X49_Y25_N21
cycloneii_lcell_ff \ID_Registers|Register_File[11][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][6]~regout ));

// Location: LCFF_X42_Y25_N9
cycloneii_lcell_ff \ID_Registers|Register_File[9][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][6]~regout ));

// Location: LCFF_X42_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File[13][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][6]~regout ));

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \ID_Registers|Register_File~74 (
// Equation(s):
// \ID_Registers|Register_File~74_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\ID_Registers|Register_File[13][6]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[9][6]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[9][6]~regout ),
	.datad(\ID_Registers|Register_File[13][6]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~74_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~74 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \ID_Registers|Register_File~75 (
// Equation(s):
// \ID_Registers|Register_File~75_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~74_combout  & (\ID_Registers|Register_File[15][6]~regout )) # (!\ID_Registers|Register_File~74_combout  & 
// ((\ID_Registers|Register_File[11][6]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~74_combout ))))

	.dataa(\ID_Registers|Register_File[15][6]~regout ),
	.datab(\ID_Registers|Register_File[11][6]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File~74_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~75_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~75 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N29
cycloneii_lcell_ff \ID_Registers|Register_File[1][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][6]~regout ));

// Location: LCCOMB_X45_Y26_N14
cycloneii_lcell_comb \ID_Registers|Register_File~69 (
// Equation(s):
// \ID_Registers|Register_File~69_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File[5][6]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[1][6]~regout )))))

	.dataa(\ID_Registers|Register_File[5][6]~regout ),
	.datab(\ID_Registers|Register_File[1][6]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~69_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~69 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Register_File~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N29
cycloneii_lcell_ff \ID_Registers|Register_File[7][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][6]~regout ));

// Location: LCCOMB_X48_Y29_N30
cycloneii_lcell_comb \ID_Registers|Register_File[3][6]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][6]~feeder_combout  = \ID_Registers|Register_File~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~77_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][6]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N31
cycloneii_lcell_ff \ID_Registers|Register_File[3][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][6]~regout ));

// Location: LCCOMB_X45_Y26_N16
cycloneii_lcell_comb \ID_Registers|Register_File~70 (
// Equation(s):
// \ID_Registers|Register_File~70_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~69_combout  & (\ID_Registers|Register_File[7][6]~regout )) # (!\ID_Registers|Register_File~69_combout  & 
// ((\ID_Registers|Register_File[3][6]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File~69_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~69_combout ),
	.datac(\ID_Registers|Register_File[7][6]~regout ),
	.datad(\ID_Registers|Register_File[3][6]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~70_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~70 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Register_File~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File[2][6]~feeder (
// Equation(s):
// \ID_Registers|Register_File[2][6]~feeder_combout  = \ID_Registers|Register_File~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~77_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][6]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[2][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File[2][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][6]~regout ));

// Location: LCFF_X44_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File[0][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][6]~regout ));

// Location: LCCOMB_X45_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~71 (
// Equation(s):
// \ID_Registers|Register_File~71_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[2][6]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[0][6]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[2][6]~regout ),
	.datac(\ID_Registers|Register_File[0][6]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~71_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~71 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File[4][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][6]~regout ));

// Location: LCFF_X44_Y26_N9
cycloneii_lcell_ff \ID_Registers|Register_File[6][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][6]~regout ));

// Location: LCCOMB_X45_Y26_N26
cycloneii_lcell_comb \ID_Registers|Register_File~72 (
// Equation(s):
// \ID_Registers|Register_File~72_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~71_combout  & ((\ID_Registers|Register_File[6][6]~regout ))) # (!\ID_Registers|Register_File~71_combout  & 
// (\ID_Registers|Register_File[4][6]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~71_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~71_combout ),
	.datac(\ID_Registers|Register_File[4][6]~regout ),
	.datad(\ID_Registers|Register_File[6][6]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~72_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~72 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N0
cycloneii_lcell_comb \ID_Registers|Register_File~73 (
// Equation(s):
// \ID_Registers|Register_File~73_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File~70_combout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~72_combout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~70_combout ),
	.datad(\ID_Registers|Register_File~72_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~73_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~73 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Register_File~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N10
cycloneii_lcell_comb \ID_Registers|Register_File~76 (
// Equation(s):
// \ID_Registers|Register_File~76_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~73_combout  & ((\ID_Registers|Register_File~75_combout ))) # (!\ID_Registers|Register_File~73_combout  & 
// (\ID_Registers|Register_File~68_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~73_combout ))))

	.dataa(\ID_Registers|Register_File~68_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File~75_combout ),
	.datad(\ID_Registers|Register_File~73_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~76_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~76 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneii_lcell_comb \ID_Registers|Register_File~77 (
// Equation(s):
// \ID_Registers|Register_File~77_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~76_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~76_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~77_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~77 .lut_mask = 16'hBB88;
defparam \ID_Registers|Register_File~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneii_lcell_comb \ID_Registers|Register_File[15][6]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][6]~feeder_combout  = \ID_Registers|Register_File~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~77_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][6]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File[15][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][6]~regout ));

// Location: LCCOMB_X42_Y29_N8
cycloneii_lcell_comb \ID_Registers|Register_File[14][6]~feeder (
// Equation(s):
// \ID_Registers|Register_File[14][6]~feeder_combout  = \ID_Registers|Register_File~77_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~77_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[14][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[14][6]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[14][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File[14][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[14][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][6]~regout ));

// Location: LCFF_X42_Y29_N11
cycloneii_lcell_ff \ID_Registers|Register_File[10][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][6]~regout ));

// Location: LCCOMB_X42_Y29_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~73 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~73_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[14][6]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (((\ID_Registers|Register_File[10][6]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[14][6]~regout ),
	.datac(\ID_Registers|Register_File[10][6]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~73 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~74 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~74_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[6]~73_combout  & ((\ID_Registers|Register_File[15][6]~regout ))) # (!\ID_Registers|Read_Data_2_ID[6]~73_combout  & 
// (\ID_Registers|Register_File[11][6]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[6]~73_combout ))))

	.dataa(\ID_Registers|Register_File[11][6]~regout ),
	.datab(\ID_Registers|Register_File[15][6]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[6]~73_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~74 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~66 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~66_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[3][6]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[2][6]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[3][6]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[2][6]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~66 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Read_Data_2_ID[6]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~67 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~67_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[6]~66_combout  & ((\ID_Registers|Register_File[7][6]~regout ))) # (!\ID_Registers|Read_Data_2_ID[6]~66_combout  & 
// (\ID_Registers|Register_File[6][6]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[6]~66_combout ))))

	.dataa(\ID_Registers|Register_File[6][6]~regout ),
	.datab(\ID_Registers|Register_File[7][6]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Read_Data_2_ID[6]~66_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~67 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[6]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File[12][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][6]~regout ));

// Location: LCCOMB_X41_Y25_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~68 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~68_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Register_File[12][6]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[8][6]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\ID_Registers|Register_File[8][6]~regout ),
	.datab(\ID_Registers|Register_File[12][6]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~68 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~69 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~69_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[6]~68_combout  & ((\ID_Registers|Register_File[13][6]~regout ))) # (!\ID_Registers|Read_Data_2_ID[6]~68_combout  & 
// (\ID_Registers|Register_File[9][6]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[6]~68_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[9][6]~regout ),
	.datac(\ID_Registers|Register_File[13][6]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~68_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~69 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N27
cycloneii_lcell_ff \ID_Registers|Register_File[5][6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][6]~regout ));

// Location: LCCOMB_X44_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~70 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~70_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[1][6]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[0][6]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[1][6]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[0][6]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~70 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Read_Data_2_ID[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~71 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~71_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[6]~70_combout  & ((\ID_Registers|Register_File[5][6]~regout ))) # (!\ID_Registers|Read_Data_2_ID[6]~70_combout  & 
// (\ID_Registers|Register_File[4][6]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[6]~70_combout ))))

	.dataa(\ID_Registers|Register_File[4][6]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[5][6]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~70_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~71 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~72 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~72_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Read_Data_2_ID[6]~69_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[6]~71_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[6]~69_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~71_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~72 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~75 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~75_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[6]~72_combout  & (\ID_Registers|Read_Data_2_ID[6]~74_combout )) # (!\ID_Registers|Read_Data_2_ID[6]~72_combout  & 
// ((\ID_Registers|Read_Data_2_ID[6]~67_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[6]~72_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Read_Data_2_ID[6]~74_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[6]~67_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~72_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~75 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~76 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~76_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[6]~75_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~75_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~76 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[6]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCFF_X50_Y25_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]));

// Location: LCFF_X50_Y26_N7
cycloneii_lcell_ff \ID_Registers|Register_File[15][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][7]~regout ));

// Location: LCFF_X44_Y30_N5
cycloneii_lcell_ff \ID_Registers|Register_File[6][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][7]~regout ));

// Location: LCFF_X43_Y30_N11
cycloneii_lcell_ff \ID_Registers|Register_File[14][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][7]~regout ));

// Location: LCCOMB_X43_Y30_N10
cycloneii_lcell_comb \ID_Registers|Register_File~85 (
// Equation(s):
// \ID_Registers|Register_File~85_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[14][7]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[6][7]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[6][7]~regout ),
	.datac(\ID_Registers|Register_File[14][7]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~85_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~85 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneii_lcell_comb \ID_Registers|Register_File~86 (
// Equation(s):
// \ID_Registers|Register_File~86_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~85_combout  & ((\ID_Registers|Register_File[15][7]~regout ))) # (!\ID_Registers|Register_File~85_combout  & 
// (\ID_Registers|Register_File[7][7]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~85_combout ))))

	.dataa(\ID_Registers|Register_File[7][7]~regout ),
	.datab(\ID_Registers|Register_File[15][7]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File~85_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~86_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~86 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File[3][7]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][7]~feeder_combout  = \ID_Registers|Register_File~88_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N5
cycloneii_lcell_ff \ID_Registers|Register_File[3][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][7]~regout ));

// Location: LCFF_X41_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][7]~regout ));

// Location: LCCOMB_X41_Y29_N18
cycloneii_lcell_comb \ID_Registers|Register_File~78 (
// Equation(s):
// \ID_Registers|Register_File~78_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[3][7]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (((\ID_Registers|Register_File[2][7]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[3][7]~regout ),
	.datac(\ID_Registers|Register_File[2][7]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~78_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~78 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[10][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][7]~regout ));

// Location: LCCOMB_X41_Y29_N0
cycloneii_lcell_comb \ID_Registers|Register_File~79 (
// Equation(s):
// \ID_Registers|Register_File~79_combout  = (\ID_Registers|Register_File~78_combout  & ((\ID_Registers|Register_File[11][7]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~78_combout  & 
// (((\ID_Registers|Register_File[10][7]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[11][7]~regout ),
	.datab(\ID_Registers|Register_File~78_combout ),
	.datac(\ID_Registers|Register_File[10][7]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~79_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~79 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Register_File~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cycloneii_lcell_comb \ID_Registers|Register_File[9][7]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][7]~feeder_combout  = \ID_Registers|Register_File~88_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y30_N9
cycloneii_lcell_ff \ID_Registers|Register_File[9][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][7]~regout ));

// Location: LCFF_X42_Y32_N25
cycloneii_lcell_ff \ID_Registers|Register_File[8][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][7]~regout ));

// Location: LCFF_X42_Y28_N25
cycloneii_lcell_ff \ID_Registers|Register_File[1][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][7]~regout ));

// Location: LCCOMB_X39_Y30_N22
cycloneii_lcell_comb \ID_Registers|Register_File~82 (
// Equation(s):
// \ID_Registers|Register_File~82_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[1][7]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[0][7]~regout ))))

	.dataa(\ID_Registers|Register_File[0][7]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[1][7]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~82_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~82 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Register_File~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cycloneii_lcell_comb \ID_Registers|Register_File~83 (
// Equation(s):
// \ID_Registers|Register_File~83_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~82_combout  & (\ID_Registers|Register_File[9][7]~regout )) # (!\ID_Registers|Register_File~82_combout  & 
// ((\ID_Registers|Register_File[8][7]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~82_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[9][7]~regout ),
	.datac(\ID_Registers|Register_File[8][7]~regout ),
	.datad(\ID_Registers|Register_File~82_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~83_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~83 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneii_lcell_comb \ID_Registers|Register_File[5][7]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][7]~feeder_combout  = \ID_Registers|Register_File~88_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N19
cycloneii_lcell_ff \ID_Registers|Register_File[5][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][7]~regout ));

// Location: LCFF_X44_Y30_N19
cycloneii_lcell_ff \ID_Registers|Register_File[4][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][7]~regout ));

// Location: LCCOMB_X45_Y25_N24
cycloneii_lcell_comb \ID_Registers|Register_File~80 (
// Equation(s):
// \ID_Registers|Register_File~80_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[12][7]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (((\ID_Registers|Register_File[4][7]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[12][7]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[4][7]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~80_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~80 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File[13][7]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][7]~feeder_combout  = \ID_Registers|Register_File~88_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][7]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File[13][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][7]~regout ));

// Location: LCCOMB_X45_Y25_N30
cycloneii_lcell_comb \ID_Registers|Register_File~81 (
// Equation(s):
// \ID_Registers|Register_File~81_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~80_combout  & ((\ID_Registers|Register_File[13][7]~regout ))) # (!\ID_Registers|Register_File~80_combout  & 
// (\ID_Registers|Register_File[5][7]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~80_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[5][7]~regout ),
	.datac(\ID_Registers|Register_File~80_combout ),
	.datad(\ID_Registers|Register_File[13][7]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~81_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~81 .lut_mask = 16'hF858;
defparam \ID_Registers|Register_File~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneii_lcell_comb \ID_Registers|Register_File~84 (
// Equation(s):
// \ID_Registers|Register_File~84_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File~81_combout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~83_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~83_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~81_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~84_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~84 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Register_File~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneii_lcell_comb \ID_Registers|Register_File~87 (
// Equation(s):
// \ID_Registers|Register_File~87_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~84_combout  & (\ID_Registers|Register_File~86_combout )) # (!\ID_Registers|Register_File~84_combout  & 
// ((\ID_Registers|Register_File~79_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~84_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~86_combout ),
	.datac(\ID_Registers|Register_File~79_combout ),
	.datad(\ID_Registers|Register_File~84_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~87_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~87 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \ID_Registers|Register_File~88 (
// Equation(s):
// \ID_Registers|Register_File~88_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~87_combout )))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\ID_Registers|Register_File~87_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~88_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~88 .lut_mask = 16'hD8D8;
defparam \ID_Registers|Register_File~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N15
cycloneii_lcell_ff \ID_Registers|Register_File[11][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][7]~regout ));

// Location: LCCOMB_X42_Y28_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~77 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~77_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// ((\ID_Registers|Register_File[9][7]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[1][7]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[1][7]~regout ),
	.datad(\ID_Registers|Register_File[9][7]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~77 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[7]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~78 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~78_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[7]~77_combout  & ((\ID_Registers|Register_File[11][7]~regout ))) # (!\ID_Registers|Read_Data_2_ID[7]~77_combout  & 
// (\ID_Registers|Register_File[3][7]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[7]~77_combout ))))

	.dataa(\ID_Registers|Register_File[3][7]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[11][7]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~77_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~78 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[7]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~82 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~82_combout  = (\ID_Registers|Read_Data_2_ID[7]~81_combout  & (((\ID_Registers|Register_File[10][7]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))) # (!\ID_Registers|Read_Data_2_ID[7]~81_combout  & 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[2][7]~regout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[7]~81_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[10][7]~regout ),
	.datad(\ID_Registers|Register_File[2][7]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~82 .lut_mask = 16'hE6A2;
defparam \ID_Registers|Read_Data_2_ID[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N9
cycloneii_lcell_ff \ID_Registers|Register_File[12][7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~88_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][7]~regout ));

// Location: LCCOMB_X44_Y30_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~79 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~79_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[6][7]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[4][7]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[4][7]~regout ),
	.datac(\ID_Registers|Register_File[6][7]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~79 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[7]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~80 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~80_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[7]~79_combout  & (\ID_Registers|Register_File[14][7]~regout )) # (!\ID_Registers|Read_Data_2_ID[7]~79_combout  & 
// ((\ID_Registers|Register_File[12][7]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[7]~79_combout ))))

	.dataa(\ID_Registers|Register_File[14][7]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[12][7]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~79_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~80 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[7]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~83 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~83_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Read_Data_2_ID[7]~80_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Read_Data_2_ID[7]~82_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[7]~82_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~80_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~83 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~86 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~86_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[7]~83_combout  & (\ID_Registers|Read_Data_2_ID[7]~85_combout )) # (!\ID_Registers|Read_Data_2_ID[7]~83_combout  & 
// ((\ID_Registers|Read_Data_2_ID[7]~78_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[7]~83_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[7]~85_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[7]~78_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~83_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~86 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~87 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~87_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[7]~86_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~86_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~87 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[7]~87_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCFF_X50_Y26_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]));

// Location: LCFF_X53_Y30_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]));

// Location: LCFF_X50_Y25_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]));

// Location: LCCOMB_X50_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]));

// Location: LCCOMB_X50_Y25_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~17 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~17_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass 
// [32] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~17 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[6] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [6] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~17_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [6])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [6]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [6]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[6] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]));

// Location: LCCOMB_X50_Y25_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[6]~6 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [6]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~18 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~18 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~19 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[6]~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~19 .lut_mask = 16'h0E02;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneii_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~12_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~12_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Add1~12_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Mux22~1_combout ),
	.datad(\EX_ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'h8F83;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneii_lcell_comb \EX_ALU|Mux25~1 (
// Equation(s):
// \EX_ALU|Mux25~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  & ((\EX_Forward_A|Mux25~1_combout ) # (!\EX_ALU|Mux25~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  & 
// (\EX_Forward_A|Mux25~1_combout  & !\EX_ALU|Mux25~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux25~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ),
	.datac(\EX_Forward_A|Mux25~1_combout ),
	.datad(\EX_ALU|Mux25~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux25~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]));

// Location: LCCOMB_X53_Y31_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~15 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~15_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~15 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[4] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [4] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~15_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [4])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[4] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]));

// Location: LCCOMB_X52_Y29_N30
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[4]~4 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [4]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .lut_mask = 16'hFC0C;
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~29_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// (\ID_Registers|Read_Data_1_ID[4]~28_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[4]~28_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~29 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_1_ID[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[4]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCCOMB_X52_Y29_N28
cycloneii_lcell_comb \EX_Forward_A|Mux27~0 (
// Equation(s):
// \EX_Forward_A|Mux27~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~0 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N18
cycloneii_lcell_comb \EX_Forward_A|Mux27~1 (
// Equation(s):
// \EX_Forward_A|Mux27~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [4])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux27~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux27~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N26
cycloneii_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add1~8_combout ))) # (!\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add0~8_combout )))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~8_combout ),
	.datad(\EX_ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N22
cycloneii_lcell_comb \EX_ALU|Mux27~1 (
// Equation(s):
// \EX_ALU|Mux27~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ) # (!\EX_ALU|Mux27~0_combout ))) # (!\EX_Forward_A|Mux27~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  & !\EX_ALU|Mux27~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux27~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux27~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ),
	.datad(\EX_ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout  = \EX_ALU|Mux27~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux27~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y29_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]));

// Location: LCFF_X49_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]));

// Location: LCCOMB_X50_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]));

// Location: LCCOMB_X49_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~13 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~13_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass 
// [24] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~13 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[2] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [2] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~13_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [2])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [2]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[2] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]));

// Location: LCFF_X49_Y26_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]));

// Location: LCCOMB_X49_Y26_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[2]~2 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [2])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [2])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneii_lcell_comb \EX_Forward_A|Mux29~0 (
// Equation(s):
// \EX_Forward_A|Mux29~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~0 .lut_mask = 16'hAACC;
defparam \EX_Forward_A|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N4
cycloneii_lcell_comb \EX_Forward_A|Mux29~1 (
// Equation(s):
// \EX_Forward_A|Mux29~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & ((\EX_Forward_A|Mux29~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & 
// (\EX_Forward_A|Mux29~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_A|Mux29~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneii_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & (\EX_ALU|Add1~4_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~4_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add1~4_combout ),
	.datad(\EX_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneii_lcell_comb \EX_ALU|Mux29~1 (
// Equation(s):
// \EX_ALU|Mux29~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Mux29~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  & 
// (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Mux29~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux29~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ),
	.datac(\EX_Forward_A|Mux29~1_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux29~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]));

// Location: LCCOMB_X47_Y32_N8
cycloneii_lcell_comb \ID_Registers|Register_File[13][28]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][28]~feeder_combout  = \ID_Registers|Register_File~319_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~319_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][28]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N9
cycloneii_lcell_ff \ID_Registers|Register_File[13][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][28]~regout ));

// Location: LCCOMB_X41_Y32_N8
cycloneii_lcell_comb \ID_Registers|Register_File[11][28]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][28]~feeder_combout  = \ID_Registers|Register_File~319_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~319_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][28]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N9
cycloneii_lcell_ff \ID_Registers|Register_File[11][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][28]~regout ));

// Location: LCCOMB_X47_Y32_N30
cycloneii_lcell_comb \ID_Registers|Register_File~316 (
// Equation(s):
// \ID_Registers|Register_File~316_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[11][28]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[9][28]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[9][28]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[11][28]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~316_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~316 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Register_File~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N28
cycloneii_lcell_comb \ID_Registers|Register_File~317 (
// Equation(s):
// \ID_Registers|Register_File~317_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~316_combout  & (\ID_Registers|Register_File[15][28]~regout )) # (!\ID_Registers|Register_File~316_combout  & 
// ((\ID_Registers|Register_File[13][28]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~316_combout ))))

	.dataa(\ID_Registers|Register_File[15][28]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[13][28]~regout ),
	.datad(\ID_Registers|Register_File~316_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~317_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~317 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneii_lcell_comb \ID_Registers|Register_File[5][28]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][28]~feeder_combout  = \ID_Registers|Register_File~319_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~319_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][28]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[5][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][28]~regout ));

// Location: LCFF_X44_Y34_N13
cycloneii_lcell_ff \ID_Registers|Register_File[3][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][28]~regout ));

// Location: LCFF_X44_Y28_N9
cycloneii_lcell_ff \ID_Registers|Register_File[1][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][28]~regout ));

// Location: LCCOMB_X44_Y34_N12
cycloneii_lcell_comb \ID_Registers|Register_File~311 (
// Equation(s):
// \ID_Registers|Register_File~311_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # ((\ID_Registers|Register_File[3][28]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[1][28]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[3][28]~regout ),
	.datad(\ID_Registers|Register_File[1][28]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~311_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~311 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N30
cycloneii_lcell_comb \ID_Registers|Register_File~312 (
// Equation(s):
// \ID_Registers|Register_File~312_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~311_combout  & (\ID_Registers|Register_File[7][28]~regout )) # (!\ID_Registers|Register_File~311_combout  & 
// ((\ID_Registers|Register_File[5][28]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~311_combout ))))

	.dataa(\ID_Registers|Register_File[7][28]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[5][28]~regout ),
	.datad(\ID_Registers|Register_File~311_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~312_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~312 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneii_lcell_comb \ID_Registers|Register_File~315 (
// Equation(s):
// \ID_Registers|Register_File~315_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # (\ID_Registers|Register_File~312_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File~314_combout  & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\ID_Registers|Register_File~314_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~312_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~315_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~315 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Register_File~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N14
cycloneii_lcell_comb \ID_Registers|Register_File~318 (
// Equation(s):
// \ID_Registers|Register_File~318_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~315_combout  & ((\ID_Registers|Register_File~317_combout ))) # (!\ID_Registers|Register_File~315_combout  & 
// (\ID_Registers|Register_File~310_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~315_combout ))))

	.dataa(\ID_Registers|Register_File~310_combout ),
	.datab(\ID_Registers|Register_File~317_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~315_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~318_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~318 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N12
cycloneii_lcell_comb \ID_Registers|Register_File~319 (
// Equation(s):
// \ID_Registers|Register_File~319_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~318_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~318_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~319_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~319 .lut_mask = 16'hBB88;
defparam \ID_Registers|Register_File~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N6
cycloneii_lcell_comb \ID_Registers|Register_File[15][28]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][28]~feeder_combout  = \ID_Registers|Register_File~319_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~319_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][28]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N7
cycloneii_lcell_ff \ID_Registers|Register_File[15][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][28]~regout ));

// Location: LCFF_X47_Y26_N23
cycloneii_lcell_ff \ID_Registers|Register_File[14][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][28]~regout ));

// Location: LCCOMB_X41_Y32_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~315 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~315_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[11][28]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[10][28]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[10][28]~regout ),
	.datab(\ID_Registers|Register_File[11][28]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~315_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~315 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[28]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~316 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~316_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[28]~315_combout  & (\ID_Registers|Register_File[15][28]~regout )) # (!\ID_Registers|Read_Data_2_ID[28]~315_combout  & 
// ((\ID_Registers|Register_File[14][28]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[28]~315_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[15][28]~regout ),
	.datac(\ID_Registers|Register_File[14][28]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~315_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~316_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~316 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[28]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~310 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~310_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[3][28]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[2][28]~regout ))))

	.dataa(\ID_Registers|Register_File[2][28]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[3][28]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~310_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~310 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_2_ID[28]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N21
cycloneii_lcell_ff \ID_Registers|Register_File[6][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][28]~regout ));

// Location: LCCOMB_X44_Y34_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~311 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~311_combout  = (\ID_Registers|Read_Data_2_ID[28]~310_combout  & ((\ID_Registers|Register_File[7][28]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[28]~310_combout  & 
// (((\ID_Registers|Register_File[6][28]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[7][28]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[28]~310_combout ),
	.datac(\ID_Registers|Register_File[6][28]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~311_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~311 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Read_Data_2_ID[28]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N31
cycloneii_lcell_ff \ID_Registers|Register_File[4][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][28]~regout ));

// Location: LCCOMB_X44_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~313 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~313_combout  = (\ID_Registers|Read_Data_2_ID[28]~312_combout  & (((\ID_Registers|Register_File[5][28]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))) # (!\ID_Registers|Read_Data_2_ID[28]~312_combout  & 
// (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[4][28]~regout )))

	.dataa(\ID_Registers|Read_Data_2_ID[28]~312_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[4][28]~regout ),
	.datad(\ID_Registers|Register_File[5][28]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~313_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~313 .lut_mask = 16'hEA62;
defparam \ID_Registers|Read_Data_2_ID[28]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~314 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~314_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Read_Data_2_ID[28]~311_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[28]~313_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[28]~311_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~313_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~314_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~314 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[28]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~317 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~317_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[28]~314_combout  & ((\ID_Registers|Read_Data_2_ID[28]~316_combout ))) # (!\ID_Registers|Read_Data_2_ID[28]~314_combout  & 
// (\ID_Registers|Read_Data_2_ID[28]~309_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[28]~314_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[28]~309_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[28]~316_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~314_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~317_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~317 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[28]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~318 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~318_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[28]~317_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~317_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~318_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~318 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[28]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[28]~318_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCFF_X47_Y26_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]));

// Location: LCCOMB_X49_Y30_N22
cycloneii_lcell_comb \EX_Forward_A|Mux1~0 (
// Equation(s):
// \EX_Forward_A|Mux1~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~0 .lut_mask = 16'hCFC0;
defparam \EX_Forward_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N10
cycloneii_lcell_comb \EX_Forward_A|Mux1~1 (
// Equation(s):
// \EX_Forward_A|Mux1~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & ((\EX_Forward_A|Mux1~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & 
// (\EX_Forward_A|Mux1~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~67 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [30])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~66_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~67 .lut_mask = 16'h00B8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N24
cycloneii_lcell_comb \EX_ALU|Add0~56 (
// Equation(s):
// \EX_ALU|Add0~56_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  $ (\EX_Forward_A|Mux3~1_combout  $ (!\EX_ALU|Add0~55 )))) # (GND)
// \EX_ALU|Add0~57  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & ((\EX_Forward_A|Mux3~1_combout ) # (!\EX_ALU|Add0~55 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & (\EX_Forward_A|Mux3~1_combout  & !\EX_ALU|Add0~55 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~55 ),
	.combout(\EX_ALU|Add0~56_combout ),
	.cout(\EX_ALU|Add0~57 ));
// synopsys translate_off
defparam \EX_ALU|Add0~56 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & ((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU|Add0~57  & VCC)) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU|Add0~57 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & 
// ((\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU|Add0~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU|Add0~57 ) # (GND)))))
// \EX_ALU|Add0~59  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & (!\EX_Forward_A|Mux2~1_combout  & !\EX_ALU|Add0~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & ((!\EX_ALU|Add0~57 ) # (!\EX_Forward_A|Mux2~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ),
	.datab(\EX_Forward_A|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~57 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  $ (\EX_Forward_A|Mux1~1_combout  $ (!\EX_ALU|Add0~59 )))) # (GND)
// \EX_ALU|Add0~61  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & ((\EX_Forward_A|Mux1~1_combout ) # (!\EX_ALU|Add0~59 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & (\EX_Forward_A|Mux1~1_combout  & !\EX_ALU|Add0~59 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ),
	.datab(\EX_Forward_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout(\EX_ALU|Add0~61 ));
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~64 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~64 .lut_mask = 16'hF0AA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~65 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[29]~64_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~65 .lut_mask = 16'h5404;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~62 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~62 .lut_mask = 16'hBB88;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~63 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~62_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~63 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File[8][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][26]~regout ));

// Location: LCCOMB_X42_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File~287 (
// Equation(s):
// \ID_Registers|Register_File~287_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[10][26]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & \ID_Registers|Register_File[8][26]~regout ))))

	.dataa(\ID_Registers|Register_File[10][26]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[8][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~287_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~287 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Register_File~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneii_lcell_comb \ID_Registers|Register_File[12][26]~feeder (
// Equation(s):
// \ID_Registers|Register_File[12][26]~feeder_combout  = \ID_Registers|Register_File~297_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~297_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[12][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[12][26]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[12][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File[12][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[12][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][26]~regout ));

// Location: LCFF_X41_Y32_N5
cycloneii_lcell_ff \ID_Registers|Register_File[14][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][26]~regout ));

// Location: LCCOMB_X42_Y27_N2
cycloneii_lcell_comb \ID_Registers|Register_File~288 (
// Equation(s):
// \ID_Registers|Register_File~288_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~287_combout  & ((\ID_Registers|Register_File[14][26]~regout ))) # (!\ID_Registers|Register_File~287_combout  & 
// (\ID_Registers|Register_File[12][26]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~287_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~287_combout ),
	.datac(\ID_Registers|Register_File[12][26]~regout ),
	.datad(\ID_Registers|Register_File[14][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~288_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~288 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N21
cycloneii_lcell_ff \ID_Registers|Register_File[4][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][26]~regout ));

// Location: LCFF_X43_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File[0][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][26]~regout ));

// Location: LCFF_X44_Y25_N7
cycloneii_lcell_ff \ID_Registers|Register_File[2][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][26]~regout ));

// Location: LCCOMB_X44_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File~291 (
// Equation(s):
// \ID_Registers|Register_File~291_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[2][26]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[0][26]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[0][26]~regout ),
	.datac(\ID_Registers|Register_File[2][26]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~291_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~291 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cycloneii_lcell_comb \ID_Registers|Register_File[6][26]~feeder (
// Equation(s):
// \ID_Registers|Register_File[6][26]~feeder_combout  = \ID_Registers|Register_File~297_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~297_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[6][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[6][26]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[6][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File[6][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[6][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][26]~regout ));

// Location: LCCOMB_X44_Y25_N18
cycloneii_lcell_comb \ID_Registers|Register_File~292 (
// Equation(s):
// \ID_Registers|Register_File~292_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~291_combout  & ((\ID_Registers|Register_File[6][26]~regout ))) # (!\ID_Registers|Register_File~291_combout  & 
// (\ID_Registers|Register_File[4][26]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~291_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[4][26]~regout ),
	.datac(\ID_Registers|Register_File~291_combout ),
	.datad(\ID_Registers|Register_File[6][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~292_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~292 .lut_mask = 16'hF858;
defparam \ID_Registers|Register_File~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File[1][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~297_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][26]~regout ));

// Location: LCFF_X44_Y25_N25
cycloneii_lcell_ff \ID_Registers|Register_File[3][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][26]~regout ));

// Location: LCCOMB_X44_Y25_N24
cycloneii_lcell_comb \ID_Registers|Register_File~289 (
// Equation(s):
// \ID_Registers|Register_File~289_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[3][26]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[1][26]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[1][26]~regout ),
	.datac(\ID_Registers|Register_File[3][26]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~289_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~289 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File[7][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][26]~regout ));

// Location: LCCOMB_X44_Y29_N14
cycloneii_lcell_comb \ID_Registers|Register_File~290 (
// Equation(s):
// \ID_Registers|Register_File~290_combout  = (\ID_Registers|Register_File~289_combout  & (((\ID_Registers|Register_File[7][26]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~289_combout  & 
// (\ID_Registers|Register_File[5][26]~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\ID_Registers|Register_File[5][26]~regout ),
	.datab(\ID_Registers|Register_File~289_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[7][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~290_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~290 .lut_mask = 16'hEC2C;
defparam \ID_Registers|Register_File~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \ID_Registers|Register_File~293 (
// Equation(s):
// \ID_Registers|Register_File~293_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File~290_combout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File~292_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~292_combout ),
	.datac(\ID_Registers|Register_File~290_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~293_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~293 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneii_lcell_comb \ID_Registers|Register_File~296 (
// Equation(s):
// \ID_Registers|Register_File~296_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~293_combout  & (\ID_Registers|Register_File~295_combout )) # (!\ID_Registers|Register_File~293_combout  & 
// ((\ID_Registers|Register_File~288_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~293_combout ))))

	.dataa(\ID_Registers|Register_File~295_combout ),
	.datab(\ID_Registers|Register_File~288_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~293_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~296_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~296 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]));

// Location: LCCOMB_X48_Y25_N12
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[26]~26 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [26])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [26])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .lut_mask = 16'hBB88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N16
cycloneii_lcell_comb \ID_Registers|Register_File~297 (
// Equation(s):
// \ID_Registers|Register_File~297_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~296_combout ))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(\ID_Registers|Register_File~296_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~297_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~297 .lut_mask = 16'hEE44;
defparam \ID_Registers|Register_File~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N25
cycloneii_lcell_ff \ID_Registers|Register_File[9][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][26]~regout ));

// Location: LCCOMB_X43_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~286 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~286_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Register_File[12][26]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[8][26]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[8][26]~regout ),
	.datac(\ID_Registers|Register_File[12][26]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~286_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~286 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[26]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~287 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~287_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[26]~286_combout  & (\ID_Registers|Register_File[13][26]~regout )) # (!\ID_Registers|Read_Data_2_ID[26]~286_combout  & 
// ((\ID_Registers|Register_File[9][26]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[26]~286_combout ))))

	.dataa(\ID_Registers|Register_File[13][26]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[9][26]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[26]~286_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~287_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~287 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[26]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cycloneii_lcell_comb \ID_Registers|Register_File[5][26]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][26]~feeder_combout  = \ID_Registers|Register_File~297_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~297_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][26]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N27
cycloneii_lcell_ff \ID_Registers|Register_File[5][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][26]~regout ));

// Location: LCCOMB_X43_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~290 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~290_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[1][26]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[0][26]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[1][26]~regout ),
	.datab(\ID_Registers|Register_File[0][26]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~290_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~290 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Read_Data_2_ID[26]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~291 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~291_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[26]~290_combout  & ((\ID_Registers|Register_File[5][26]~regout ))) # (!\ID_Registers|Read_Data_2_ID[26]~290_combout  & 
// (\ID_Registers|Register_File[4][26]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[26]~290_combout ))))

	.dataa(\ID_Registers|Register_File[4][26]~regout ),
	.datab(\ID_Registers|Register_File[5][26]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Read_Data_2_ID[26]~290_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~291_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~291 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[26]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~288 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~288_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[3][26]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[2][26]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[2][26]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[3][26]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~288_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~288 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[26]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~289 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~289_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[26]~288_combout  & ((\ID_Registers|Register_File[7][26]~regout ))) # (!\ID_Registers|Read_Data_2_ID[26]~288_combout  & 
// (\ID_Registers|Register_File[6][26]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[26]~288_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[6][26]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[26]~288_combout ),
	.datad(\ID_Registers|Register_File[7][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~289_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~289 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_2_ID[26]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~292 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~292_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Read_Data_2_ID[26]~289_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Read_Data_2_ID[26]~291_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[26]~291_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[26]~289_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~292_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~292 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[26]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneii_lcell_comb \ID_Registers|Register_File[15][26]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][26]~feeder_combout  = \ID_Registers|Register_File~297_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~297_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][26]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N1
cycloneii_lcell_ff \ID_Registers|Register_File[15][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][26]~regout ));

// Location: LCFF_X41_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[11][26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~297_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][26]~regout ));

// Location: LCCOMB_X41_Y32_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~293 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~293_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Register_File[14][26]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[10][26]~regout ))))

	.dataa(\ID_Registers|Register_File[10][26]~regout ),
	.datab(\ID_Registers|Register_File[14][26]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~293_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~293 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Read_Data_2_ID[26]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~294 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~294_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[26]~293_combout  & (\ID_Registers|Register_File[15][26]~regout )) # (!\ID_Registers|Read_Data_2_ID[26]~293_combout  & 
// ((\ID_Registers|Register_File[11][26]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[26]~293_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[15][26]~regout ),
	.datac(\ID_Registers|Register_File[11][26]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[26]~293_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~294_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~294 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[26]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~295 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~295_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[26]~292_combout  & ((\ID_Registers|Read_Data_2_ID[26]~294_combout ))) # (!\ID_Registers|Read_Data_2_ID[26]~292_combout  & 
// (\ID_Registers|Read_Data_2_ID[26]~287_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[26]~292_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Read_Data_2_ID[26]~287_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[26]~292_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[26]~294_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~295_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~295 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_2_ID[26]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~296 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~296_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[26]~295_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[26]~295_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~296_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~296 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[26]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[26]~296_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCCOMB_X52_Y25_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~58 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~58 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~59 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[26]~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~59 .lut_mask = 16'h5404;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]));

// Location: LCFF_X40_Y32_N31
cycloneii_lcell_ff \ID_Registers|Register_File[9][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][24]~regout ));

// Location: LCCOMB_X40_Y32_N30
cycloneii_lcell_comb \ID_Registers|Register_File~272 (
// Equation(s):
// \ID_Registers|Register_File~272_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[11][24]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[9][24]~regout )))))

	.dataa(\ID_Registers|Register_File[11][24]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[9][24]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~272_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~272 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N11
cycloneii_lcell_ff \ID_Registers|Register_File[13][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][24]~regout ));

// Location: LCCOMB_X40_Y32_N10
cycloneii_lcell_comb \ID_Registers|Register_File~273 (
// Equation(s):
// \ID_Registers|Register_File~273_combout  = (\ID_Registers|Register_File~272_combout  & ((\ID_Registers|Register_File[15][24]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~272_combout  & 
// (((\ID_Registers|Register_File[13][24]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[15][24]~regout ),
	.datab(\ID_Registers|Register_File~272_combout ),
	.datac(\ID_Registers|Register_File[13][24]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~273_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~273 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Register_File~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[10][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][24]~regout ));

// Location: LCCOMB_X40_Y33_N18
cycloneii_lcell_comb \ID_Registers|Register_File~265 (
// Equation(s):
// \ID_Registers|Register_File~265_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[10][24]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[8][24]~regout ))))

	.dataa(\ID_Registers|Register_File[8][24]~regout ),
	.datab(\ID_Registers|Register_File[10][24]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~265_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~265 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Register_File~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
cycloneii_lcell_comb \ID_Registers|Register_File~266 (
// Equation(s):
// \ID_Registers|Register_File~266_combout  = (\ID_Registers|Register_File~265_combout  & ((\ID_Registers|Register_File[14][24]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~265_combout  & 
// (((\ID_Registers|Register_File[12][24]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[14][24]~regout ),
	.datab(\ID_Registers|Register_File[12][24]~regout ),
	.datac(\ID_Registers|Register_File~265_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~266_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~266 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[5][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][24]~regout ));

// Location: LCFF_X45_Y28_N5
cycloneii_lcell_ff \ID_Registers|Register_File[1][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][24]~regout ));

// Location: LCFF_X45_Y31_N29
cycloneii_lcell_ff \ID_Registers|Register_File[3][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][24]~regout ));

// Location: LCCOMB_X45_Y31_N28
cycloneii_lcell_comb \ID_Registers|Register_File~267 (
// Equation(s):
// \ID_Registers|Register_File~267_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[3][24]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[1][24]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[1][24]~regout ),
	.datac(\ID_Registers|Register_File[3][24]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~267_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~267 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N8
cycloneii_lcell_comb \ID_Registers|Register_File~268 (
// Equation(s):
// \ID_Registers|Register_File~268_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~267_combout  & (\ID_Registers|Register_File[7][24]~regout )) # (!\ID_Registers|Register_File~267_combout  & 
// ((\ID_Registers|Register_File[5][24]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~267_combout ))))

	.dataa(\ID_Registers|Register_File[7][24]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[5][24]~regout ),
	.datad(\ID_Registers|Register_File~267_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~268_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~268 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N27
cycloneii_lcell_ff \ID_Registers|Register_File[4][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][24]~regout ));

// Location: LCFF_X44_Y31_N13
cycloneii_lcell_ff \ID_Registers|Register_File[6][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][24]~regout ));

// Location: LCFF_X45_Y31_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][24]~regout ));

// Location: LCFF_X45_Y28_N27
cycloneii_lcell_ff \ID_Registers|Register_File[0][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][24]~regout ));

// Location: LCCOMB_X45_Y31_N18
cycloneii_lcell_comb \ID_Registers|Register_File~269 (
// Equation(s):
// \ID_Registers|Register_File~269_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # ((\ID_Registers|Register_File[2][24]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[0][24]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[2][24]~regout ),
	.datad(\ID_Registers|Register_File[0][24]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~269_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~269 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N12
cycloneii_lcell_comb \ID_Registers|Register_File~270 (
// Equation(s):
// \ID_Registers|Register_File~270_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~269_combout  & ((\ID_Registers|Register_File[6][24]~regout ))) # (!\ID_Registers|Register_File~269_combout  & 
// (\ID_Registers|Register_File[4][24]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~269_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[4][24]~regout ),
	.datac(\ID_Registers|Register_File[6][24]~regout ),
	.datad(\ID_Registers|Register_File~269_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~270_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~270 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N10
cycloneii_lcell_comb \ID_Registers|Register_File~271 (
// Equation(s):
// \ID_Registers|Register_File~271_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File~268_combout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~270_combout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~268_combout ),
	.datad(\ID_Registers|Register_File~270_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~271_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~271 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Register_File~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N18
cycloneii_lcell_comb \ID_Registers|Register_File~274 (
// Equation(s):
// \ID_Registers|Register_File~274_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~271_combout  & (\ID_Registers|Register_File~273_combout )) # (!\ID_Registers|Register_File~271_combout  & 
// ((\ID_Registers|Register_File~266_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~271_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~273_combout ),
	.datac(\ID_Registers|Register_File~266_combout ),
	.datad(\ID_Registers|Register_File~271_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~274_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~274 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N10
cycloneii_lcell_comb \ID_Registers|Register_File~275 (
// Equation(s):
// \ID_Registers|Register_File~275_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~274_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\ID_Registers|Register_File~274_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~275_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~275 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Register_File~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cycloneii_lcell_comb \ID_Registers|Register_File[12][24]~feeder (
// Equation(s):
// \ID_Registers|Register_File[12][24]~feeder_combout  = \ID_Registers|Register_File~275_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~275_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[12][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[12][24]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[12][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[12][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[12][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][24]~regout ));

// Location: LCFF_X40_Y33_N11
cycloneii_lcell_ff \ID_Registers|Register_File[8][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][24]~regout ));

// Location: LCCOMB_X40_Y32_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~264 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~264_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[9][24]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[8][24]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[9][24]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[8][24]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~264_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~264 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Read_Data_2_ID[24]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~265 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~265_combout  = (\ID_Registers|Read_Data_2_ID[24]~264_combout  & ((\ID_Registers|Register_File[13][24]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[24]~264_combout  & 
// (((\ID_Registers|Register_File[12][24]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[13][24]~regout ),
	.datab(\ID_Registers|Register_File[12][24]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[24]~264_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~265_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~265 .lut_mask = 16'hACF0;
defparam \ID_Registers|Read_Data_2_ID[24]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y32_N7
cycloneii_lcell_ff \ID_Registers|Register_File[14][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][24]~regout ));

// Location: LCFF_X41_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[11][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][24]~regout ));

// Location: LCCOMB_X41_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~271 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~271_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\ID_Registers|Register_File[11][24]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[10][24]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[11][24]~regout ),
	.datad(\ID_Registers|Register_File[10][24]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~271_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~271 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[24]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~272 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~272_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[24]~271_combout  & (\ID_Registers|Register_File[15][24]~regout )) # (!\ID_Registers|Read_Data_2_ID[24]~271_combout  & 
// ((\ID_Registers|Register_File[14][24]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[24]~271_combout ))))

	.dataa(\ID_Registers|Register_File[15][24]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[14][24]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~271_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~272_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~272 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[24]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~268 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~268_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[1][24]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][24]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[0][24]~regout ),
	.datac(\ID_Registers|Register_File[1][24]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~268_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~268 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[24]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~269 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~269_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[24]~268_combout  & ((\ID_Registers|Register_File[5][24]~regout ))) # (!\ID_Registers|Read_Data_2_ID[24]~268_combout  & 
// (\ID_Registers|Register_File[4][24]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[24]~268_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[4][24]~regout ),
	.datac(\ID_Registers|Register_File[5][24]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~268_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~269_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~269 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[24]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N23
cycloneii_lcell_ff \ID_Registers|Register_File[7][24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~275_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][24]~regout ));

// Location: LCCOMB_X45_Y31_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~266 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~266_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[6][24]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[2][24]~regout )))))

	.dataa(\ID_Registers|Register_File[6][24]~regout ),
	.datab(\ID_Registers|Register_File[2][24]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~266_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~266 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Read_Data_2_ID[24]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~267 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~267_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[24]~266_combout  & ((\ID_Registers|Register_File[7][24]~regout ))) # (!\ID_Registers|Read_Data_2_ID[24]~266_combout  & 
// (\ID_Registers|Register_File[3][24]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[24]~266_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[3][24]~regout ),
	.datac(\ID_Registers|Register_File[7][24]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~266_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~267_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~267 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[24]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~270 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~270_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Read_Data_2_ID[24]~267_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Read_Data_2_ID[24]~269_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[24]~269_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~267_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~270_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~270 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[24]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~273 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~273_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[24]~270_combout  & ((\ID_Registers|Read_Data_2_ID[24]~272_combout ))) # (!\ID_Registers|Read_Data_2_ID[24]~270_combout  & 
// (\ID_Registers|Read_Data_2_ID[24]~265_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[24]~270_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Read_Data_2_ID[24]~265_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[24]~272_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~270_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~273_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~273 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[24]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~274 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~274_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # 
// (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\ID_Registers|Read_Data_2_ID[24]~273_combout ))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[24]~273_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~274_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~274 .lut_mask = 16'h5410;
defparam \ID_Registers|Read_Data_2_ID[24]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[24]~274_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCFF_X53_Y30_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]));

// Location: LCFF_X53_Y30_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]));

// Location: LCCOMB_X53_Y30_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~35 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~35_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~35 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[24] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [24] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~35_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [24])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [24]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [24]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[24] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]));

// Location: LCCOMB_X53_Y30_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~54 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~54 .lut_mask = 16'hAACC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~55 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[24]~54_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~55 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N14
cycloneii_lcell_comb \EX_Forward_A|Mux8~0 (
// Equation(s):
// \EX_Forward_A|Mux8~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~0 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N12
cycloneii_lcell_comb \EX_Forward_A|Mux8~1 (
// Equation(s):
// \EX_Forward_A|Mux8~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & ((\EX_Forward_A|Mux8~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & 
// (\EX_Forward_A|Mux8~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_A|Mux8~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N4
cycloneii_lcell_comb \EX_Forward_A|Mux9~0 (
// Equation(s):
// \EX_Forward_A|Mux9~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~0 .lut_mask = 16'hAACC;
defparam \EX_Forward_A|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N13
cycloneii_lcell_ff \ID_Registers|Register_File[1][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][22]~regout ));

// Location: LCCOMB_X45_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File~245 (
// Equation(s):
// \ID_Registers|Register_File~245_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File[5][22]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[1][22]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[5][22]~regout ),
	.datad(\ID_Registers|Register_File[1][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~245_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~245 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Register_File~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N29
cycloneii_lcell_ff \ID_Registers|Register_File[7][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][22]~regout ));

// Location: LCCOMB_X44_Y34_N4
cycloneii_lcell_comb \ID_Registers|Register_File~246 (
// Equation(s):
// \ID_Registers|Register_File~246_combout  = (\ID_Registers|Register_File~245_combout  & (((\ID_Registers|Register_File[7][22]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~245_combout  & 
// (\ID_Registers|Register_File[3][22]~regout  & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))

	.dataa(\ID_Registers|Register_File[3][22]~regout ),
	.datab(\ID_Registers|Register_File~245_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[7][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~246_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~246 .lut_mask = 16'hEC2C;
defparam \ID_Registers|Register_File~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N15
cycloneii_lcell_ff \ID_Registers|Register_File[0][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][22]~regout ));

// Location: LCCOMB_X45_Y34_N18
cycloneii_lcell_comb \ID_Registers|Register_File[2][22]~feeder (
// Equation(s):
// \ID_Registers|Register_File[2][22]~feeder_combout  = \ID_Registers|Register_File~253_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~253_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][22]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[2][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y34_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][22]~regout ));

// Location: LCCOMB_X44_Y34_N26
cycloneii_lcell_comb \ID_Registers|Register_File~247 (
// Equation(s):
// \ID_Registers|Register_File~247_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # ((\ID_Registers|Register_File[2][22]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[0][22]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[0][22]~regout ),
	.datad(\ID_Registers|Register_File[2][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~247_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~247 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y31_N5
cycloneii_lcell_ff \ID_Registers|Register_File[6][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][22]~regout ));

// Location: LCCOMB_X44_Y34_N16
cycloneii_lcell_comb \ID_Registers|Register_File~248 (
// Equation(s):
// \ID_Registers|Register_File~248_combout  = (\ID_Registers|Register_File~247_combout  & (((\ID_Registers|Register_File[6][22]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~247_combout  & 
// (\ID_Registers|Register_File[4][22]~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[4][22]~regout ),
	.datab(\ID_Registers|Register_File~247_combout ),
	.datac(\ID_Registers|Register_File[6][22]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~248_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~248 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Register_File~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N14
cycloneii_lcell_comb \ID_Registers|Register_File~249 (
// Equation(s):
// \ID_Registers|Register_File~249_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File~246_combout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~248_combout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~246_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File~248_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~249_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~249 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Register_File~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N23
cycloneii_lcell_ff \ID_Registers|Register_File[11][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][22]~regout ));

// Location: LCFF_X41_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[15][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][22]~regout ));

// Location: LCCOMB_X41_Y33_N8
cycloneii_lcell_comb \ID_Registers|Register_File~251 (
// Equation(s):
// \ID_Registers|Register_File~251_combout  = (\ID_Registers|Register_File~250_combout  & (((\ID_Registers|Register_File[15][22]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~250_combout  & 
// (\ID_Registers|Register_File[11][22]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File~250_combout ),
	.datab(\ID_Registers|Register_File[11][22]~regout ),
	.datac(\ID_Registers|Register_File[15][22]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~251_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~251 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Register_File~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[12][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][22]~regout ));

// Location: LCFF_X43_Y33_N19
cycloneii_lcell_ff \ID_Registers|Register_File[14][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][22]~regout ));

// Location: LCFF_X43_Y27_N15
cycloneii_lcell_ff \ID_Registers|Register_File[8][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][22]~regout ));

// Location: LCCOMB_X43_Y33_N28
cycloneii_lcell_comb \ID_Registers|Register_File~243 (
// Equation(s):
// \ID_Registers|Register_File~243_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[10][22]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[8][22]~regout )))))

	.dataa(\ID_Registers|Register_File[10][22]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[8][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~243_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~243 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Register_File~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneii_lcell_comb \ID_Registers|Register_File~244 (
// Equation(s):
// \ID_Registers|Register_File~244_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~243_combout  & ((\ID_Registers|Register_File[14][22]~regout ))) # (!\ID_Registers|Register_File~243_combout  & 
// (\ID_Registers|Register_File[12][22]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~243_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[12][22]~regout ),
	.datac(\ID_Registers|Register_File[14][22]~regout ),
	.datad(\ID_Registers|Register_File~243_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~244_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~244 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N0
cycloneii_lcell_comb \ID_Registers|Register_File~252 (
// Equation(s):
// \ID_Registers|Register_File~252_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~249_combout  & (\ID_Registers|Register_File~251_combout )) # (!\ID_Registers|Register_File~249_combout  & 
// ((\ID_Registers|Register_File~244_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~249_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~249_combout ),
	.datac(\ID_Registers|Register_File~251_combout ),
	.datad(\ID_Registers|Register_File~244_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~252_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~252 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Register_File~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N8
cycloneii_lcell_comb \ID_Registers|Register_File~253 (
// Equation(s):
// \ID_Registers|Register_File~253_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~252_combout ))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(\ID_Registers|Register_File~252_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~253_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~253 .lut_mask = 16'hEE44;
defparam \ID_Registers|Register_File~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File[5][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][22]~regout ));

// Location: LCFF_X44_Y31_N23
cycloneii_lcell_ff \ID_Registers|Register_File[4][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][22]~regout ));

// Location: LCCOMB_X44_Y31_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~132 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~132_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][22]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][22]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][22]~regout ),
	.datac(\ID_Registers|Register_File[6][22]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~132_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~132 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[22]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~133 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~133_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[22]~132_combout  & ((\ID_Registers|Register_File[7][22]~regout ))) # (!\ID_Registers|Read_Data_1_ID[22]~132_combout  & 
// (\ID_Registers|Register_File[5][22]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[22]~132_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][22]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[22]~132_combout ),
	.datad(\ID_Registers|Register_File[7][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~133_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~133 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_1_ID[22]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~134 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~134_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][22]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][22]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][22]~regout ),
	.datac(\ID_Registers|Register_File[1][22]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~134_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~134 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[22]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N25
cycloneii_lcell_ff \ID_Registers|Register_File[3][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][22]~regout ));

// Location: LCCOMB_X44_Y34_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~135 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~135_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[22]~134_combout  & (\ID_Registers|Register_File[3][22]~regout )) # (!\ID_Registers|Read_Data_1_ID[22]~134_combout  & 
// ((\ID_Registers|Register_File[2][22]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Read_Data_1_ID[22]~134_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Read_Data_1_ID[22]~134_combout ),
	.datac(\ID_Registers|Register_File[3][22]~regout ),
	.datad(\ID_Registers|Register_File[2][22]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~135_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~135 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Read_Data_1_ID[22]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~136 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~136_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[22]~133_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[22]~135_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[22]~133_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[22]~135_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~136_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~136 .lut_mask = 16'hF5A0;
defparam \ID_Registers|Read_Data_1_ID[22]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~137 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~137_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[22]~136_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[22]~136_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~137_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~137 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[22]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[22]~137_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X48_Y31_N22
cycloneii_lcell_comb \EX_Forward_A|Mux9~1 (
// Equation(s):
// \EX_Forward_A|Mux9~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_Forward_A|Mux9~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_Forward_A|Mux9~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datab(\EX_Forward_A|Mux9~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]));

// Location: LCFF_X45_Y30_N21
cycloneii_lcell_ff \ID_Registers|Register_File[13][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][21]~regout ));

// Location: LCFF_X44_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[4][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][21]~regout ));

// Location: LCCOMB_X41_Y33_N30
cycloneii_lcell_comb \ID_Registers|Register_File~232 (
// Equation(s):
// \ID_Registers|Register_File~232_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[5][21]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[4][21]~regout )))))

	.dataa(\ID_Registers|Register_File[5][21]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[4][21]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~232_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~232 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Register_File~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N31
cycloneii_lcell_ff \ID_Registers|Register_File[12][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][21]~regout ));

// Location: LCCOMB_X42_Y33_N0
cycloneii_lcell_comb \ID_Registers|Register_File~233 (
// Equation(s):
// \ID_Registers|Register_File~233_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~232_combout  & (\ID_Registers|Register_File[13][21]~regout )) # (!\ID_Registers|Register_File~232_combout  & 
// ((\ID_Registers|Register_File[12][21]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~232_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[13][21]~regout ),
	.datac(\ID_Registers|Register_File~232_combout ),
	.datad(\ID_Registers|Register_File[12][21]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~233_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~233 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N7
cycloneii_lcell_ff \ID_Registers|Register_File[11][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][21]~regout ));

// Location: LCCOMB_X43_Y31_N18
cycloneii_lcell_comb \ID_Registers|Register_File[2][21]~feeder (
// Equation(s):
// \ID_Registers|Register_File[2][21]~feeder_combout  = \ID_Registers|Register_File~242_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~242_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][21]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[2][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][21]~regout ));

// Location: LCCOMB_X43_Y32_N12
cycloneii_lcell_comb \ID_Registers|Register_File~234 (
// Equation(s):
// \ID_Registers|Register_File~234_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[10][21]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[2][21]~regout )))))

	.dataa(\ID_Registers|Register_File[10][21]~regout ),
	.datab(\ID_Registers|Register_File[2][21]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~234_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~234 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Register_File~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneii_lcell_comb \ID_Registers|Register_File~235 (
// Equation(s):
// \ID_Registers|Register_File~235_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~234_combout  & ((\ID_Registers|Register_File[11][21]~regout ))) # (!\ID_Registers|Register_File~234_combout  & 
// (\ID_Registers|Register_File[3][21]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~234_combout ))))

	.dataa(\ID_Registers|Register_File[3][21]~regout ),
	.datab(\ID_Registers|Register_File[11][21]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File~234_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~235_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~235 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneii_lcell_comb \ID_Registers|Register_File~238 (
// Equation(s):
// \ID_Registers|Register_File~238_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # (\ID_Registers|Register_File~235_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File~237_combout  & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\ID_Registers|Register_File~237_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~235_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~238_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~238 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Register_File~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N25
cycloneii_lcell_ff \ID_Registers|Register_File[14][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][21]~regout ));

// Location: LCFF_X45_Y32_N21
cycloneii_lcell_ff \ID_Registers|Register_File[15][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][21]~regout ));

// Location: LCCOMB_X44_Y33_N0
cycloneii_lcell_comb \ID_Registers|Register_File~240 (
// Equation(s):
// \ID_Registers|Register_File~240_combout  = (\ID_Registers|Register_File~239_combout  & (((\ID_Registers|Register_File[15][21]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~239_combout  & 
// (\ID_Registers|Register_File[14][21]~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File~239_combout ),
	.datab(\ID_Registers|Register_File[14][21]~regout ),
	.datac(\ID_Registers|Register_File[15][21]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~240_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~240 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Register_File~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneii_lcell_comb \ID_Registers|Register_File~241 (
// Equation(s):
// \ID_Registers|Register_File~241_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~238_combout  & ((\ID_Registers|Register_File~240_combout ))) # (!\ID_Registers|Register_File~238_combout  & 
// (\ID_Registers|Register_File~233_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~238_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~233_combout ),
	.datac(\ID_Registers|Register_File~238_combout ),
	.datad(\ID_Registers|Register_File~240_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~241_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~241 .lut_mask = 16'hF858;
defparam \ID_Registers|Register_File~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N0
cycloneii_lcell_comb \ID_Registers|Register_File~242 (
// Equation(s):
// \ID_Registers|Register_File~242_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~241_combout )))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\ID_Registers|Register_File~241_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~242_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~242 .lut_mask = 16'hF5A0;
defparam \ID_Registers|Register_File~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneii_lcell_comb \ID_Registers|Register_File[7][21]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][21]~feeder_combout  = \ID_Registers|Register_File~242_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~242_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][21]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N25
cycloneii_lcell_ff \ID_Registers|Register_File[7][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][21]~regout ));

// Location: LCCOMB_X45_Y30_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~239 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~239_combout  = (\ID_Registers|Read_Data_2_ID[21]~238_combout  & (((\ID_Registers|Register_File[15][21]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[21]~238_combout  & 
// (\ID_Registers|Register_File[7][21]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Read_Data_2_ID[21]~238_combout ),
	.datab(\ID_Registers|Register_File[7][21]~regout ),
	.datac(\ID_Registers|Register_File[15][21]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~239_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~239 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[21]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cycloneii_lcell_comb \ID_Registers|Register_File[8][21]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][21]~feeder_combout  = \ID_Registers|Register_File~242_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~242_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][21]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N11
cycloneii_lcell_ff \ID_Registers|Register_File[8][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][21]~regout ));

// Location: LCFF_X42_Y32_N13
cycloneii_lcell_ff \ID_Registers|Register_File[10][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][21]~regout ));

// Location: LCFF_X42_Y31_N1
cycloneii_lcell_ff \ID_Registers|Register_File[0][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][21]~regout ));

// Location: LCCOMB_X42_Y31_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~235 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~235_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[2][21]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[0][21]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[2][21]~regout ),
	.datac(\ID_Registers|Register_File[0][21]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~235_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~235 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[21]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~236 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~236_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[21]~235_combout  & ((\ID_Registers|Register_File[10][21]~regout ))) # (!\ID_Registers|Read_Data_2_ID[21]~235_combout  & 
// (\ID_Registers|Register_File[8][21]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[21]~235_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[8][21]~regout ),
	.datac(\ID_Registers|Register_File[10][21]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~235_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~236_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~236 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[21]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~237 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~237_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Read_Data_2_ID[21]~234_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[21]~236_combout )))))

	.dataa(\ID_Registers|Read_Data_2_ID[21]~234_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Read_Data_2_ID[21]~236_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~237_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~237 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Read_Data_2_ID[21]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~240 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~240_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[21]~237_combout  & ((\ID_Registers|Read_Data_2_ID[21]~239_combout ))) # (!\ID_Registers|Read_Data_2_ID[21]~237_combout  & 
// (\ID_Registers|Read_Data_2_ID[21]~232_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[21]~237_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[21]~232_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[21]~239_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~237_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~240_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~240 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[21]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~241 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~241_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[21]~240_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~240_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~241_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~241 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[21]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[21]~241_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCFF_X47_Y30_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]));

// Location: LCFF_X47_Y30_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]));

// Location: LCFF_X45_Y31_N21
cycloneii_lcell_ff \ID_Registers|Register_File[3][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][18]~regout ));

// Location: LCFF_X44_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File[0][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][18]~regout ));

// Location: LCFF_X44_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File[1][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][18]~regout ));

// Location: LCCOMB_X44_Y27_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~110 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~110_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][18]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][18]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][18]~regout ),
	.datac(\ID_Registers|Register_File[1][18]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~110_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~110 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[18]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~111 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~111_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[18]~110_combout  & ((\ID_Registers|Register_File[3][18]~regout ))) # (!\ID_Registers|Read_Data_1_ID[18]~110_combout  & 
// (\ID_Registers|Register_File[2][18]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[18]~110_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][18]~regout ),
	.datac(\ID_Registers|Register_File[3][18]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[18]~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~111_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~111 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[18]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~112 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~112_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[18]~109_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[18]~111_combout )))

	.dataa(\ID_Registers|Read_Data_1_ID[18]~109_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[18]~111_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~112_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~112 .lut_mask = 16'hBB88;
defparam \ID_Registers|Read_Data_1_ID[18]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~113 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~113_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[18]~112_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[18]~112_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~113_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~113 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[18]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[18]~113_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \EX_Forward_A|Mux13~0 (
// Equation(s):
// \EX_Forward_A|Mux13~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~0 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \EX_Forward_A|Mux13~1 (
// Equation(s):
// \EX_Forward_A|Mux13~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [18])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_A|Mux13~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_A|Mux13~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datad(\EX_Forward_A|Mux13~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~42 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~42 .lut_mask = 16'hAFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~43 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[18]~42_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~43 .lut_mask = 16'h3202;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N12
cycloneii_lcell_comb \EX_Forward_A|Mux14~0 (
// Equation(s):
// \EX_Forward_A|Mux14~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~0 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N14
cycloneii_lcell_comb \EX_Forward_A|Mux14~1 (
// Equation(s):
// \EX_Forward_A|Mux14~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & ((\EX_Forward_A|Mux14~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] 
// & (\EX_Forward_A|Mux14~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cycloneii_lcell_comb \ID_Registers|Register_File[9][16]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][16]~feeder_combout  = \ID_Registers|Register_File~187_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~187_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][16]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File[9][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][16]~regout ));

// Location: LCCOMB_X39_Y29_N0
cycloneii_lcell_comb \ID_Registers|Register_File~184 (
// Equation(s):
// \ID_Registers|Register_File~184_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[11][16]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[9][16]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[11][16]~regout ),
	.datab(\ID_Registers|Register_File[9][16]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~184_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~184 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Register_File~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cycloneii_lcell_comb \ID_Registers|Register_File~185 (
// Equation(s):
// \ID_Registers|Register_File~185_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~184_combout  & (\ID_Registers|Register_File[15][16]~regout )) # (!\ID_Registers|Register_File~184_combout  & 
// ((\ID_Registers|Register_File[13][16]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~184_combout ))))

	.dataa(\ID_Registers|Register_File[15][16]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[13][16]~regout ),
	.datad(\ID_Registers|Register_File~184_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~185_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~185 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N3
cycloneii_lcell_ff \ID_Registers|Register_File[3][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][16]~regout ));

// Location: LCCOMB_X49_Y28_N2
cycloneii_lcell_comb \ID_Registers|Register_File~177 (
// Equation(s):
// \ID_Registers|Register_File~177_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[3][16]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[1][16]~regout ))))

	.dataa(\ID_Registers|Register_File[1][16]~regout ),
	.datab(\ID_Registers|Register_File[3][16]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~177_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~177 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Register_File~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y29_N17
cycloneii_lcell_ff \ID_Registers|Register_File[7][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][16]~regout ));

// Location: LCCOMB_X47_Y29_N22
cycloneii_lcell_comb \ID_Registers|Register_File[5][16]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][16]~feeder_combout  = \ID_Registers|Register_File~187_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~187_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][16]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File[5][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][16]~regout ));

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \ID_Registers|Register_File~178 (
// Equation(s):
// \ID_Registers|Register_File~178_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~177_combout  & (\ID_Registers|Register_File[7][16]~regout )) # (!\ID_Registers|Register_File~177_combout  & 
// ((\ID_Registers|Register_File[5][16]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~177_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~177_combout ),
	.datac(\ID_Registers|Register_File[7][16]~regout ),
	.datad(\ID_Registers|Register_File[5][16]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~178_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~178 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Register_File~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N15
cycloneii_lcell_ff \ID_Registers|Register_File[2][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][16]~regout ));

// Location: LCFF_X44_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File[0][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][16]~regout ));

// Location: LCFF_X44_Y30_N7
cycloneii_lcell_ff \ID_Registers|Register_File[4][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][16]~regout ));

// Location: LCCOMB_X45_Y29_N22
cycloneii_lcell_comb \ID_Registers|Register_File~181 (
// Equation(s):
// \ID_Registers|Register_File~181_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\ID_Registers|Register_File[4][16]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[0][16]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[0][16]~regout ),
	.datad(\ID_Registers|Register_File[4][16]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~181_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~181 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneii_lcell_comb \ID_Registers|Register_File~182 (
// Equation(s):
// \ID_Registers|Register_File~182_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~181_combout  & (\ID_Registers|Register_File[6][16]~regout )) # (!\ID_Registers|Register_File~181_combout  & 
// ((\ID_Registers|Register_File[2][16]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~181_combout ))))

	.dataa(\ID_Registers|Register_File[6][16]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[2][16]~regout ),
	.datad(\ID_Registers|Register_File~181_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~182_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~182 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \ID_Registers|Register_File[12][16]~feeder (
// Equation(s):
// \ID_Registers|Register_File[12][16]~feeder_combout  = \ID_Registers|Register_File~187_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~187_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[12][16]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File[12][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[12][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][16]~regout ));

// Location: LCCOMB_X42_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File~179 (
// Equation(s):
// \ID_Registers|Register_File~179_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[12][16]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[8][16]~regout ))))

	.dataa(\ID_Registers|Register_File[8][16]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[12][16]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~179_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~179 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Register_File~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N9
cycloneii_lcell_ff \ID_Registers|Register_File[10][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][16]~regout ));

// Location: LCCOMB_X42_Y27_N12
cycloneii_lcell_comb \ID_Registers|Register_File~180 (
// Equation(s):
// \ID_Registers|Register_File~180_combout  = (\ID_Registers|Register_File~179_combout  & ((\ID_Registers|Register_File[14][16]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~179_combout  & 
// (((\ID_Registers|Register_File[10][16]~regout  & \MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[14][16]~regout ),
	.datab(\ID_Registers|Register_File~179_combout ),
	.datac(\ID_Registers|Register_File[10][16]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~180_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~180 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Register_File~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File~183 (
// Equation(s):
// \ID_Registers|Register_File~183_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File~180_combout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~182_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~182_combout ),
	.datac(\ID_Registers|Register_File~180_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~183_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~183 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneii_lcell_comb \ID_Registers|Register_File~186 (
// Equation(s):
// \ID_Registers|Register_File~186_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~183_combout  & (\ID_Registers|Register_File~185_combout )) # (!\ID_Registers|Register_File~183_combout  & 
// ((\ID_Registers|Register_File~178_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~183_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~185_combout ),
	.datac(\ID_Registers|Register_File~178_combout ),
	.datad(\ID_Registers|Register_File~183_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~186_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~186 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File~187 (
// Equation(s):
// \ID_Registers|Register_File~187_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~186_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~186_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~187_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~187 .lut_mask = 16'hBB88;
defparam \ID_Registers|Register_File~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N13
cycloneii_lcell_ff \ID_Registers|Register_File[13][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][16]~regout ));

// Location: LCCOMB_X39_Y29_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~176 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~176_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # (\ID_Registers|Register_File[9][16]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[8][16]~regout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))

	.dataa(\ID_Registers|Register_File[8][16]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[9][16]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~176_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~176 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Read_Data_2_ID[16]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~177 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~177_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[16]~176_combout  & ((\ID_Registers|Register_File[13][16]~regout ))) # (!\ID_Registers|Read_Data_2_ID[16]~176_combout  & 
// (\ID_Registers|Register_File[12][16]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[16]~176_combout ))))

	.dataa(\ID_Registers|Register_File[12][16]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[13][16]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~176_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~177_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~177 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[16]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N31
cycloneii_lcell_ff \ID_Registers|Register_File[15][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][16]~regout ));

// Location: LCFF_X42_Y29_N7
cycloneii_lcell_ff \ID_Registers|Register_File[14][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][16]~regout ));

// Location: LCFF_X41_Y32_N31
cycloneii_lcell_ff \ID_Registers|Register_File[11][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][16]~regout ));

// Location: LCCOMB_X41_Y32_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~183 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~183_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[11][16]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[10][16]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[10][16]~regout ),
	.datab(\ID_Registers|Register_File[11][16]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~183_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~183 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[16]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~184 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~184_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[16]~183_combout  & (\ID_Registers|Register_File[15][16]~regout )) # (!\ID_Registers|Read_Data_2_ID[16]~183_combout  & 
// ((\ID_Registers|Register_File[14][16]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[16]~183_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[15][16]~regout ),
	.datac(\ID_Registers|Register_File[14][16]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~183_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~184_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~184 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[16]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~180 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~180_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[1][16]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[0][16]~regout )))))

	.dataa(\ID_Registers|Register_File[1][16]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[0][16]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~180_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~180 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Read_Data_2_ID[16]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~181 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~181_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[16]~180_combout  & (\ID_Registers|Register_File[5][16]~regout )) # (!\ID_Registers|Read_Data_2_ID[16]~180_combout  & 
// ((\ID_Registers|Register_File[4][16]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[16]~180_combout ))))

	.dataa(\ID_Registers|Register_File[5][16]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[16]~180_combout ),
	.datad(\ID_Registers|Register_File[4][16]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~181_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~181 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Read_Data_2_ID[16]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~178 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~178_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[6][16]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[2][16]~regout )))))

	.dataa(\ID_Registers|Register_File[6][16]~regout ),
	.datab(\ID_Registers|Register_File[2][16]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~178_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~178 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Read_Data_2_ID[16]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~179 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~179_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[16]~178_combout  & ((\ID_Registers|Register_File[7][16]~regout ))) # (!\ID_Registers|Read_Data_2_ID[16]~178_combout  & 
// (\ID_Registers|Register_File[3][16]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[16]~178_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[3][16]~regout ),
	.datac(\ID_Registers|Register_File[7][16]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~178_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~179_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~179 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[16]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~182 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~182_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Read_Data_2_ID[16]~179_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Read_Data_2_ID[16]~181_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[16]~181_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~179_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~182_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~182 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_2_ID[16]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~185 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~185_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[16]~182_combout  & ((\ID_Registers|Read_Data_2_ID[16]~184_combout ))) # (!\ID_Registers|Read_Data_2_ID[16]~182_combout  & 
// (\ID_Registers|Read_Data_2_ID[16]~177_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[16]~182_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Read_Data_2_ID[16]~177_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[16]~184_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~182_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~185_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~185 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[16]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~186 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~186_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[16]~185_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[16]~185_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~186_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~186 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[16]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[16]~186_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~38 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~38 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~39 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~39 .lut_mask = 16'h3210;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[15] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [15] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~26_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [15])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [15]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [15]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[15] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]));

// Location: LCCOMB_X52_Y26_N20
cycloneii_lcell_comb \EX_Forward_A|Mux16~0 (
// Equation(s):
// \EX_Forward_A|Mux16~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~0 .lut_mask = 16'hF3C0;
defparam \EX_Forward_A|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N26
cycloneii_lcell_comb \EX_Forward_A|Mux16~1 (
// Equation(s):
// \EX_Forward_A|Mux16~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & ((\EX_Forward_A|Mux16~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] 
// & (\EX_Forward_A|Mux16~0_combout  & (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~6_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datac(\EX_Forward_A|Mux16~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]));

// Location: LCFF_X41_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File[12][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][14]~regout ));

// Location: LCFF_X42_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File[14][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][14]~regout ));

// Location: LCFF_X41_Y27_N9
cycloneii_lcell_ff \ID_Registers|Register_File[8][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][14]~regout ));

// Location: LCCOMB_X40_Y31_N10
cycloneii_lcell_comb \ID_Registers|Register_File~155 (
// Equation(s):
// \ID_Registers|Register_File~155_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[10][14]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[8][14]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[10][14]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[8][14]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~155_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~155 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N20
cycloneii_lcell_comb \ID_Registers|Register_File~156 (
// Equation(s):
// \ID_Registers|Register_File~156_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~155_combout  & ((\ID_Registers|Register_File[14][14]~regout ))) # (!\ID_Registers|Register_File~155_combout  & 
// (\ID_Registers|Register_File[12][14]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~155_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[12][14]~regout ),
	.datac(\ID_Registers|Register_File[14][14]~regout ),
	.datad(\ID_Registers|Register_File~155_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~156_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~156 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N1
cycloneii_lcell_ff \ID_Registers|Register_File[11][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][14]~regout ));

// Location: LCFF_X42_Y25_N5
cycloneii_lcell_ff \ID_Registers|Register_File[9][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][14]~regout ));

// Location: LCFF_X42_Y25_N3
cycloneii_lcell_ff \ID_Registers|Register_File[13][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][14]~regout ));

// Location: LCCOMB_X42_Y25_N4
cycloneii_lcell_comb \ID_Registers|Register_File~162 (
// Equation(s):
// \ID_Registers|Register_File~162_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[13][14]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[9][14]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[9][14]~regout ),
	.datad(\ID_Registers|Register_File[13][14]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~162_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~162 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cycloneii_lcell_comb \ID_Registers|Register_File~163 (
// Equation(s):
// \ID_Registers|Register_File~163_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~162_combout  & (\ID_Registers|Register_File[15][14]~regout )) # (!\ID_Registers|Register_File~162_combout  & 
// ((\ID_Registers|Register_File[11][14]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~162_combout ))))

	.dataa(\ID_Registers|Register_File[15][14]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[11][14]~regout ),
	.datad(\ID_Registers|Register_File~162_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~163_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~163 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N2
cycloneii_lcell_comb \ID_Registers|Register_File~164 (
// Equation(s):
// \ID_Registers|Register_File~164_combout  = (\ID_Registers|Register_File~161_combout  & (((\ID_Registers|Register_File~163_combout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19]))) # (!\ID_Registers|Register_File~161_combout  & 
// (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~156_combout )))

	.dataa(\ID_Registers|Register_File~161_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File~156_combout ),
	.datad(\ID_Registers|Register_File~163_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~164_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~164 .lut_mask = 16'hEA62;
defparam \ID_Registers|Register_File~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
cycloneii_lcell_comb \ID_Registers|Register_File~165 (
// Equation(s):
// \ID_Registers|Register_File~165_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~164_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\ID_Registers|Register_File~164_combout ),
	.datad(\ID_Registers|Register_File~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~165_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~165 .lut_mask = 16'hCCF0;
defparam \ID_Registers|Register_File~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N17
cycloneii_lcell_ff \ID_Registers|Register_File[6][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][14]~regout ));

// Location: LCFF_X42_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File[7][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][14]~regout ));

// Location: LCCOMB_X41_Y31_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~155 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~155_combout  = (\ID_Registers|Read_Data_2_ID[14]~154_combout  & (((\ID_Registers|Register_File[7][14]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[14]~154_combout  & 
// (\ID_Registers|Register_File[6][14]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Read_Data_2_ID[14]~154_combout ),
	.datab(\ID_Registers|Register_File[6][14]~regout ),
	.datac(\ID_Registers|Register_File[7][14]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~155_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~155 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[14]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N29
cycloneii_lcell_ff \ID_Registers|Register_File[10][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][14]~regout ));

// Location: LCCOMB_X42_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~161 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~161_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Register_File[14][14]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[10][14]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[10][14]~regout ),
	.datac(\ID_Registers|Register_File[14][14]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~161_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~161 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[14]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~162 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~162_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[14]~161_combout  & (\ID_Registers|Register_File[15][14]~regout )) # (!\ID_Registers|Read_Data_2_ID[14]~161_combout  & 
// ((\ID_Registers|Register_File[11][14]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[14]~161_combout ))))

	.dataa(\ID_Registers|Register_File[15][14]~regout ),
	.datab(\ID_Registers|Register_File[11][14]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[14]~161_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~162_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~162 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[14]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N5
cycloneii_lcell_ff \ID_Registers|Register_File[4][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][14]~regout ));

// Location: LCFF_X41_Y31_N5
cycloneii_lcell_ff \ID_Registers|Register_File[1][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][14]~regout ));

// Location: LCFF_X40_Y31_N15
cycloneii_lcell_ff \ID_Registers|Register_File[0][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][14]~regout ));

// Location: LCCOMB_X41_Y31_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~158 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~158_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\ID_Registers|Register_File[1][14]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[0][14]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[1][14]~regout ),
	.datad(\ID_Registers|Register_File[0][14]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~158_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~158 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[14]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~159 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~159_combout  = (\ID_Registers|Read_Data_2_ID[14]~158_combout  & ((\ID_Registers|Register_File[5][14]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[14]~158_combout  & 
// (((\ID_Registers|Register_File[4][14]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[5][14]~regout ),
	.datab(\ID_Registers|Register_File[4][14]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[14]~158_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~159_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~159 .lut_mask = 16'hACF0;
defparam \ID_Registers|Read_Data_2_ID[14]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~156 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~156_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[12][14]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (((\ID_Registers|Register_File[8][14]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[12][14]~regout ),
	.datac(\ID_Registers|Register_File[8][14]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~156_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~156 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[14]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~157 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~157_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[14]~156_combout  & ((\ID_Registers|Register_File[13][14]~regout ))) # (!\ID_Registers|Read_Data_2_ID[14]~156_combout  & 
// (\ID_Registers|Register_File[9][14]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[14]~156_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[9][14]~regout ),
	.datac(\ID_Registers|Register_File[13][14]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~156_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~157_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~157 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[14]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~160 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~160_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// ((\ID_Registers|Read_Data_2_ID[14]~157_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Read_Data_2_ID[14]~159_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Read_Data_2_ID[14]~159_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Read_Data_2_ID[14]~157_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~160_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~160 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Read_Data_2_ID[14]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~163 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~163_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[14]~160_combout  & ((\ID_Registers|Read_Data_2_ID[14]~162_combout ))) # (!\ID_Registers|Read_Data_2_ID[14]~160_combout  & 
// (\ID_Registers|Read_Data_2_ID[14]~155_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[14]~160_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Read_Data_2_ID[14]~155_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[14]~162_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~160_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~163_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~163 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[14]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~164 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~164_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[14]~163_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~163_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~164_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~164 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[14]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[14]~164_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCFF_X47_Y34_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]));

// Location: LCFF_X47_Y34_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]));

// Location: LCCOMB_X50_Y30_N20
cycloneii_lcell_comb \EX_Forward_A|Mux22~0 (
// Equation(s):
// \EX_Forward_A|Mux22~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~0 .lut_mask = 16'hCCF0;
defparam \EX_Forward_A|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N18
cycloneii_lcell_comb \EX_Forward_A|Mux22~1 (
// Equation(s):
// \EX_Forward_A|Mux22~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & ((\EX_Forward_A|Mux22~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & 
// (\EX_Forward_A|Mux22~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux22~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~1 .lut_mask = 16'hBE82;
defparam \EX_Forward_A|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneii_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & ((\EX_Forward_A|Mux22~1_combout  & (\EX_ALU|Add0~17  & VCC)) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add0~17 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & 
// ((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add0~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU|Add0~17 ) # (GND)))))
// \EX_ALU|Add0~19  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & (!\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|Add0~17 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & ((!\EX_ALU|Add0~17 ) # (!\EX_Forward_A|Mux22~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~17 ),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout(\EX_ALU|Add0~19 ));
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneii_lcell_comb \EX_ALU|Mux22~2 (
// Equation(s):
// \EX_ALU|Mux22~2_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~18_combout  & ((\EX_ALU|Mux22~0_combout )))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~18_combout ) # (!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Add1~18_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~18_combout ),
	.datad(\EX_ALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~2 .lut_mask = 16'hB833;
defparam \EX_ALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N8
cycloneii_lcell_comb \EX_ALU|Mux22~3 (
// Equation(s):
// \EX_ALU|Mux22~3_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & ((\EX_Forward_A|Mux22~1_combout ) # (!\EX_ALU|Mux22~2_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & 
// (!\EX_ALU|Mux22~2_combout  & \EX_Forward_A|Mux22~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux22~2_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU|Mux22~2_combout ),
	.datad(\EX_Forward_A|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~3 .lut_mask = 16'hBC38;
defparam \EX_ALU|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux22~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]));

// Location: LCFF_X50_Y30_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]));

// Location: LCCOMB_X51_Y30_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y30_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]));

// Location: LCFF_X50_Y30_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]));

// Location: LCCOMB_X50_Y30_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~20 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~20_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~20 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[9] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [9] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~20_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [9]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [9]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [9]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[9] .lut_mask = 16'hCCAA;
defparam \MEM_Data_Memory|Read_Data_MEM[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [9]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]));

// Location: LCCOMB_X50_Y30_N14
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[9]~9 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [9]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N27
cycloneii_lcell_ff \ID_Registers|Register_File[14][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][9]~regout ));

// Location: LCFF_X50_Y30_N3
cycloneii_lcell_ff \ID_Registers|Register_File[15][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][9]~regout ));

// Location: LCCOMB_X43_Y30_N26
cycloneii_lcell_comb \ID_Registers|Register_File~108 (
// Equation(s):
// \ID_Registers|Register_File~108_combout  = (\ID_Registers|Register_File~107_combout  & (((\ID_Registers|Register_File[15][9]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19]))) # (!\ID_Registers|Register_File~107_combout  & 
// (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[14][9]~regout )))

	.dataa(\ID_Registers|Register_File~107_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[14][9]~regout ),
	.datad(\ID_Registers|Register_File[15][9]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~108_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~108 .lut_mask = 16'hEA62;
defparam \ID_Registers|Register_File~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cycloneii_lcell_comb \ID_Registers|Register_File[11][9]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][9]~feeder_combout  = \ID_Registers|Register_File~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][9]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y30_N17
cycloneii_lcell_ff \ID_Registers|Register_File[11][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][9]~regout ));

// Location: LCFF_X41_Y28_N31
cycloneii_lcell_ff \ID_Registers|Register_File[2][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][9]~regout ));

// Location: LCCOMB_X42_Y33_N2
cycloneii_lcell_comb \ID_Registers|Register_File[10][9]~feeder (
// Equation(s):
// \ID_Registers|Register_File[10][9]~feeder_combout  = \ID_Registers|Register_File~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[10][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[10][9]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[10][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N3
cycloneii_lcell_ff \ID_Registers|Register_File[10][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[10][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][9]~regout ));

// Location: LCCOMB_X39_Y30_N30
cycloneii_lcell_comb \ID_Registers|Register_File~102 (
// Equation(s):
// \ID_Registers|Register_File~102_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (\ID_Registers|Register_File[10][9]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[2][9]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[2][9]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[10][9]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~102_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~102 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cycloneii_lcell_comb \ID_Registers|Register_File~103 (
// Equation(s):
// \ID_Registers|Register_File~103_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~102_combout  & ((\ID_Registers|Register_File[11][9]~regout ))) # (!\ID_Registers|Register_File~102_combout  & 
// (\ID_Registers|Register_File[3][9]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~102_combout ))))

	.dataa(\ID_Registers|Register_File[3][9]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[11][9]~regout ),
	.datad(\ID_Registers|Register_File~102_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~103_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~103 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File[1][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][9]~regout ));

// Location: LCFF_X42_Y28_N19
cycloneii_lcell_ff \ID_Registers|Register_File[0][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][9]~regout ));

// Location: LCCOMB_X42_Y33_N20
cycloneii_lcell_comb \ID_Registers|Register_File[8][9]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][9]~feeder_combout  = \ID_Registers|Register_File~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][9]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N21
cycloneii_lcell_ff \ID_Registers|Register_File[8][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][9]~regout ));

// Location: LCCOMB_X39_Y30_N6
cycloneii_lcell_comb \ID_Registers|Register_File~104 (
// Equation(s):
// \ID_Registers|Register_File~104_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # ((\ID_Registers|Register_File[8][9]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[0][9]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[0][9]~regout ),
	.datad(\ID_Registers|Register_File[8][9]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~104_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~104 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cycloneii_lcell_comb \ID_Registers|Register_File~105 (
// Equation(s):
// \ID_Registers|Register_File~105_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~104_combout  & (\ID_Registers|Register_File[9][9]~regout )) # (!\ID_Registers|Register_File~104_combout  & 
// ((\ID_Registers|Register_File[1][9]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~104_combout ))))

	.dataa(\ID_Registers|Register_File[9][9]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[1][9]~regout ),
	.datad(\ID_Registers|Register_File~104_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~105_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~105 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cycloneii_lcell_comb \ID_Registers|Register_File~106 (
// Equation(s):
// \ID_Registers|Register_File~106_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~103_combout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File~105_combout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~103_combout ),
	.datac(\ID_Registers|Register_File~105_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~106_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~106 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N24
cycloneii_lcell_comb \ID_Registers|Register_File~109 (
// Equation(s):
// \ID_Registers|Register_File~109_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~106_combout  & ((\ID_Registers|Register_File~108_combout ))) # (!\ID_Registers|Register_File~106_combout  & 
// (\ID_Registers|Register_File~101_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~106_combout ))))

	.dataa(\ID_Registers|Register_File~101_combout ),
	.datab(\ID_Registers|Register_File~108_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~106_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~109_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~109 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cycloneii_lcell_comb \ID_Registers|Register_File~110 (
// Equation(s):
// \ID_Registers|Register_File~110_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~109_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~109_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~110_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~110 .lut_mask = 16'hCFC0;
defparam \ID_Registers|Register_File~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N6
cycloneii_lcell_comb \ID_Registers|Register_File[7][9]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][9]~feeder_combout  = \ID_Registers|Register_File~110_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~110_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][9]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N7
cycloneii_lcell_ff \ID_Registers|Register_File[7][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][9]~regout ));

// Location: LCFF_X45_Y30_N29
cycloneii_lcell_ff \ID_Registers|Register_File[5][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][9]~regout ));

// Location: LCFF_X45_Y30_N11
cycloneii_lcell_ff \ID_Registers|Register_File[13][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][9]~regout ));

// Location: LCCOMB_X45_Y30_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~106 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~106_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Register_File[13][9]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[5][9]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[5][9]~regout ),
	.datac(\ID_Registers|Register_File[13][9]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~106 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~107 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~107_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[9]~106_combout  & ((\ID_Registers|Register_File[15][9]~regout ))) # (!\ID_Registers|Read_Data_2_ID[9]~106_combout  & 
// (\ID_Registers|Register_File[7][9]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[9]~106_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[7][9]~regout ),
	.datac(\ID_Registers|Register_File[15][9]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~106_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~107 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N13
cycloneii_lcell_ff \ID_Registers|Register_File[6][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][9]~regout ));

// Location: LCFF_X43_Y30_N29
cycloneii_lcell_ff \ID_Registers|Register_File[12][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][9]~regout ));

// Location: LCCOMB_X43_Y30_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~101 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~101_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// ((\ID_Registers|Register_File[12][9]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[4][9]~regout ))))

	.dataa(\ID_Registers|Register_File[4][9]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[12][9]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~101 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_2_ID[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~102 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~102_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[9]~101_combout  & (\ID_Registers|Register_File[14][9]~regout )) # (!\ID_Registers|Read_Data_2_ID[9]~101_combout  & 
// ((\ID_Registers|Register_File[6][9]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[9]~101_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[14][9]~regout ),
	.datac(\ID_Registers|Register_File[6][9]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~101_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~102 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~103 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~103_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[2][9]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[0][9]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[2][9]~regout ),
	.datac(\ID_Registers|Register_File[0][9]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~103 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~104 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~104_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[9]~103_combout  & (\ID_Registers|Register_File[10][9]~regout )) # (!\ID_Registers|Read_Data_2_ID[9]~103_combout  & 
// ((\ID_Registers|Register_File[8][9]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[9]~103_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[10][9]~regout ),
	.datac(\ID_Registers|Register_File[8][9]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~103_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~104 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[9]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~105 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~105_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[9]~102_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[9]~104_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[9]~102_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~104_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~105 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[9]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~108 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~108_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[9]~105_combout  & ((\ID_Registers|Read_Data_2_ID[9]~107_combout ))) # (!\ID_Registers|Read_Data_2_ID[9]~105_combout  & 
// (\ID_Registers|Read_Data_2_ID[9]~100_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[9]~105_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[9]~100_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[9]~107_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[9]~105_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~108 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~109 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~109_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & 
// ((\ID_Registers|Read_Data_2_ID[9]~108_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~108_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~109 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_2_ID[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[9]~109_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCFF_X50_Y30_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]));

// Location: LCCOMB_X53_Y31_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[10] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [10] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~21_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [10])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [10]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[10] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]));

// Location: LCCOMB_X53_Y31_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[10]~10 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [10]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .lut_mask = 16'hE2E2;
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N7
cycloneii_lcell_ff \ID_Registers|Register_File[15][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][10]~regout ));

// Location: LCFF_X42_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File[9][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][10]~regout ));

// Location: LCFF_X42_Y25_N19
cycloneii_lcell_ff \ID_Registers|Register_File[13][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][10]~regout ));

// Location: LCCOMB_X42_Y25_N12
cycloneii_lcell_comb \ID_Registers|Register_File~118 (
// Equation(s):
// \ID_Registers|Register_File~118_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[13][10]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[9][10]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[9][10]~regout ),
	.datad(\ID_Registers|Register_File[13][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~118_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~118 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \ID_Registers|Register_File~119 (
// Equation(s):
// \ID_Registers|Register_File~119_combout  = (\ID_Registers|Register_File~118_combout  & (((\ID_Registers|Register_File[15][10]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~118_combout  & 
// (\ID_Registers|Register_File[11][10]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[11][10]~regout ),
	.datab(\ID_Registers|Register_File[15][10]~regout ),
	.datac(\ID_Registers|Register_File~118_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~119_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~119 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Register_File~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File[7][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][10]~regout ));

// Location: LCCOMB_X47_Y25_N16
cycloneii_lcell_comb \ID_Registers|Register_File[3][10]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][10]~feeder_combout  = \ID_Registers|Register_File~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~121_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][10]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File[3][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][10]~regout ));

// Location: LCCOMB_X43_Y26_N18
cycloneii_lcell_comb \ID_Registers|Register_File~114 (
// Equation(s):
// \ID_Registers|Register_File~114_combout  = (\ID_Registers|Register_File~113_combout  & ((\ID_Registers|Register_File[7][10]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~113_combout  & 
// (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & \ID_Registers|Register_File[3][10]~regout ))))

	.dataa(\ID_Registers|Register_File~113_combout ),
	.datab(\ID_Registers|Register_File[7][10]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[3][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~114_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~114 .lut_mask = 16'hDA8A;
defparam \ID_Registers|Register_File~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File[4][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][10]~regout ));

// Location: LCFF_X43_Y26_N7
cycloneii_lcell_ff \ID_Registers|Register_File[0][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][10]~regout ));

// Location: LCCOMB_X47_Y25_N30
cycloneii_lcell_comb \ID_Registers|Register_File[2][10]~feeder (
// Equation(s):
// \ID_Registers|Register_File[2][10]~feeder_combout  = \ID_Registers|Register_File~121_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~121_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[2][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[2][10]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[2][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File[2][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[2][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][10]~regout ));

// Location: LCCOMB_X43_Y26_N6
cycloneii_lcell_comb \ID_Registers|Register_File~115 (
// Equation(s):
// \ID_Registers|Register_File~115_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # ((\ID_Registers|Register_File[2][10]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[0][10]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[0][10]~regout ),
	.datad(\ID_Registers|Register_File[2][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~115_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~115 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \ID_Registers|Register_File~116 (
// Equation(s):
// \ID_Registers|Register_File~116_combout  = (\ID_Registers|Register_File~115_combout  & ((\ID_Registers|Register_File[6][10]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~115_combout  & 
// (((\ID_Registers|Register_File[4][10]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[6][10]~regout ),
	.datab(\ID_Registers|Register_File[4][10]~regout ),
	.datac(\ID_Registers|Register_File~115_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~116_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~116 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \ID_Registers|Register_File~117 (
// Equation(s):
// \ID_Registers|Register_File~117_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~114_combout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (((!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & \ID_Registers|Register_File~116_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~114_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~116_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~117_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~117 .lut_mask = 16'hADA8;
defparam \ID_Registers|Register_File~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File~120 (
// Equation(s):
// \ID_Registers|Register_File~120_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~117_combout  & ((\ID_Registers|Register_File~119_combout ))) # (!\ID_Registers|Register_File~117_combout  & 
// (\ID_Registers|Register_File~112_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~117_combout ))))

	.dataa(\ID_Registers|Register_File~112_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File~119_combout ),
	.datad(\ID_Registers|Register_File~117_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~120_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~120 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File~121 (
// Equation(s):
// \ID_Registers|Register_File~121_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~120_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File~120_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datad(\ID_Registers|Register_File~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~121_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~121 .lut_mask = 16'hF0CC;
defparam \ID_Registers|Register_File~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N29
cycloneii_lcell_ff \ID_Registers|Register_File[11][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][10]~regout ));

// Location: LCFF_X42_Y29_N27
cycloneii_lcell_ff \ID_Registers|Register_File[10][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][10]~regout ));

// Location: LCFF_X42_Y29_N21
cycloneii_lcell_ff \ID_Registers|Register_File[14][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][10]~regout ));

// Location: LCCOMB_X42_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~117 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~117_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Register_File[14][10]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[10][10]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[10][10]~regout ),
	.datac(\ID_Registers|Register_File[14][10]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~117_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~117 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_2_ID[10]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~118 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~118_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[10]~117_combout  & ((\ID_Registers|Register_File[15][10]~regout ))) # (!\ID_Registers|Read_Data_2_ID[10]~117_combout  & 
// (\ID_Registers|Register_File[11][10]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[10]~117_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[11][10]~regout ),
	.datac(\ID_Registers|Register_File[15][10]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~117_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~118_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~118 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[10]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File[8][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][10]~regout ));

// Location: LCFF_X41_Y25_N13
cycloneii_lcell_ff \ID_Registers|Register_File[12][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][10]~regout ));

// Location: LCCOMB_X41_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~112 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~112_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// ((\ID_Registers|Register_File[12][10]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[8][10]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[8][10]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[12][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~112_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~112 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Read_Data_2_ID[10]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~113 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~113_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[10]~112_combout  & ((\ID_Registers|Register_File[13][10]~regout ))) # (!\ID_Registers|Read_Data_2_ID[10]~112_combout  & 
// (\ID_Registers|Register_File[9][10]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[10]~112_combout ))))

	.dataa(\ID_Registers|Register_File[9][10]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[13][10]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~112_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~113_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~113 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[10]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~116 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~116_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # (\ID_Registers|Read_Data_2_ID[10]~113_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Read_Data_2_ID[10]~115_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))

	.dataa(\ID_Registers|Read_Data_2_ID[10]~115_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Read_Data_2_ID[10]~113_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~116_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~116 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Read_Data_2_ID[10]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~119 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~119_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[10]~116_combout  & ((\ID_Registers|Read_Data_2_ID[10]~118_combout ))) # (!\ID_Registers|Read_Data_2_ID[10]~116_combout  & 
// (\ID_Registers|Read_Data_2_ID[10]~111_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[10]~116_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[10]~111_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[10]~118_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~116_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~119_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~119 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[10]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~120 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~120_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[10]~119_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~119_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~120_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~120 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[10]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[10]~120_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCCOMB_X52_Y28_N24
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]));

// Location: LCFF_X45_Y32_N29
cycloneii_lcell_ff \ID_Registers|Register_File[15][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][11]~regout ));

// Location: LCFF_X41_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File[14][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][11]~regout ));

// Location: LCFF_X41_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File[6][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][11]~regout ));

// Location: LCCOMB_X42_Y30_N10
cycloneii_lcell_comb \ID_Registers|Register_File~129 (
// Equation(s):
// \ID_Registers|Register_File~129_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # ((\ID_Registers|Register_File[14][11]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[6][11]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[14][11]~regout ),
	.datad(\ID_Registers|Register_File[6][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~129_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~129 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N28
cycloneii_lcell_comb \ID_Registers|Register_File~130 (
// Equation(s):
// \ID_Registers|Register_File~130_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~129_combout  & ((\ID_Registers|Register_File[15][11]~regout ))) # (!\ID_Registers|Register_File~129_combout  & 
// (\ID_Registers|Register_File[7][11]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~129_combout ))))

	.dataa(\ID_Registers|Register_File[7][11]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[15][11]~regout ),
	.datad(\ID_Registers|Register_File~129_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~130_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~130 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[8][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][11]~regout ));

// Location: LCFF_X42_Y28_N9
cycloneii_lcell_ff \ID_Registers|Register_File[1][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][11]~regout ));

// Location: LCFF_X42_Y28_N3
cycloneii_lcell_ff \ID_Registers|Register_File[0][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][11]~regout ));

// Location: LCCOMB_X42_Y28_N8
cycloneii_lcell_comb \ID_Registers|Register_File~126 (
// Equation(s):
// \ID_Registers|Register_File~126_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File[1][11]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[0][11]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[1][11]~regout ),
	.datad(\ID_Registers|Register_File[0][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~126_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~126 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N18
cycloneii_lcell_comb \ID_Registers|Register_File~127 (
// Equation(s):
// \ID_Registers|Register_File~127_combout  = (\ID_Registers|Register_File~126_combout  & ((\ID_Registers|Register_File[9][11]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~126_combout  & 
// (((\ID_Registers|Register_File[8][11]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[9][11]~regout ),
	.datab(\ID_Registers|Register_File[8][11]~regout ),
	.datac(\ID_Registers|Register_File~126_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~127_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~127 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[13][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][11]~regout ));

// Location: LCFF_X42_Y30_N17
cycloneii_lcell_ff \ID_Registers|Register_File[4][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~132_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][11]~regout ));

// Location: LCFF_X42_Y26_N27
cycloneii_lcell_ff \ID_Registers|Register_File[12][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][11]~regout ));

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \ID_Registers|Register_File~124 (
// Equation(s):
// \ID_Registers|Register_File~124_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[12][11]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[4][11]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[4][11]~regout ),
	.datac(\ID_Registers|Register_File[12][11]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~124_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~124 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N2
cycloneii_lcell_comb \ID_Registers|Register_File~125 (
// Equation(s):
// \ID_Registers|Register_File~125_combout  = (\ID_Registers|Register_File~124_combout  & (((\ID_Registers|Register_File[13][11]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~124_combout  & 
// (\ID_Registers|Register_File[5][11]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[5][11]~regout ),
	.datab(\ID_Registers|Register_File[13][11]~regout ),
	.datac(\ID_Registers|Register_File~124_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~125_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~125 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Register_File~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N20
cycloneii_lcell_comb \ID_Registers|Register_File~128 (
// Equation(s):
// \ID_Registers|Register_File~128_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File~125_combout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File~127_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File~127_combout ),
	.datad(\ID_Registers|Register_File~125_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~128_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~128 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N31
cycloneii_lcell_ff \ID_Registers|Register_File[2][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][11]~regout ));

// Location: LCFF_X41_Y29_N11
cycloneii_lcell_ff \ID_Registers|Register_File[3][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][11]~regout ));

// Location: LCCOMB_X41_Y29_N30
cycloneii_lcell_comb \ID_Registers|Register_File~122 (
// Equation(s):
// \ID_Registers|Register_File~122_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File[3][11]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[2][11]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[2][11]~regout ),
	.datad(\ID_Registers|Register_File[3][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~122_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~122 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N31
cycloneii_lcell_ff \ID_Registers|Register_File[10][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][11]~regout ));

// Location: LCFF_X42_Y26_N9
cycloneii_lcell_ff \ID_Registers|Register_File[11][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][11]~regout ));

// Location: LCCOMB_X42_Y30_N12
cycloneii_lcell_comb \ID_Registers|Register_File~123 (
// Equation(s):
// \ID_Registers|Register_File~123_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~122_combout  & ((\ID_Registers|Register_File[11][11]~regout ))) # (!\ID_Registers|Register_File~122_combout  & 
// (\ID_Registers|Register_File[10][11]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~122_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~122_combout ),
	.datac(\ID_Registers|Register_File[10][11]~regout ),
	.datad(\ID_Registers|Register_File[11][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~123_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~123 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N26
cycloneii_lcell_comb \ID_Registers|Register_File~131 (
// Equation(s):
// \ID_Registers|Register_File~131_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~128_combout  & (\ID_Registers|Register_File~130_combout )) # (!\ID_Registers|Register_File~128_combout  & 
// ((\ID_Registers|Register_File~123_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~128_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~130_combout ),
	.datac(\ID_Registers|Register_File~128_combout ),
	.datad(\ID_Registers|Register_File~123_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~131_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~131 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneii_lcell_comb \ID_Registers|Register_File~132 (
// Equation(s):
// \ID_Registers|Register_File~132_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~131_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datad(\ID_Registers|Register_File~131_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~132_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~132 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Register_File~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N7
cycloneii_lcell_ff \ID_Registers|Register_File[7][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~132_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][11]~regout ));

// Location: LCCOMB_X45_Y30_N2
cycloneii_lcell_comb \ID_Registers|Register_File[5][11]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][11]~feeder_combout  = \ID_Registers|Register_File~132_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~132_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][11]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N3
cycloneii_lcell_ff \ID_Registers|Register_File[5][11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][11]~regout ));

// Location: LCCOMB_X42_Y30_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~66 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~66_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\ID_Registers|Register_File[6][11]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Register_File[4][11]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[4][11]~regout ),
	.datad(\ID_Registers|Register_File[6][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~66 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_1_ID[11]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~67 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~67_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[11]~66_combout  & (\ID_Registers|Register_File[7][11]~regout )) # (!\ID_Registers|Read_Data_1_ID[11]~66_combout  & 
// ((\ID_Registers|Register_File[5][11]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[11]~66_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][11]~regout ),
	.datac(\ID_Registers|Register_File[5][11]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[11]~66_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~67 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[11]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~68 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~68_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][11]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][11]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[1][11]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File[0][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~68 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Read_Data_1_ID[11]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~69 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~69_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[11]~68_combout  & (\ID_Registers|Register_File[3][11]~regout )) # (!\ID_Registers|Read_Data_1_ID[11]~68_combout  & 
// ((\ID_Registers|Register_File[2][11]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[11]~68_combout ))))

	.dataa(\ID_Registers|Register_File[3][11]~regout ),
	.datab(\ID_Registers|Register_File[2][11]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Read_Data_1_ID[11]~68_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~69 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_1_ID[11]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~70 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~70_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[11]~67_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[11]~69_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[11]~67_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[11]~69_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~70 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Read_Data_1_ID[11]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~71 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~71_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[11]~70_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[11]~70_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~71 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[11]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[11]~71_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCCOMB_X50_Y29_N8
cycloneii_lcell_comb \EX_Forward_A|Mux20~0 (
// Equation(s):
// \EX_Forward_A|Mux20~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(vcc),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~0 .lut_mask = 16'hBB88;
defparam \EX_Forward_A|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N26
cycloneii_lcell_comb \EX_Forward_A|Mux20~1 (
// Equation(s):
// \EX_Forward_A|Mux20~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_A|Mux20~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_A|Mux20~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\EX_Forward_A|Mux20~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~28 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [11]) # (\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [11] & ((!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~28 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~29 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[11]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~29 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~60 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~60_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[6][10]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[4][10]~regout )))))

	.dataa(\ID_Registers|Register_File[6][10]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[4][10]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~60 .lut_mask = 16'hEE30;
defparam \ID_Registers|Read_Data_1_ID[10]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~61 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~61_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[10]~60_combout  & ((\ID_Registers|Register_File[7][10]~regout ))) # (!\ID_Registers|Read_Data_1_ID[10]~60_combout  & 
// (\ID_Registers|Register_File[5][10]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[10]~60_combout ))))

	.dataa(\ID_Registers|Register_File[5][10]~regout ),
	.datab(\ID_Registers|Register_File[7][10]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Read_Data_1_ID[10]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~61 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_1_ID[10]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File[1][10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~121_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][10]~regout ));

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~62 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~62_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][10]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][10]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\ID_Registers|Register_File[0][10]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[1][10]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~62 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_1_ID[10]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~63 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~63_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[10]~62_combout  & (\ID_Registers|Register_File[3][10]~regout )) # (!\ID_Registers|Read_Data_1_ID[10]~62_combout  & 
// ((\ID_Registers|Register_File[2][10]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[10]~62_combout ))))

	.dataa(\ID_Registers|Register_File[3][10]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Read_Data_1_ID[10]~62_combout ),
	.datad(\ID_Registers|Register_File[2][10]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~63 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Read_Data_1_ID[10]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~64 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~64_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[10]~61_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[10]~63_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[10]~61_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~63_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~64 .lut_mask = 16'hF5A0;
defparam \ID_Registers|Read_Data_1_ID[10]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~65 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~65_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[10]~64_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[10]~64_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~65 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_1_ID[10]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder_combout  = \ID_Registers|Read_Data_1_ID[10]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[10]~65_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_1_EX[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X54_Y29_N30
cycloneii_lcell_comb \EX_Forward_A|Mux21~0 (
// Equation(s):
// \EX_Forward_A|Mux21~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~0 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N28
cycloneii_lcell_comb \EX_Forward_A|Mux21~1 (
// Equation(s):
// \EX_Forward_A|Mux21~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux21~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux21~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneii_lcell_comb \EX_ALU|Add0~20 (
// Equation(s):
// \EX_ALU|Add0~20_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  $ (\EX_Forward_A|Mux21~1_combout  $ (!\EX_ALU|Add0~19 )))) # (GND)
// \EX_ALU|Add0~21  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Add0~19 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & (\EX_Forward_A|Mux21~1_combout  & !\EX_ALU|Add0~19 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~19 ),
	.combout(\EX_ALU|Add0~20_combout ),
	.cout(\EX_ALU|Add0~21 ));
// synopsys translate_off
defparam \EX_ALU|Add0~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneii_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & ((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU|Add0~21  & VCC)) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & 
// ((\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU|Add0~21 ) # (GND)))))
// \EX_ALU|Add0~23  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & (!\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Add0~21 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & ((!\EX_ALU|Add0~21 ) # (!\EX_Forward_A|Mux20~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~21 ),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout(\EX_ALU|Add0~23 ));
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~22_combout  & (\EX_ALU|Mux22~0_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~22_combout ) # (!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Add1~22_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Mux22~0_combout ),
	.datad(\EX_ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneii_lcell_comb \EX_ALU|Mux20~1 (
// Equation(s):
// \EX_ALU|Mux20~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ) # (!\EX_ALU|Mux20~0_combout ))) # (!\EX_Forward_A|Mux20~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & !\EX_ALU|Mux20~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux20~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ),
	.datad(\EX_ALU|Mux20~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]));

// Location: LCFF_X54_Y29_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]));

// Location: LCCOMB_X54_Y29_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[11]~11 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [11])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [11])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~123 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~123_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[6][11]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[4][11]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[4][11]~regout ),
	.datac(\ID_Registers|Register_File[6][11]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~123_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~123 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[11]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~124 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~124_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[11]~123_combout  & ((\ID_Registers|Register_File[14][11]~regout ))) # (!\ID_Registers|Read_Data_2_ID[11]~123_combout  & 
// (\ID_Registers|Register_File[12][11]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[11]~123_combout ))))

	.dataa(\ID_Registers|Register_File[12][11]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[14][11]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~123_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~124_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~124 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[11]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~125 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~125_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Register_File[8][11]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[0][11]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[8][11]~regout ),
	.datad(\ID_Registers|Register_File[0][11]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~125_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~125 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[11]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~126 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~126_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[11]~125_combout  & ((\ID_Registers|Register_File[10][11]~regout ))) # (!\ID_Registers|Read_Data_2_ID[11]~125_combout  & 
// (\ID_Registers|Register_File[2][11]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[11]~125_combout ))))

	.dataa(\ID_Registers|Register_File[2][11]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[10][11]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~125_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~126_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~126 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[11]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~127 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~127_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Read_Data_2_ID[11]~124_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[11]~126_combout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[11]~124_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~126_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~127_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~127 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[11]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~128 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~128_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[7][11]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[5][11]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[5][11]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[7][11]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~128_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~128 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[11]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~129 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~129_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[11]~128_combout  & ((\ID_Registers|Register_File[15][11]~regout ))) # (!\ID_Registers|Read_Data_2_ID[11]~128_combout  & 
// (\ID_Registers|Register_File[13][11]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[11]~128_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[13][11]~regout ),
	.datac(\ID_Registers|Register_File[15][11]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~128_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~129_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~129 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[11]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~130 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~130_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[11]~127_combout  & ((\ID_Registers|Read_Data_2_ID[11]~129_combout ))) # (!\ID_Registers|Read_Data_2_ID[11]~127_combout  & 
// (\ID_Registers|Read_Data_2_ID[11]~122_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[11]~127_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[11]~122_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[11]~127_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~129_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~130_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~130 .lut_mask = 16'hF838;
defparam \ID_Registers|Read_Data_2_ID[11]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~131 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~131_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[11]~130_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[11]~130_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~131_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~131 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[11]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[11]~131_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCFF_X54_Y29_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]));

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~30 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ) # ((\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & 
// (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [12])))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~30 .lut_mask = 16'hBA98;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~31 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [12]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[12]~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~31 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneii_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = ((\EX_Forward_A|Mux19~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  $ (!\EX_ALU|Add0~23 )))) # (GND)
// \EX_ALU|Add0~25  = CARRY((\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ) # (!\EX_ALU|Add0~23 ))) # (!\EX_Forward_A|Mux19~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  & !\EX_ALU|Add0~23 )))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~23 ),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout(\EX_ALU|Add0~25 ));
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneii_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~24_combout  & (\EX_ALU|Mux22~0_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~24_combout ) # (!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Add1~24_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Mux22~0_combout ),
	.datad(\EX_ALU|Add0~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneii_lcell_comb \EX_ALU|Mux19~1 (
// Equation(s):
// \EX_ALU|Mux19~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ) # (!\EX_ALU|Mux19~0_combout ))) # (!\EX_Forward_A|Mux19~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  & !\EX_ALU|Mux19~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux19~0_combout ))))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux19~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux19~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]));

// Location: LCFF_X50_Y28_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]));

// Location: LCCOMB_X53_Y31_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[12] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [12] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~23_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [12])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [12]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[12] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]));

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[12]~12 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [12]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .lut_mask = 16'hE4E4;
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N31
cycloneii_lcell_ff \ID_Registers|Register_File[13][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][12]~regout ));

// Location: LCFF_X42_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File[11][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][12]~regout ));

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \ID_Registers|Register_File~140 (
// Equation(s):
// \ID_Registers|Register_File~140_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[11][12]~regout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[9][12]~regout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[9][12]~regout ),
	.datab(\ID_Registers|Register_File[11][12]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~140_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~140 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Register_File~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneii_lcell_comb \ID_Registers|Register_File~141 (
// Equation(s):
// \ID_Registers|Register_File~141_combout  = (\ID_Registers|Register_File~140_combout  & ((\ID_Registers|Register_File[15][12]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\ID_Registers|Register_File~140_combout  & 
// (((\ID_Registers|Register_File[13][12]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\ID_Registers|Register_File[15][12]~regout ),
	.datab(\ID_Registers|Register_File[13][12]~regout ),
	.datac(\ID_Registers|Register_File~140_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~141_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~141 .lut_mask = 16'hACF0;
defparam \ID_Registers|Register_File~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File[14][12]~feeder (
// Equation(s):
// \ID_Registers|Register_File[14][12]~feeder_combout  = \ID_Registers|Register_File~143_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~143_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[14][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[14][12]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[14][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File[14][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[14][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][12]~regout ));

// Location: LCFF_X42_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File[12][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][12]~regout ));

// Location: LCCOMB_X41_Y25_N2
cycloneii_lcell_comb \ID_Registers|Register_File[8][12]~feeder (
// Equation(s):
// \ID_Registers|Register_File[8][12]~feeder_combout  = \ID_Registers|Register_File~143_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~143_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[8][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[8][12]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[8][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N3
cycloneii_lcell_ff \ID_Registers|Register_File[8][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[8][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][12]~regout ));

// Location: LCCOMB_X42_Y27_N14
cycloneii_lcell_comb \ID_Registers|Register_File~135 (
// Equation(s):
// \ID_Registers|Register_File~135_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[12][12]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (((\ID_Registers|Register_File[8][12]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[12][12]~regout ),
	.datac(\ID_Registers|Register_File[8][12]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~135_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~135 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cycloneii_lcell_comb \ID_Registers|Register_File~136 (
// Equation(s):
// \ID_Registers|Register_File~136_combout  = (\ID_Registers|Register_File~135_combout  & (((\ID_Registers|Register_File[14][12]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~135_combout  & 
// (\ID_Registers|Register_File[10][12]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[10][12]~regout ),
	.datab(\ID_Registers|Register_File[14][12]~regout ),
	.datac(\ID_Registers|Register_File~135_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~136_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~136 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Register_File~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File[6][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][12]~regout ));

// Location: LCFF_X41_Y28_N5
cycloneii_lcell_ff \ID_Registers|Register_File[2][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][12]~regout ));

// Location: LCFF_X45_Y28_N11
cycloneii_lcell_ff \ID_Registers|Register_File[0][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][12]~regout ));

// Location: LCCOMB_X45_Y28_N10
cycloneii_lcell_comb \ID_Registers|Register_File~137 (
// Equation(s):
// \ID_Registers|Register_File~137_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[4][12]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (((\ID_Registers|Register_File[0][12]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File[4][12]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[0][12]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~137_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~137 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneii_lcell_comb \ID_Registers|Register_File~138 (
// Equation(s):
// \ID_Registers|Register_File~138_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~137_combout  & (\ID_Registers|Register_File[6][12]~regout )) # (!\ID_Registers|Register_File~137_combout  & 
// ((\ID_Registers|Register_File[2][12]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~137_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[6][12]~regout ),
	.datac(\ID_Registers|Register_File[2][12]~regout ),
	.datad(\ID_Registers|Register_File~137_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~138_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~138 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneii_lcell_comb \ID_Registers|Register_File~139 (
// Equation(s):
// \ID_Registers|Register_File~139_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~136_combout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (((\ID_Registers|Register_File~138_combout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~136_combout ),
	.datac(\ID_Registers|Register_File~138_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~139_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~139 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File[5][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][12]~regout ));

// Location: LCFF_X45_Y28_N25
cycloneii_lcell_ff \ID_Registers|Register_File[1][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][12]~regout ));

// Location: LCFF_X41_Y28_N11
cycloneii_lcell_ff \ID_Registers|Register_File[3][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][12]~regout ));

// Location: LCCOMB_X45_Y28_N24
cycloneii_lcell_comb \ID_Registers|Register_File~133 (
// Equation(s):
// \ID_Registers|Register_File~133_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[3][12]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[1][12]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[1][12]~regout ),
	.datad(\ID_Registers|Register_File[3][12]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~133_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~133 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File~134 (
// Equation(s):
// \ID_Registers|Register_File~134_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~133_combout  & (\ID_Registers|Register_File[7][12]~regout )) # (!\ID_Registers|Register_File~133_combout  & 
// ((\ID_Registers|Register_File[5][12]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~133_combout ))))

	.dataa(\ID_Registers|Register_File[7][12]~regout ),
	.datab(\ID_Registers|Register_File[5][12]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~133_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~134_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~134 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneii_lcell_comb \ID_Registers|Register_File~142 (
// Equation(s):
// \ID_Registers|Register_File~142_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~139_combout  & (\ID_Registers|Register_File~141_combout )) # (!\ID_Registers|Register_File~139_combout  & 
// ((\ID_Registers|Register_File~134_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~139_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~141_combout ),
	.datac(\ID_Registers|Register_File~139_combout ),
	.datad(\ID_Registers|Register_File~134_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~142_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~142 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneii_lcell_comb \ID_Registers|Register_File~143 (
// Equation(s):
// \ID_Registers|Register_File~143_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~142_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~142_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~143_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~143 .lut_mask = 16'hAFA0;
defparam \ID_Registers|Register_File~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N9
cycloneii_lcell_ff \ID_Registers|Register_File[15][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][12]~regout ));

// Location: LCCOMB_X41_Y28_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~140 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~140_combout  = (\ID_Registers|Read_Data_2_ID[12]~139_combout  & ((\ID_Registers|Register_File[15][12]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[12]~139_combout  & 
// (((\IF_ID_Pipeline_Stage|Instruction_ID [18] & \ID_Registers|Register_File[14][12]~regout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[12]~139_combout ),
	.datab(\ID_Registers|Register_File[15][12]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[14][12]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~140_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~140 .lut_mask = 16'hDA8A;
defparam \ID_Registers|Read_Data_2_ID[12]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneii_lcell_comb \ID_Registers|Register_File[7][12]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][12]~feeder_combout  = \ID_Registers|Register_File~143_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~143_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][12]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File[7][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][12]~regout ));

// Location: LCCOMB_X41_Y28_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~134 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~134_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[6][12]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Register_File[2][12]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[6][12]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\ID_Registers|Register_File[2][12]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~134_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~134 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Read_Data_2_ID[12]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~135 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~135_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[12]~134_combout  & ((\ID_Registers|Register_File[7][12]~regout ))) # (!\ID_Registers|Read_Data_2_ID[12]~134_combout  & 
// (\ID_Registers|Register_File[3][12]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[12]~134_combout ))))

	.dataa(\ID_Registers|Register_File[3][12]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[7][12]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[12]~134_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~135_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~135 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[12]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File[4][12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~143_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][12]~regout ));

// Location: LCCOMB_X45_Y28_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~136 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~136_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[1][12]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][12]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[0][12]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[1][12]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~136_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~136 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Read_Data_2_ID[12]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~137 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~137_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[12]~136_combout  & (\ID_Registers|Register_File[5][12]~regout )) # (!\ID_Registers|Read_Data_2_ID[12]~136_combout  & 
// ((\ID_Registers|Register_File[4][12]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[12]~136_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[5][12]~regout ),
	.datac(\ID_Registers|Register_File[4][12]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[12]~136_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~137_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~137 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[12]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~138 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~138_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Read_Data_2_ID[12]~135_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[12]~137_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[12]~135_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[12]~137_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~138_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~138 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[12]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~141 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~141_combout  = (\ID_Registers|Read_Data_2_ID[12]~138_combout  & (((\ID_Registers|Read_Data_2_ID[12]~140_combout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\ID_Registers|Read_Data_2_ID[12]~138_combout  & 
// (\ID_Registers|Read_Data_2_ID[12]~133_combout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Read_Data_2_ID[12]~133_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[12]~140_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[12]~138_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~141_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~141 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Read_Data_2_ID[12]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~142 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~142_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[12]~141_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[12]~141_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~142_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~142 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[12]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[12]~142_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCCOMB_X53_Y31_N28
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]));

// Location: LCFF_X41_Y26_N29
cycloneii_lcell_ff \ID_Registers|Register_File[14][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][13]~regout ));

// Location: LCFF_X41_Y26_N27
cycloneii_lcell_ff \ID_Registers|Register_File[6][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][13]~regout ));

// Location: LCFF_X42_Y30_N25
cycloneii_lcell_ff \ID_Registers|Register_File[7][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][13]~regout ));

// Location: LCCOMB_X42_Y30_N24
cycloneii_lcell_comb \ID_Registers|Register_File~151 (
// Equation(s):
// \ID_Registers|Register_File~151_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[7][13]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[6][13]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[6][13]~regout ),
	.datac(\ID_Registers|Register_File[7][13]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~151_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~151 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneii_lcell_comb \ID_Registers|Register_File~152 (
// Equation(s):
// \ID_Registers|Register_File~152_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~151_combout  & (\ID_Registers|Register_File[15][13]~regout )) # (!\ID_Registers|Register_File~151_combout  & 
// ((\ID_Registers|Register_File[14][13]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~151_combout ))))

	.dataa(\ID_Registers|Register_File[15][13]~regout ),
	.datab(\ID_Registers|Register_File[14][13]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~151_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~152_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~152 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N9
cycloneii_lcell_ff \ID_Registers|Register_File[10][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][13]~regout ));

// Location: LCCOMB_X41_Y29_N2
cycloneii_lcell_comb \ID_Registers|Register_File~146 (
// Equation(s):
// \ID_Registers|Register_File~146_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// ((\ID_Registers|Register_File[10][13]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File[2][13]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[2][13]~regout ),
	.datac(\ID_Registers|Register_File[10][13]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~146_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~146 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N29
cycloneii_lcell_ff \ID_Registers|Register_File[3][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][13]~regout ));

// Location: LCFF_X41_Y32_N21
cycloneii_lcell_ff \ID_Registers|Register_File[11][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][13]~regout ));

// Location: LCCOMB_X41_Y29_N28
cycloneii_lcell_comb \ID_Registers|Register_File~147 (
// Equation(s):
// \ID_Registers|Register_File~147_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~146_combout  & ((\ID_Registers|Register_File[11][13]~regout ))) # (!\ID_Registers|Register_File~146_combout  & 
// (\ID_Registers|Register_File[3][13]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File~146_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~146_combout ),
	.datac(\ID_Registers|Register_File[3][13]~regout ),
	.datad(\ID_Registers|Register_File[11][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~147_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~147 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N1
cycloneii_lcell_ff \ID_Registers|Register_File[0][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][13]~regout ));

// Location: LCCOMB_X41_Y33_N28
cycloneii_lcell_comb \ID_Registers|Register_File~148 (
// Equation(s):
// \ID_Registers|Register_File~148_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[8][13]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & \ID_Registers|Register_File[0][13]~regout ))))

	.dataa(\ID_Registers|Register_File[8][13]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[0][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~148_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~148 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Register_File~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cycloneii_lcell_comb \ID_Registers|Register_File[9][13]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][13]~feeder_combout  = \ID_Registers|Register_File~154_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~154_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][13]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N17
cycloneii_lcell_ff \ID_Registers|Register_File[9][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][13]~regout ));

// Location: LCCOMB_X42_Y34_N28
cycloneii_lcell_comb \ID_Registers|Register_File~149 (
// Equation(s):
// \ID_Registers|Register_File~149_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~148_combout  & ((\ID_Registers|Register_File[9][13]~regout ))) # (!\ID_Registers|Register_File~148_combout  & 
// (\ID_Registers|Register_File[1][13]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~148_combout ))))

	.dataa(\ID_Registers|Register_File[1][13]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~148_combout ),
	.datad(\ID_Registers|Register_File[9][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~149_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~149 .lut_mask = 16'hF838;
defparam \ID_Registers|Register_File~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N0
cycloneii_lcell_comb \ID_Registers|Register_File~150 (
// Equation(s):
// \ID_Registers|Register_File~150_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # ((\ID_Registers|Register_File~147_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~149_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File~147_combout ),
	.datad(\ID_Registers|Register_File~149_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~150_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~150 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N4
cycloneii_lcell_comb \ID_Registers|Register_File~153 (
// Equation(s):
// \ID_Registers|Register_File~153_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~150_combout  & ((\ID_Registers|Register_File~152_combout ))) # (!\ID_Registers|Register_File~150_combout  & 
// (\ID_Registers|Register_File~145_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~150_combout ))))

	.dataa(\ID_Registers|Register_File~145_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File~152_combout ),
	.datad(\ID_Registers|Register_File~150_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~153_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~153 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N10
cycloneii_lcell_comb \ID_Registers|Register_File~154 (
// Equation(s):
// \ID_Registers|Register_File~154_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~153_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File~153_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~154_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~154 .lut_mask = 16'hFC0C;
defparam \ID_Registers|Register_File~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N15
cycloneii_lcell_ff \ID_Registers|Register_File[2][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][13]~regout ));

// Location: LCFF_X42_Y28_N31
cycloneii_lcell_ff \ID_Registers|Register_File[1][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][13]~regout ));

// Location: LCCOMB_X42_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~80 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~80_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[1][13]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (((\ID_Registers|Register_File[0][13]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[1][13]~regout ),
	.datac(\ID_Registers|Register_File[0][13]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~80 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[13]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~81 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~81_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[13]~80_combout  & ((\ID_Registers|Register_File[3][13]~regout ))) # (!\ID_Registers|Read_Data_1_ID[13]~80_combout  & 
// (\ID_Registers|Register_File[2][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[13]~80_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][13]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[13]~80_combout ),
	.datad(\ID_Registers|Register_File[3][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~81 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_1_ID[13]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N6
cycloneii_lcell_comb \ID_Registers|Register_File[5][13]~feeder (
// Equation(s):
// \ID_Registers|Register_File[5][13]~feeder_combout  = \ID_Registers|Register_File~154_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~154_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[5][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[5][13]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[5][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N7
cycloneii_lcell_ff \ID_Registers|Register_File[5][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[5][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][13]~regout ));

// Location: LCFF_X42_Y30_N15
cycloneii_lcell_ff \ID_Registers|Register_File[4][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][13]~regout ));

// Location: LCCOMB_X42_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~78 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~78_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # (\ID_Registers|Register_File[6][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][13]~regout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[4][13]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File[6][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~78 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Read_Data_1_ID[13]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~79 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~79_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[13]~78_combout  & (\ID_Registers|Register_File[7][13]~regout )) # (!\ID_Registers|Read_Data_1_ID[13]~78_combout  & 
// ((\ID_Registers|Register_File[5][13]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[13]~78_combout ))))

	.dataa(\ID_Registers|Register_File[7][13]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[5][13]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[13]~78_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~79 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_1_ID[13]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~82 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~82_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[13]~79_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[13]~81_combout ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[13]~81_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[13]~79_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~82 .lut_mask = 16'hFC30;
defparam \ID_Registers|Read_Data_1_ID[13]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~83 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~83_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[13]~82_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[13]~82_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~83 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[13]~83_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X51_Y31_N18
cycloneii_lcell_comb \EX_Forward_A|Mux18~0 (
// Equation(s):
// \EX_Forward_A|Mux18~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~0 .lut_mask = 16'hFC30;
defparam \EX_Forward_A|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N8
cycloneii_lcell_comb \EX_Forward_A|Mux18~1 (
// Equation(s):
// \EX_Forward_A|Mux18~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux18~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux18~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux18~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~32 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [18])) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [13])))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~32 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~33 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]) # ((!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout  & 
// (((\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout  & \EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[13]~32_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~33 .lut_mask = 16'hACF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~74 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~74_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((\ID_Registers|Register_File[1][12]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[0][12]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[1][12]~regout ),
	.datad(\ID_Registers|Register_File[0][12]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~74 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_1_ID[12]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~75 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~75_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[12]~74_combout  & ((\ID_Registers|Register_File[3][12]~regout ))) # (!\ID_Registers|Read_Data_1_ID[12]~74_combout  & 
// (\ID_Registers|Register_File[2][12]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[12]~74_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][12]~regout ),
	.datac(\ID_Registers|Register_File[3][12]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[12]~74_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~75 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[12]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~72 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~72_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][12]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][12]~regout ))))

	.dataa(\ID_Registers|Register_File[4][12]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[6][12]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~72 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_1_ID[12]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~73 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~73_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[12]~72_combout  & ((\ID_Registers|Register_File[7][12]~regout ))) # (!\ID_Registers|Read_Data_1_ID[12]~72_combout  & 
// (\ID_Registers|Register_File[5][12]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[12]~72_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][12]~regout ),
	.datac(\ID_Registers|Register_File[7][12]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[12]~72_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~73 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[12]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~76 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~76_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[12]~73_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[12]~75_combout ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[12]~75_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[12]~73_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~76 .lut_mask = 16'hFC30;
defparam \ID_Registers|Read_Data_1_ID[12]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~77 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~77_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[12]~76_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[12]~76_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~77 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[12]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[12]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \EX_Forward_A|Mux19~1 (
// Equation(s):
// \EX_Forward_A|Mux19~1_combout  = (\EX_Forward_A|Mux19~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]) # (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~6_combout )))) # (!\EX_Forward_A|Mux19~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout ))))

	.dataa(\EX_Forward_A|Mux19~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~1 .lut_mask = 16'hCAAC;
defparam \EX_Forward_A|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \EX_ALU|Add1~26 (
// Equation(s):
// \EX_ALU|Add1~26_combout  = (\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (!\EX_ALU|Add1~25 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (\EX_ALU|Add1~25  & VCC)))) # (!\EX_Forward_A|Mux18~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & ((\EX_ALU|Add1~25 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (!\EX_ALU|Add1~25 ))))
// \EX_ALU|Add1~27  = CARRY((\EX_Forward_A|Mux18~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & !\EX_ALU|Add1~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ) # (!\EX_ALU|Add1~25 ))))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~25 ),
	.combout(\EX_ALU|Add1~26_combout ),
	.cout(\EX_ALU|Add1~27 ));
// synopsys translate_off
defparam \EX_ALU|Add1~26 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N22
cycloneii_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Mux22~0_combout  & \EX_ALU|Add1~26_combout )))) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~26_combout ) # ((!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Add0~26_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Mux22~0_combout ),
	.datad(\EX_ALU|Add1~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'hE323;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N24
cycloneii_lcell_comb \EX_ALU|Mux18~1 (
// Equation(s):
// \EX_ALU|Mux18~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & ((\EX_Forward_A|Mux18~1_combout ) # (!\EX_ALU|Mux18~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & 
// (\EX_Forward_A|Mux18~1_combout  & !\EX_ALU|Mux18~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux18~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ),
	.datab(\EX_Forward_A|Mux18~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux18~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux18~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]));

// Location: LCCOMB_X51_Y31_N2
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]));

// Location: LCCOMB_X51_Y31_N4
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[13]~13 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [13])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [13])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~143 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~143_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Register_File[3][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[1][13]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[1][13]~regout ),
	.datad(\ID_Registers|Register_File[3][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~143_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~143 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[13]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~144 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~144_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[13]~143_combout  & ((\ID_Registers|Register_File[11][13]~regout ))) # (!\ID_Registers|Read_Data_2_ID[13]~143_combout  & 
// (\ID_Registers|Register_File[9][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[13]~143_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[9][13]~regout ),
	.datac(\ID_Registers|Register_File[11][13]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~143_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~144_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~144 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[13]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N23
cycloneii_lcell_ff \ID_Registers|Register_File[8][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][13]~regout ));

// Location: LCCOMB_X41_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~147 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~147_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[2][13]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[0][13]~regout ))))

	.dataa(\ID_Registers|Register_File[0][13]~regout ),
	.datab(\ID_Registers|Register_File[2][13]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~147_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~147 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Read_Data_2_ID[13]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~148 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~148_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[13]~147_combout  & ((\ID_Registers|Register_File[10][13]~regout ))) # (!\ID_Registers|Read_Data_2_ID[13]~147_combout  & 
// (\ID_Registers|Register_File[8][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[13]~147_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[8][13]~regout ),
	.datac(\ID_Registers|Register_File[10][13]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~147_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~148_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~148 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[13]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File[12][13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~154_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][13]~regout ));

// Location: LCCOMB_X43_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~145 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~145_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[12][13]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[4][13]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[12][13]~regout ),
	.datad(\ID_Registers|Register_File[4][13]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~145_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~145 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[13]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~146 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~146_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[13]~145_combout  & ((\ID_Registers|Register_File[14][13]~regout ))) # (!\ID_Registers|Read_Data_2_ID[13]~145_combout  & 
// (\ID_Registers|Register_File[6][13]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[13]~145_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[6][13]~regout ),
	.datac(\ID_Registers|Register_File[14][13]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~145_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~146_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~146 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[13]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~149 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~149_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[13]~146_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Read_Data_2_ID[13]~148_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[13]~148_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~146_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~149_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~149 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[13]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~152 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~152_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[13]~149_combout  & (\ID_Registers|Read_Data_2_ID[13]~151_combout )) # (!\ID_Registers|Read_Data_2_ID[13]~149_combout  & 
// ((\ID_Registers|Read_Data_2_ID[13]~144_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[13]~149_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[13]~151_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[13]~144_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~149_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~152_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~152 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[13]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~153 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~153_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[13]~152_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~152_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~153_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~153 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[13]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[13]~153_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCFF_X52_Y31_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]));

// Location: LCFF_X47_Y34_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]));

// Location: LCFF_X49_Y28_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]));

// Location: LCCOMB_X52_Y31_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]));

// Location: LCCOMB_X52_Y31_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[17]~17 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [17])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [17])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N7
cycloneii_lcell_ff \ID_Registers|Register_File[14][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][17]~regout ));

// Location: LCFF_X44_Y33_N29
cycloneii_lcell_ff \ID_Registers|Register_File[6][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][17]~regout ));

// Location: LCCOMB_X45_Y33_N0
cycloneii_lcell_comb \ID_Registers|Register_File~195 (
// Equation(s):
// \ID_Registers|Register_File~195_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[7][17]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[6][17]~regout )))))

	.dataa(\ID_Registers|Register_File[7][17]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[6][17]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~195_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~195 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneii_lcell_comb \ID_Registers|Register_File~196 (
// Equation(s):
// \ID_Registers|Register_File~196_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~195_combout  & (\ID_Registers|Register_File[15][17]~regout )) # (!\ID_Registers|Register_File~195_combout  & 
// ((\ID_Registers|Register_File[14][17]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~195_combout ))))

	.dataa(\ID_Registers|Register_File[15][17]~regout ),
	.datab(\ID_Registers|Register_File[14][17]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~195_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~196_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~196 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N1
cycloneii_lcell_ff \ID_Registers|Register_File[12][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][17]~regout ));

// Location: LCFF_X45_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File[13][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][17]~regout ));

// Location: LCCOMB_X45_Y33_N14
cycloneii_lcell_comb \ID_Registers|Register_File~189 (
// Equation(s):
// \ID_Registers|Register_File~189_combout  = (\ID_Registers|Register_File~188_combout  & (((\ID_Registers|Register_File[13][17]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~188_combout  & 
// (\ID_Registers|Register_File[12][17]~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\ID_Registers|Register_File~188_combout ),
	.datab(\ID_Registers|Register_File[12][17]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File[13][17]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~189_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~189 .lut_mask = 16'hEA4A;
defparam \ID_Registers|Register_File~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y31_N21
cycloneii_lcell_ff \ID_Registers|Register_File[1][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][17]~regout ));

// Location: LCCOMB_X42_Y31_N20
cycloneii_lcell_comb \ID_Registers|Register_File~193 (
// Equation(s):
// \ID_Registers|Register_File~193_combout  = (\ID_Registers|Register_File~192_combout  & (((\ID_Registers|Register_File[9][17]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))) # (!\ID_Registers|Register_File~192_combout  & 
// (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[1][17]~regout )))

	.dataa(\ID_Registers|Register_File~192_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[1][17]~regout ),
	.datad(\ID_Registers|Register_File[9][17]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~193_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~193 .lut_mask = 16'hEA62;
defparam \ID_Registers|Register_File~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N25
cycloneii_lcell_ff \ID_Registers|Register_File[3][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][17]~regout ));

// Location: LCCOMB_X41_Y33_N14
cycloneii_lcell_comb \ID_Registers|Register_File[11][17]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][17]~feeder_combout  = \ID_Registers|Register_File~198_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~198_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][17]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y33_N15
cycloneii_lcell_ff \ID_Registers|Register_File[11][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][17]~regout ));

// Location: LCCOMB_X42_Y31_N10
cycloneii_lcell_comb \ID_Registers|Register_File~191 (
// Equation(s):
// \ID_Registers|Register_File~191_combout  = (\ID_Registers|Register_File~190_combout  & (((\ID_Registers|Register_File[11][17]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~190_combout  & 
// (\ID_Registers|Register_File[3][17]~regout  & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\ID_Registers|Register_File~190_combout ),
	.datab(\ID_Registers|Register_File[3][17]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[11][17]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~191_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~191 .lut_mask = 16'hEA4A;
defparam \ID_Registers|Register_File~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cycloneii_lcell_comb \ID_Registers|Register_File~194 (
// Equation(s):
// \ID_Registers|Register_File~194_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~191_combout ) # (\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File~193_combout  & ((!\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~193_combout ),
	.datac(\ID_Registers|Register_File~191_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~194_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~194 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Register_File~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneii_lcell_comb \ID_Registers|Register_File~197 (
// Equation(s):
// \ID_Registers|Register_File~197_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~194_combout  & (\ID_Registers|Register_File~196_combout )) # (!\ID_Registers|Register_File~194_combout  & 
// ((\ID_Registers|Register_File~189_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~194_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~196_combout ),
	.datac(\ID_Registers|Register_File~189_combout ),
	.datad(\ID_Registers|Register_File~194_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~197_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~197 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneii_lcell_comb \ID_Registers|Register_File~198 (
// Equation(s):
// \ID_Registers|Register_File~198_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~197_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datad(\ID_Registers|Register_File~197_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~198_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~198 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Register_File~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y34_N11
cycloneii_lcell_ff \ID_Registers|Register_File[9][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][17]~regout ));

// Location: LCCOMB_X42_Y31_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~187 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~187_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[3][17]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[1][17]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[1][17]~regout ),
	.datab(\ID_Registers|Register_File[3][17]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~187_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~187 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[17]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~188 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~188_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[17]~187_combout  & ((\ID_Registers|Register_File[11][17]~regout ))) # (!\ID_Registers|Read_Data_2_ID[17]~187_combout  & 
// (\ID_Registers|Register_File[9][17]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[17]~187_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[9][17]~regout ),
	.datac(\ID_Registers|Register_File[11][17]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~187_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~188_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~188 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[17]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N26
cycloneii_lcell_comb \ID_Registers|Register_File[4][17]~feeder (
// Equation(s):
// \ID_Registers|Register_File[4][17]~feeder_combout  = \ID_Registers|Register_File~198_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~198_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[4][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[4][17]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[4][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N27
cycloneii_lcell_ff \ID_Registers|Register_File[4][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[4][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][17]~regout ));

// Location: LCCOMB_X43_Y30_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~189 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~189_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[12][17]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[4][17]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[12][17]~regout ),
	.datad(\ID_Registers|Register_File[4][17]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~189_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~189 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[17]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~190 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~190_combout  = (\ID_Registers|Read_Data_2_ID[17]~189_combout  & (((\ID_Registers|Register_File[14][17]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[17]~189_combout  & 
// (\ID_Registers|Register_File[6][17]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[6][17]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[17]~189_combout ),
	.datac(\ID_Registers|Register_File[14][17]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~190_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~190 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Read_Data_2_ID[17]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N27
cycloneii_lcell_ff \ID_Registers|Register_File[8][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][17]~regout ));

// Location: LCFF_X42_Y33_N17
cycloneii_lcell_ff \ID_Registers|Register_File[10][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][17]~regout ));

// Location: LCFF_X45_Y31_N3
cycloneii_lcell_ff \ID_Registers|Register_File[2][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][17]~regout ));

// Location: LCFF_X42_Y31_N13
cycloneii_lcell_ff \ID_Registers|Register_File[0][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][17]~regout ));

// Location: LCCOMB_X42_Y31_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~191 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~191_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[2][17]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[0][17]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[2][17]~regout ),
	.datac(\ID_Registers|Register_File[0][17]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~191_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~191 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[17]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~192 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~192_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[17]~191_combout  & ((\ID_Registers|Register_File[10][17]~regout ))) # (!\ID_Registers|Read_Data_2_ID[17]~191_combout  & 
// (\ID_Registers|Register_File[8][17]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[17]~191_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[8][17]~regout ),
	.datac(\ID_Registers|Register_File[10][17]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~191_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~192_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~192 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[17]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~193 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~193_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[17]~190_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[17]~192_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[17]~190_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~192_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~193_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~193 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[17]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~196 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~196_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[17]~193_combout  & (\ID_Registers|Read_Data_2_ID[17]~195_combout )) # (!\ID_Registers|Read_Data_2_ID[17]~193_combout  & 
// ((\ID_Registers|Read_Data_2_ID[17]~188_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[17]~193_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[17]~195_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[17]~188_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~193_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~196_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~196 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[17]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~197 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~197_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[17]~196_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~196_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~197_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~197 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[17]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[17]~197_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: LCFF_X52_Y31_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]));

// Location: LCCOMB_X47_Y34_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~25 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~25_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~25 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[14] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [14] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~25_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [14])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[14] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]));

// Location: LCCOMB_X51_Y31_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~34 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [14] & !\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~34 .lut_mask = 16'hCCB8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~35 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[14]~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~35 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \EX_ALU|Add1~28 (
// Equation(s):
// \EX_ALU|Add1~28_combout  = ((\EX_Forward_A|Mux17~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  $ (\EX_ALU|Add1~27 )))) # (GND)
// \EX_ALU|Add1~29  = CARRY((\EX_Forward_A|Mux17~1_combout  & ((!\EX_ALU|Add1~27 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ))) # (!\EX_Forward_A|Mux17~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  & !\EX_ALU|Add1~27 )))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~27 ),
	.combout(\EX_ALU|Add1~28_combout ),
	.cout(\EX_ALU|Add1~29 ));
// synopsys translate_off
defparam \EX_ALU|Add1~28 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneii_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  $ (\EX_Forward_A|Mux17~1_combout  $ (!\EX_ALU|Add0~27 )))) # (GND)
// \EX_ALU|Add0~29  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Add0~27 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  & (\EX_Forward_A|Mux17~1_combout  & !\EX_ALU|Add0~27 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ),
	.datab(\EX_Forward_A|Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~27 ),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout(\EX_ALU|Add0~29 ));
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N18
cycloneii_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~28_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~28_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Add1~28_combout ),
	.datac(\EX_ALU|Add0~28_combout ),
	.datad(\EX_ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'h88F5;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N30
cycloneii_lcell_comb \EX_ALU|Mux17~1 (
// Equation(s):
// \EX_ALU|Mux17~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Mux17~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  & 
// (\EX_Forward_A|Mux17~1_combout  & !\EX_ALU|Mux17~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux17~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ),
	.datac(\EX_Forward_A|Mux17~1_combout ),
	.datad(\EX_ALU|Mux17~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]));

// Location: LCFF_X51_Y31_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]));

// Location: LCCOMB_X51_Y31_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[14]~14 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [14])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [14])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .lut_mask = 16'hF5A0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~84 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~84_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]) # ((\ID_Registers|Register_File[6][14]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Register_File[4][14]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[4][14]~regout ),
	.datad(\ID_Registers|Register_File[6][14]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~84 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_1_ID[14]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~85 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~85_combout  = (\ID_Registers|Read_Data_1_ID[14]~84_combout  & (((\ID_Registers|Register_File[7][14]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\ID_Registers|Read_Data_1_ID[14]~84_combout  & 
// (\ID_Registers|Register_File[5][14]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Register_File[5][14]~regout ),
	.datab(\ID_Registers|Read_Data_1_ID[14]~84_combout ),
	.datac(\ID_Registers|Register_File[7][14]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~85 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Read_Data_1_ID[14]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y31_N29
cycloneii_lcell_ff \ID_Registers|Register_File[2][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][14]~regout ));

// Location: LCCOMB_X40_Y31_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~86 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~86_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][14]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][14]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[1][14]~regout ),
	.datac(\ID_Registers|Register_File[0][14]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~86 .lut_mask = 16'hEE50;
defparam \ID_Registers|Read_Data_1_ID[14]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y34_N19
cycloneii_lcell_ff \ID_Registers|Register_File[3][14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~165_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][14]~regout ));

// Location: LCCOMB_X40_Y31_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~87 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~87_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[14]~86_combout  & ((\ID_Registers|Register_File[3][14]~regout ))) # (!\ID_Registers|Read_Data_1_ID[14]~86_combout  & 
// (\ID_Registers|Register_File[2][14]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[14]~86_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][14]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[14]~86_combout ),
	.datad(\ID_Registers|Register_File[3][14]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~87 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_1_ID[14]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~88 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~88_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[14]~85_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[14]~87_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[14]~85_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~87_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~88 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Read_Data_1_ID[14]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~89 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~89_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[14]~88_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~88_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~89 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[14]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[14]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X51_Y31_N8
cycloneii_lcell_comb \EX_Forward_A|Mux17~1 (
// Equation(s):
// \EX_Forward_A|Mux17~1_combout  = (\EX_Forward_A|Mux17~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\EX_Forward_A|Mux17~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\EX_Forward_A|Mux17~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N30
cycloneii_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU|Add0~29  & VCC)) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & 
// ((\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU|Add0~29 ) # (GND)))))
// \EX_ALU|Add0~31  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (!\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Add0~29 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((!\EX_ALU|Add0~29 ) # (!\EX_Forward_A|Mux16~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~29 ),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout(\EX_ALU|Add0~31 ));
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N28
cycloneii_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~30_combout  & (\EX_ALU|Mux22~0_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~30_combout ) # (!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Add1~30_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Mux22~0_combout ),
	.datad(\EX_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'hB383;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N4
cycloneii_lcell_comb \EX_ALU|Mux16~1 (
// Equation(s):
// \EX_ALU|Mux16~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ) # (!\EX_ALU|Mux16~0_combout ))) # (!\EX_Forward_A|Mux16~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & !\EX_ALU|Mux16~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux16~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datad(\EX_ALU|Mux16~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]));

// Location: LCCOMB_X51_Y34_N14
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y34_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]));

// Location: LCCOMB_X51_Y34_N12
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[15]~15 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [15])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [15])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N17
cycloneii_lcell_ff \ID_Registers|Register_File[11][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~176_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][15]~regout ));

// Location: LCFF_X47_Y31_N1
cycloneii_lcell_ff \ID_Registers|Register_File[2][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][15]~regout ));

// Location: LCCOMB_X43_Y34_N12
cycloneii_lcell_comb \ID_Registers|Register_File~166 (
// Equation(s):
// \ID_Registers|Register_File~166_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # ((\ID_Registers|Register_File[3][15]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File[2][15]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[3][15]~regout ),
	.datad(\ID_Registers|Register_File[2][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~166_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~166 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Register_File~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N22
cycloneii_lcell_comb \ID_Registers|Register_File~167 (
// Equation(s):
// \ID_Registers|Register_File~167_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~166_combout  & ((\ID_Registers|Register_File[11][15]~regout ))) # (!\ID_Registers|Register_File~166_combout  & 
// (\ID_Registers|Register_File[10][15]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~166_combout ))))

	.dataa(\ID_Registers|Register_File[10][15]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[11][15]~regout ),
	.datad(\ID_Registers|Register_File~166_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~167_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~167 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N7
cycloneii_lcell_ff \ID_Registers|Register_File[4][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][15]~regout ));

// Location: LCFF_X43_Y30_N25
cycloneii_lcell_ff \ID_Registers|Register_File[12][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][15]~regout ));

// Location: LCCOMB_X44_Y34_N20
cycloneii_lcell_comb \ID_Registers|Register_File~168 (
// Equation(s):
// \ID_Registers|Register_File~168_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (\ID_Registers|Register_File[12][15]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File[4][15]~regout  & (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[4][15]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[12][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~168_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~168 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N3
cycloneii_lcell_ff \ID_Registers|Register_File[13][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][15]~regout ));

// Location: LCCOMB_X44_Y34_N18
cycloneii_lcell_comb \ID_Registers|Register_File~169 (
// Equation(s):
// \ID_Registers|Register_File~169_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~168_combout  & ((\ID_Registers|Register_File[13][15]~regout ))) # (!\ID_Registers|Register_File~168_combout  & 
// (\ID_Registers|Register_File[5][15]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~168_combout ))))

	.dataa(\ID_Registers|Register_File[5][15]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~168_combout ),
	.datad(\ID_Registers|Register_File[13][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~169_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~169 .lut_mask = 16'hF838;
defparam \ID_Registers|Register_File~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneii_lcell_comb \ID_Registers|Register_File[9][15]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][15]~feeder_combout  = \ID_Registers|Register_File~176_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~176_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][15]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y34_N9
cycloneii_lcell_ff \ID_Registers|Register_File[9][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][15]~regout ));

// Location: LCFF_X42_Y32_N5
cycloneii_lcell_ff \ID_Registers|Register_File[8][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][15]~regout ));

// Location: LCFF_X42_Y31_N23
cycloneii_lcell_ff \ID_Registers|Register_File[0][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][15]~regout ));

// Location: LCFF_X42_Y31_N29
cycloneii_lcell_ff \ID_Registers|Register_File[1][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][15]~regout ));

// Location: LCCOMB_X43_Y34_N28
cycloneii_lcell_comb \ID_Registers|Register_File~170 (
// Equation(s):
// \ID_Registers|Register_File~170_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[1][15]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[0][15]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[0][15]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[1][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~170_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~170 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Register_File~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N26
cycloneii_lcell_comb \ID_Registers|Register_File~171 (
// Equation(s):
// \ID_Registers|Register_File~171_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~170_combout  & (\ID_Registers|Register_File[9][15]~regout )) # (!\ID_Registers|Register_File~170_combout  & 
// ((\ID_Registers|Register_File[8][15]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~170_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[9][15]~regout ),
	.datac(\ID_Registers|Register_File[8][15]~regout ),
	.datad(\ID_Registers|Register_File~170_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~171_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~171 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N20
cycloneii_lcell_comb \ID_Registers|Register_File~172 (
// Equation(s):
// \ID_Registers|Register_File~172_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File~169_combout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~171_combout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~169_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~171_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~172_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~172 .lut_mask = 16'hE5E0;
defparam \ID_Registers|Register_File~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N15
cycloneii_lcell_ff \ID_Registers|Register_File[7][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][15]~regout ));

// Location: LCFF_X45_Y32_N9
cycloneii_lcell_ff \ID_Registers|Register_File[15][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][15]~regout ));

// Location: LCCOMB_X45_Y32_N8
cycloneii_lcell_comb \ID_Registers|Register_File~174 (
// Equation(s):
// \ID_Registers|Register_File~174_combout  = (\ID_Registers|Register_File~173_combout  & (((\ID_Registers|Register_File[15][15]~regout ) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\ID_Registers|Register_File~173_combout  & 
// (\ID_Registers|Register_File[7][15]~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File~173_combout ),
	.datab(\ID_Registers|Register_File[7][15]~regout ),
	.datac(\ID_Registers|Register_File[15][15]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~174_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~174 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Register_File~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneii_lcell_comb \ID_Registers|Register_File~175 (
// Equation(s):
// \ID_Registers|Register_File~175_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~172_combout  & ((\ID_Registers|Register_File~174_combout ))) # (!\ID_Registers|Register_File~172_combout  & 
// (\ID_Registers|Register_File~167_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~172_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~167_combout ),
	.datac(\ID_Registers|Register_File~172_combout ),
	.datad(\ID_Registers|Register_File~174_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~175_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~175 .lut_mask = 16'hF858;
defparam \ID_Registers|Register_File~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N16
cycloneii_lcell_comb \ID_Registers|Register_File~176 (
// Equation(s):
// \ID_Registers|Register_File~176_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~175_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~175_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~176_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~176 .lut_mask = 16'hCFC0;
defparam \ID_Registers|Register_File~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N6
cycloneii_lcell_comb \ID_Registers|Register_File[3][15]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][15]~feeder_combout  = \ID_Registers|Register_File~176_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~176_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][15]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N7
cycloneii_lcell_ff \ID_Registers|Register_File[3][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][15]~regout ));

// Location: LCCOMB_X43_Y34_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~165 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~165_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\IF_ID_Pipeline_Stage|Instruction_ID [19])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[9][15]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[1][15]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[9][15]~regout ),
	.datad(\ID_Registers|Register_File[1][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~165_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~165 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[15]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~166 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~166_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[15]~165_combout  & (\ID_Registers|Register_File[11][15]~regout )) # (!\ID_Registers|Read_Data_2_ID[15]~165_combout  & 
// ((\ID_Registers|Register_File[3][15]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[15]~165_combout ))))

	.dataa(\ID_Registers|Register_File[11][15]~regout ),
	.datab(\ID_Registers|Register_File[3][15]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\ID_Registers|Read_Data_2_ID[15]~165_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~166_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~166 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[15]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N29
cycloneii_lcell_ff \ID_Registers|Register_File[5][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][15]~regout ));

// Location: LCCOMB_X44_Y32_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~172 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~172_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Register_File[7][15]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[5][15]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[5][15]~regout ),
	.datac(\ID_Registers|Register_File[7][15]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~172_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~172 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[15]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~173 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~173_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[15]~172_combout  & ((\ID_Registers|Register_File[15][15]~regout ))) # (!\ID_Registers|Read_Data_2_ID[15]~172_combout  & 
// (\ID_Registers|Register_File[13][15]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[15]~172_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[13][15]~regout ),
	.datac(\ID_Registers|Register_File[15][15]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~172_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~173_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~173 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[15]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N19
cycloneii_lcell_ff \ID_Registers|Register_File[14][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][15]~regout ));

// Location: LCCOMB_X44_Y33_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~167 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~167_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[6][15]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[4][15]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[6][15]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[4][15]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~167_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~167 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Read_Data_2_ID[15]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~168 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~168_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[15]~167_combout  & ((\ID_Registers|Register_File[14][15]~regout ))) # (!\ID_Registers|Read_Data_2_ID[15]~167_combout  & 
// (\ID_Registers|Register_File[12][15]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[15]~167_combout ))))

	.dataa(\ID_Registers|Register_File[12][15]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[14][15]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~167_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~168_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~168 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[15]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~169 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~169_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Register_File[8][15]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[0][15]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[8][15]~regout ),
	.datad(\ID_Registers|Register_File[0][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~169_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~169 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[15]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N3
cycloneii_lcell_ff \ID_Registers|Register_File[10][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][15]~regout ));

// Location: LCCOMB_X42_Y32_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~170 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~170_combout  = (\ID_Registers|Read_Data_2_ID[15]~169_combout  & (((\ID_Registers|Register_File[10][15]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[15]~169_combout  & 
// (\ID_Registers|Register_File[2][15]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[2][15]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[15]~169_combout ),
	.datac(\ID_Registers|Register_File[10][15]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~170_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~170 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Read_Data_2_ID[15]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~171 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~171_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Read_Data_2_ID[15]~168_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[15]~170_combout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[15]~168_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~170_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~171_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~171 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[15]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~174 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~174_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[15]~171_combout  & ((\ID_Registers|Read_Data_2_ID[15]~173_combout ))) # (!\ID_Registers|Read_Data_2_ID[15]~171_combout  & 
// (\ID_Registers|Read_Data_2_ID[15]~166_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[15]~171_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Read_Data_2_ID[15]~166_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[15]~173_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[15]~171_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~174_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~174 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[15]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~175 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~175_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[15]~174_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[15]~174_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~175_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~175 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_2_ID[15]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y34_N16
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout  = \ID_Registers|Read_Data_2_ID[15]~175_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[15]~175_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y34_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCCOMB_X52_Y26_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~37 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [15])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~37 .lut_mask = 16'h0A0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneii_lcell_comb \EX_ALU|Add1~32 (
// Equation(s):
// \EX_ALU|Add1~32_combout  = ((\EX_Forward_A|Mux15~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  $ (\EX_ALU|Add1~31 )))) # (GND)
// \EX_ALU|Add1~33  = CARRY((\EX_Forward_A|Mux15~1_combout  & ((!\EX_ALU|Add1~31 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ))) # (!\EX_Forward_A|Mux15~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  & !\EX_ALU|Add1~31 )))

	.dataa(\EX_Forward_A|Mux15~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~31 ),
	.combout(\EX_ALU|Add1~32_combout ),
	.cout(\EX_ALU|Add1~33 ));
// synopsys translate_off
defparam \EX_ALU|Add1~32 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneii_lcell_comb \EX_ALU|Add0~32 (
// Equation(s):
// \EX_ALU|Add0~32_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  $ (\EX_Forward_A|Mux15~1_combout  $ (!\EX_ALU|Add0~31 )))) # (GND)
// \EX_ALU|Add0~33  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Add0~31 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  & (\EX_Forward_A|Mux15~1_combout  & !\EX_ALU|Add0~31 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~31 ),
	.combout(\EX_ALU|Add0~32_combout ),
	.cout(\EX_ALU|Add0~33 ));
// synopsys translate_off
defparam \EX_ALU|Add0~32 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N6
cycloneii_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~32_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~32_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Add1~32_combout ),
	.datac(\EX_ALU|Add0~32_combout ),
	.datad(\EX_ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'h88F5;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N14
cycloneii_lcell_comb \EX_ALU|Mux15~1 (
// Equation(s):
// \EX_ALU|Mux15~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux15~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ) # (!\EX_ALU|Mux15~0_combout ))) # (!\EX_Forward_A|Mux15~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  & !\EX_ALU|Mux15~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux15~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ),
	.datad(\EX_ALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y26_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]));

// Location: LCFF_X50_Y28_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]));

// Location: LCFF_X49_Y28_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]));

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]));

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~27 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~27_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~27 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[16] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [16] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~27_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [16])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [16]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [16]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[16] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]));

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[16]~16 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [16]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N8
cycloneii_lcell_comb \EX_Forward_A|Mux15~0 (
// Equation(s):
// \EX_Forward_A|Mux15~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~0 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N2
cycloneii_lcell_comb \EX_Forward_A|Mux15~1 (
// Equation(s):
// \EX_Forward_A|Mux15~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_Forward_A|Mux15~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] 
// & (\EX_Forward_A|Mux15~0_combout  & (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  $ (\EX_Forward_Unit|ForwardA_EX[1]~6_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datac(\EX_Forward_A|Mux15~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = (\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & (\EX_ALU|Add0~33  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & (!\EX_ALU|Add0~33 )))) # (!\EX_Forward_A|Mux14~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & (!\EX_ALU|Add0~33 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & ((\EX_ALU|Add0~33 ) # (GND)))))
// \EX_ALU|Add0~35  = CARRY((\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & !\EX_ALU|Add0~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((!\EX_ALU|Add0~33 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ))))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~33 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneii_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~34_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~34_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Add1~34_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Mux22~1_combout ),
	.datad(\EX_ALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'h8F83;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneii_lcell_comb \EX_ALU|Mux14~1 (
// Equation(s):
// \EX_ALU|Mux14~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & ((\EX_Forward_A|Mux14~1_combout ) # (!\EX_ALU|Mux14~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & 
// (\EX_Forward_A|Mux14~1_combout  & !\EX_ALU|Mux14~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux14~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ),
	.datac(\EX_Forward_A|Mux14~1_combout ),
	.datad(\EX_ALU|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux14~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]));

// Location: LCCOMB_X52_Y31_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~40 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~40 .lut_mask = 16'hCCAA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~41 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [17])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~40_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~41 .lut_mask = 16'h4450;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneii_lcell_comb \EX_ALU|Add1~36 (
// Equation(s):
// \EX_ALU|Add1~36_combout  = ((\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  $ (\EX_ALU|Add1~35 )))) # (GND)
// \EX_ALU|Add1~37  = CARRY((\EX_Forward_A|Mux13~1_combout  & ((!\EX_ALU|Add1~35 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ))) # (!\EX_Forward_A|Mux13~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  & !\EX_ALU|Add1~35 )))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~35 ),
	.combout(\EX_ALU|Add1~36_combout ),
	.cout(\EX_ALU|Add1~37 ));
// synopsys translate_off
defparam \EX_ALU|Add1~36 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = ((\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  $ (!\EX_ALU|Add0~35 )))) # (GND)
// \EX_ALU|Add0~37  = CARRY((\EX_Forward_A|Mux13~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ) # (!\EX_ALU|Add0~35 ))) # (!\EX_Forward_A|Mux13~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  & !\EX_ALU|Add0~35 )))

	.dataa(\EX_Forward_A|Mux13~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout(\EX_ALU|Add0~37 ));
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N28
cycloneii_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & (\EX_ALU|Add1~36_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~36_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add1~36_combout ),
	.datad(\EX_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N16
cycloneii_lcell_comb \EX_ALU|Mux13~1 (
// Equation(s):
// \EX_ALU|Mux13~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  & ((\EX_Forward_A|Mux13~1_combout ) # (!\EX_ALU|Mux13~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  & 
// (\EX_Forward_A|Mux13~1_combout  & !\EX_ALU|Mux13~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux13~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux13~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]));

// Location: LCFF_X48_Y27_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]));

// Location: LCCOMB_X49_Y27_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[18] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [18] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~29_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [18])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [18]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[18] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]));

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[18]~18 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [18]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File[9][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][18]~regout ));

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File[13][18]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][18]~feeder_combout  = \ID_Registers|Register_File~209_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~209_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][18]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File[13][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][18]~regout ));

// Location: LCCOMB_X45_Y27_N8
cycloneii_lcell_comb \ID_Registers|Register_File~206 (
// Equation(s):
// \ID_Registers|Register_File~206_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// ((\ID_Registers|Register_File[13][18]~regout ))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\ID_Registers|Register_File[9][18]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[9][18]~regout ),
	.datac(\ID_Registers|Register_File[13][18]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~206_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~206 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneii_lcell_comb \ID_Registers|Register_File[11][18]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][18]~feeder_combout  = \ID_Registers|Register_File~209_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~209_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][18]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N13
cycloneii_lcell_ff \ID_Registers|Register_File[11][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][18]~regout ));

// Location: LCCOMB_X45_Y27_N18
cycloneii_lcell_comb \ID_Registers|Register_File~207 (
// Equation(s):
// \ID_Registers|Register_File~207_combout  = (\ID_Registers|Register_File~206_combout  & ((\ID_Registers|Register_File[15][18]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~206_combout  & 
// (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & \ID_Registers|Register_File[11][18]~regout ))))

	.dataa(\ID_Registers|Register_File[15][18]~regout ),
	.datab(\ID_Registers|Register_File~206_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File[11][18]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~207_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~207 .lut_mask = 16'hBC8C;
defparam \ID_Registers|Register_File~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[4][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][18]~regout ));

// Location: LCCOMB_X42_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File~203 (
// Equation(s):
// \ID_Registers|Register_File~203_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [1])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File[2][18]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File[0][18]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[0][18]~regout ),
	.datad(\ID_Registers|Register_File[2][18]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~203_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~203 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cycloneii_lcell_comb \ID_Registers|Register_File~204 (
// Equation(s):
// \ID_Registers|Register_File~204_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~203_combout  & (\ID_Registers|Register_File[6][18]~regout )) # (!\ID_Registers|Register_File~203_combout  & 
// ((\ID_Registers|Register_File[4][18]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~203_combout ))))

	.dataa(\ID_Registers|Register_File[6][18]~regout ),
	.datab(\ID_Registers|Register_File[4][18]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~203_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~204_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~204 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \ID_Registers|Register_File[7][18]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][18]~feeder_combout  = \ID_Registers|Register_File~209_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~209_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][18]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File[7][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][18]~regout ));

// Location: LCFF_X45_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File[5][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][18]~regout ));

// Location: LCCOMB_X45_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File~201 (
// Equation(s):
// \ID_Registers|Register_File~201_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File[5][18]~regout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[1][18]~regout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[5][18]~regout ),
	.datad(\ID_Registers|Register_File[1][18]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~201_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~201 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Register_File~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File~202 (
// Equation(s):
// \ID_Registers|Register_File~202_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~201_combout  & (\ID_Registers|Register_File[7][18]~regout )) # (!\ID_Registers|Register_File~201_combout  & 
// ((\ID_Registers|Register_File[3][18]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~201_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[7][18]~regout ),
	.datac(\ID_Registers|Register_File[3][18]~regout ),
	.datad(\ID_Registers|Register_File~201_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~202_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~202 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cycloneii_lcell_comb \ID_Registers|Register_File~205 (
// Equation(s):
// \ID_Registers|Register_File~205_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19]) # (\ID_Registers|Register_File~202_combout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File~204_combout  & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~204_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~202_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~205_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~205 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cycloneii_lcell_comb \ID_Registers|Register_File~208 (
// Equation(s):
// \ID_Registers|Register_File~208_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~205_combout  & ((\ID_Registers|Register_File~207_combout ))) # (!\ID_Registers|Register_File~205_combout  & 
// (\ID_Registers|Register_File~200_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~205_combout ))))

	.dataa(\ID_Registers|Register_File~200_combout ),
	.datab(\ID_Registers|Register_File~207_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File~205_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~208_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~208 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Register_File~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File~209 (
// Equation(s):
// \ID_Registers|Register_File~209_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~208_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~208_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~209_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~209 .lut_mask = 16'hCFC0;
defparam \ID_Registers|Register_File~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N27
cycloneii_lcell_ff \ID_Registers|Register_File[2][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][18]~regout ));

// Location: LCCOMB_X45_Y31_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~198 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~198_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[3][18]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[2][18]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[3][18]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[2][18]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~198_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~198 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Read_Data_2_ID[18]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N26
cycloneii_lcell_comb \ID_Registers|Register_File[6][18]~feeder (
// Equation(s):
// \ID_Registers|Register_File[6][18]~feeder_combout  = \ID_Registers|Register_File~209_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~209_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[6][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[6][18]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[6][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N27
cycloneii_lcell_ff \ID_Registers|Register_File[6][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[6][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][18]~regout ));

// Location: LCCOMB_X47_Y27_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~199 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~199_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[18]~198_combout  & (\ID_Registers|Register_File[7][18]~regout )) # (!\ID_Registers|Read_Data_2_ID[18]~198_combout  & 
// ((\ID_Registers|Register_File[6][18]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[18]~198_combout ))))

	.dataa(\ID_Registers|Register_File[7][18]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[18]~198_combout ),
	.datad(\ID_Registers|Register_File[6][18]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~199_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~199 .lut_mask = 16'hBCB0;
defparam \ID_Registers|Read_Data_2_ID[18]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File[15][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][18]~regout ));

// Location: LCFF_X42_Y29_N15
cycloneii_lcell_ff \ID_Registers|Register_File[10][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][18]~regout ));

// Location: LCFF_X42_Y29_N5
cycloneii_lcell_ff \ID_Registers|Register_File[14][18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~209_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][18]~regout ));

// Location: LCCOMB_X42_Y29_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~205 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~205_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Register_File[14][18]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[10][18]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[10][18]~regout ),
	.datac(\ID_Registers|Register_File[14][18]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~205_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~205 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[18]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~206 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~206_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[18]~205_combout  & ((\ID_Registers|Register_File[15][18]~regout ))) # (!\ID_Registers|Read_Data_2_ID[18]~205_combout  & 
// (\ID_Registers|Register_File[11][18]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[18]~205_combout ))))

	.dataa(\ID_Registers|Register_File[11][18]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[15][18]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~205_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~206_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~206 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[18]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~207 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~207_combout  = (\ID_Registers|Read_Data_2_ID[18]~204_combout  & (((\ID_Registers|Read_Data_2_ID[18]~206_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))) # (!\ID_Registers|Read_Data_2_ID[18]~204_combout  & 
// (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Read_Data_2_ID[18]~199_combout )))

	.dataa(\ID_Registers|Read_Data_2_ID[18]~204_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[18]~199_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~206_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~207_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~207 .lut_mask = 16'hEA62;
defparam \ID_Registers|Read_Data_2_ID[18]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~208 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~208_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[18]~207_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[18]~207_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~208_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~208 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[18]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout  = \ID_Registers|Read_Data_2_ID[18]~208_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[18]~208_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCFF_X48_Y27_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]));

// Location: LCCOMB_X49_Y31_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~45 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [19])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[19]~44_combout ),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~45 .lut_mask = 16'h2230;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneii_lcell_comb \EX_ALU|Add1~38 (
// Equation(s):
// \EX_ALU|Add1~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & (!\EX_ALU|Add1~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & (\EX_ALU|Add1~37  & VCC)))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & ((\EX_ALU|Add1~37 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & (!\EX_ALU|Add1~37 ))))
// \EX_ALU|Add1~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & !\EX_ALU|Add1~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ) # (!\EX_ALU|Add1~37 ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~37 ),
	.combout(\EX_ALU|Add1~38_combout ),
	.cout(\EX_ALU|Add1~39 ));
// synopsys translate_off
defparam \EX_ALU|Add1~38 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N6
cycloneii_lcell_comb \EX_ALU|Add0~38 (
// Equation(s):
// \EX_ALU|Add0~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & (\EX_ALU|Add0~37  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & (!\EX_ALU|Add0~37 )))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & (!\EX_ALU|Add0~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & ((\EX_ALU|Add0~37 ) # (GND)))))
// \EX_ALU|Add0~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & !\EX_ALU|Add0~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((!\EX_ALU|Add0~37 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~37 ),
	.combout(\EX_ALU|Add0~38_combout ),
	.cout(\EX_ALU|Add0~39 ));
// synopsys translate_off
defparam \EX_ALU|Add0~38 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N6
cycloneii_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~38_combout  & (\EX_ALU|Mux22~0_combout ))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~38_combout ) # (!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Add1~38_combout ),
	.datac(\EX_ALU|Mux22~0_combout ),
	.datad(\EX_ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'hD585;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N0
cycloneii_lcell_comb \EX_ALU|Mux12~1 (
// Equation(s):
// \EX_ALU|Mux12~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ) # (!\EX_ALU|Mux12~0_combout ))) # (!\EX_Forward_A|Mux12~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & !\EX_ALU|Mux12~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux12~0_combout ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ),
	.datad(\EX_ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]));

// Location: LCFF_X49_Y31_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]));

// Location: LCCOMB_X49_Y31_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[19] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [19] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~30_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [19])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [19]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [19]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[19] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]));

// Location: LCCOMB_X49_Y31_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[19]~19 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [19]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N8
cycloneii_lcell_comb \ID_Registers|Register_File~220 (
// Equation(s):
// \ID_Registers|Register_File~220_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~219_combout ))

	.dataa(\ID_Registers|Register_File~219_combout ),
	.datab(\ID_Registers|Register_File~10_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~220_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~220 .lut_mask = 16'hE2E2;
defparam \ID_Registers|Register_File~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y32_N24
cycloneii_lcell_comb \ID_Registers|Register_File[13][19]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][19]~feeder_combout  = \ID_Registers|Register_File~220_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~220_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][19]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y32_N25
cycloneii_lcell_ff \ID_Registers|Register_File[13][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][19]~regout ));

// Location: LCFF_X48_Y32_N5
cycloneii_lcell_ff \ID_Registers|Register_File[15][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][19]~regout ));

// Location: LCFF_X44_Y32_N5
cycloneii_lcell_ff \ID_Registers|Register_File[5][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][19]~regout ));

// Location: LCCOMB_X44_Y32_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~216 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~216_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[7][19]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[5][19]~regout )))))

	.dataa(\ID_Registers|Register_File[7][19]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[5][19]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~216_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~216 .lut_mask = 16'hEE30;
defparam \ID_Registers|Read_Data_2_ID[19]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~217 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~217_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[19]~216_combout  & ((\ID_Registers|Register_File[15][19]~regout ))) # (!\ID_Registers|Read_Data_2_ID[19]~216_combout  & 
// (\ID_Registers|Register_File[13][19]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[19]~216_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[13][19]~regout ),
	.datac(\ID_Registers|Register_File[15][19]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~216_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~217_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~217 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[19]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File[14][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][19]~regout ));

// Location: LCCOMB_X42_Y26_N4
cycloneii_lcell_comb \ID_Registers|Register_File[12][19]~feeder (
// Equation(s):
// \ID_Registers|Register_File[12][19]~feeder_combout  = \ID_Registers|Register_File~220_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~220_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[12][19]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[12][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[12][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][19]~regout ));

// Location: LCFF_X44_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File[4][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][19]~regout ));

// Location: LCFF_X44_Y26_N11
cycloneii_lcell_ff \ID_Registers|Register_File[6][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][19]~regout ));

// Location: LCCOMB_X44_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~211 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~211_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// ((\ID_Registers|Register_File[6][19]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_Registers|Register_File[4][19]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[4][19]~regout ),
	.datac(\ID_Registers|Register_File[6][19]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~211_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~211 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_2_ID[19]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~212 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~212_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[19]~211_combout  & (\ID_Registers|Register_File[14][19]~regout )) # (!\ID_Registers|Read_Data_2_ID[19]~211_combout  & 
// ((\ID_Registers|Register_File[12][19]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[19]~211_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[14][19]~regout ),
	.datac(\ID_Registers|Register_File[12][19]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~211_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~212_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~212 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[19]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N15
cycloneii_lcell_ff \ID_Registers|Register_File[8][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][19]~regout ));

// Location: LCFF_X44_Y27_N7
cycloneii_lcell_ff \ID_Registers|Register_File[0][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][19]~regout ));

// Location: LCCOMB_X42_Y32_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~213 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~213_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Register_File[8][19]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[0][19]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[8][19]~regout ),
	.datad(\ID_Registers|Register_File[0][19]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~213_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~213 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[19]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[10][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][19]~regout ));

// Location: LCCOMB_X42_Y32_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~214 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~214_combout  = (\ID_Registers|Read_Data_2_ID[19]~213_combout  & (((\ID_Registers|Register_File[10][19]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[19]~213_combout  & 
// (\ID_Registers|Register_File[2][19]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Register_File[2][19]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[19]~213_combout ),
	.datac(\ID_Registers|Register_File[10][19]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~214_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~214 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Read_Data_2_ID[19]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~215 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~215_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[19]~212_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[19]~214_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[19]~212_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~214_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~215_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~215 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[19]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~218 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~218_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[19]~215_combout  & ((\ID_Registers|Read_Data_2_ID[19]~217_combout ))) # (!\ID_Registers|Read_Data_2_ID[19]~215_combout  & 
// (\ID_Registers|Read_Data_2_ID[19]~210_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[19]~215_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[19]~210_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[19]~217_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[19]~215_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~218_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~218 .lut_mask = 16'hCFA0;
defparam \ID_Registers|Read_Data_2_ID[19]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y31_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~219 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~219_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[19]~218_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[19]~218_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~219_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~219 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[19]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y31_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[19]~219_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCFF_X49_Y31_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]));

// Location: LCFF_X50_Y31_N29
cycloneii_lcell_ff \ID_Registers|Register_File[13][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][20]~regout ));

// Location: LCCOMB_X41_Y30_N26
cycloneii_lcell_comb \ID_Registers|Register_File[15][20]~feeder (
// Equation(s):
// \ID_Registers|Register_File[15][20]~feeder_combout  = \ID_Registers|Register_File~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[15][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[15][20]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[15][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N27
cycloneii_lcell_ff \ID_Registers|Register_File[15][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[15][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][20]~regout ));

// Location: LCCOMB_X43_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File[11][20]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][20]~feeder_combout  = \ID_Registers|Register_File~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][20]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N5
cycloneii_lcell_ff \ID_Registers|Register_File[11][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][20]~regout ));

// Location: LCCOMB_X40_Y31_N26
cycloneii_lcell_comb \ID_Registers|Register_File~228 (
// Equation(s):
// \ID_Registers|Register_File~228_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # (\ID_Registers|Register_File[11][20]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[9][20]~regout  & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\ID_Registers|Register_File[9][20]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File[11][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~228_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~228 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Register_File~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N0
cycloneii_lcell_comb \ID_Registers|Register_File~229 (
// Equation(s):
// \ID_Registers|Register_File~229_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~228_combout  & ((\ID_Registers|Register_File[15][20]~regout ))) # (!\ID_Registers|Register_File~228_combout  & 
// (\ID_Registers|Register_File[13][20]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~228_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[13][20]~regout ),
	.datac(\ID_Registers|Register_File[15][20]~regout ),
	.datad(\ID_Registers|Register_File~228_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~229_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~229 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneii_lcell_comb \ID_Registers|Register_File[4][20]~feeder (
// Equation(s):
// \ID_Registers|Register_File[4][20]~feeder_combout  = \ID_Registers|Register_File~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[4][20]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[4][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[4][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][20]~regout ));

// Location: LCFF_X42_Y31_N25
cycloneii_lcell_ff \ID_Registers|Register_File[0][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][20]~regout ));

// Location: LCCOMB_X43_Y32_N6
cycloneii_lcell_comb \ID_Registers|Register_File~225 (
// Equation(s):
// \ID_Registers|Register_File~225_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File[4][20]~regout ) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (((\ID_Registers|Register_File[0][20]~regout  & !\MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File[4][20]~regout ),
	.datac(\ID_Registers|Register_File[0][20]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~225_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~225 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N13
cycloneii_lcell_ff \ID_Registers|Register_File[2][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][20]~regout ));

// Location: LCFF_X44_Y33_N13
cycloneii_lcell_ff \ID_Registers|Register_File[6][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][20]~regout ));

// Location: LCCOMB_X45_Y31_N12
cycloneii_lcell_comb \ID_Registers|Register_File~226 (
// Equation(s):
// \ID_Registers|Register_File~226_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~225_combout  & ((\ID_Registers|Register_File[6][20]~regout ))) # (!\ID_Registers|Register_File~225_combout  & 
// (\ID_Registers|Register_File[2][20]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File~225_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File~225_combout ),
	.datac(\ID_Registers|Register_File[2][20]~regout ),
	.datad(\ID_Registers|Register_File[6][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~226_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~226 .lut_mask = 16'hEC64;
defparam \ID_Registers|Register_File~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N4
cycloneii_lcell_comb \ID_Registers|Register_File~227 (
// Equation(s):
// \ID_Registers|Register_File~227_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File~224_combout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~226_combout )))))

	.dataa(\ID_Registers|Register_File~224_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File~226_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~227_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~227 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y31_N21
cycloneii_lcell_ff \ID_Registers|Register_File[5][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][20]~regout ));

// Location: LCFF_X45_Y31_N23
cycloneii_lcell_ff \ID_Registers|Register_File[3][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][20]~regout ));

// Location: LCFF_X41_Y31_N9
cycloneii_lcell_ff \ID_Registers|Register_File[1][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][20]~regout ));

// Location: LCCOMB_X41_Y31_N8
cycloneii_lcell_comb \ID_Registers|Register_File~221 (
// Equation(s):
// \ID_Registers|Register_File~221_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File[3][20]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [18])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (((\ID_Registers|Register_File[1][20]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\ID_Registers|Register_File[3][20]~regout ),
	.datac(\ID_Registers|Register_File[1][20]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~221_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~221 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Register_File~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cycloneii_lcell_comb \ID_Registers|Register_File~222 (
// Equation(s):
// \ID_Registers|Register_File~222_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~221_combout  & (\ID_Registers|Register_File[7][20]~regout )) # (!\ID_Registers|Register_File~221_combout  & 
// ((\ID_Registers|Register_File[5][20]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~221_combout ))))

	.dataa(\ID_Registers|Register_File[7][20]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File[5][20]~regout ),
	.datad(\ID_Registers|Register_File~221_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~222_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~222 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y31_N22
cycloneii_lcell_comb \ID_Registers|Register_File~230 (
// Equation(s):
// \ID_Registers|Register_File~230_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~227_combout  & (\ID_Registers|Register_File~229_combout )) # (!\ID_Registers|Register_File~227_combout  & 
// ((\ID_Registers|Register_File~222_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~227_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File~229_combout ),
	.datac(\ID_Registers|Register_File~227_combout ),
	.datad(\ID_Registers|Register_File~222_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~230_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~230 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Register_File~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneii_lcell_comb \ID_Registers|Register_File~231 (
// Equation(s):
// \ID_Registers|Register_File~231_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~230_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~230_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~231_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~231 .lut_mask = 16'hAFA0;
defparam \ID_Registers|Register_File~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y33_N21
cycloneii_lcell_ff \ID_Registers|Register_File[12][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~231_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][20]~regout ));

// Location: LCCOMB_X43_Y31_N0
cycloneii_lcell_comb \ID_Registers|Register_File[9][20]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][20]~feeder_combout  = \ID_Registers|Register_File~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][20]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N1
cycloneii_lcell_ff \ID_Registers|Register_File[9][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][20]~regout ));

// Location: LCCOMB_X43_Y32_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~220 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~220_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// ((\ID_Registers|Register_File[9][20]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Register_File[8][20]~regout ))))

	.dataa(\ID_Registers|Register_File[8][20]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[9][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~220_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~220 .lut_mask = 16'hF2C2;
defparam \ID_Registers|Read_Data_2_ID[20]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~221 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~221_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[20]~220_combout  & ((\ID_Registers|Register_File[13][20]~regout ))) # (!\ID_Registers|Read_Data_2_ID[20]~220_combout  & 
// (\ID_Registers|Register_File[12][20]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[20]~220_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[12][20]~regout ),
	.datac(\ID_Registers|Register_File[13][20]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~220_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~221_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~221 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[20]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N25
cycloneii_lcell_ff \ID_Registers|Register_File[14][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][20]~regout ));

// Location: LCFF_X42_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File[10][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~231_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][20]~regout ));

// Location: LCCOMB_X42_Y29_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~227 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~227_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18]) # ((\ID_Registers|Register_File[11][20]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_Registers|Register_File[10][20]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[10][20]~regout ),
	.datad(\ID_Registers|Register_File[11][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~227_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~227 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[20]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~228 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~228_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[20]~227_combout  & (\ID_Registers|Register_File[15][20]~regout )) # (!\ID_Registers|Read_Data_2_ID[20]~227_combout  & 
// ((\ID_Registers|Register_File[14][20]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[20]~227_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[15][20]~regout ),
	.datac(\ID_Registers|Register_File[14][20]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~227_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~228_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~228 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[20]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~224 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~224_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Register_File[1][20]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[0][20]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[0][20]~regout ),
	.datab(\ID_Registers|Register_File[1][20]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~224_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~224 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_2_ID[20]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~225 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~225_combout  = (\ID_Registers|Read_Data_2_ID[20]~224_combout  & ((\ID_Registers|Register_File[5][20]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\ID_Registers|Read_Data_2_ID[20]~224_combout  & 
// (((\ID_Registers|Register_File[4][20]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[5][20]~regout ),
	.datab(\ID_Registers|Read_Data_2_ID[20]~224_combout ),
	.datac(\ID_Registers|Register_File[4][20]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~225_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~225 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Read_Data_2_ID[20]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~222 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~222_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # (\ID_Registers|Register_File[6][20]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[2][20]~regout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [16])))

	.dataa(\ID_Registers|Register_File[2][20]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Register_File[6][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~222_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~222 .lut_mask = 16'hCEC2;
defparam \ID_Registers|Read_Data_2_ID[20]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~223 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~223_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[20]~222_combout  & (\ID_Registers|Register_File[7][20]~regout )) # (!\ID_Registers|Read_Data_2_ID[20]~222_combout  & 
// ((\ID_Registers|Register_File[3][20]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[20]~222_combout ))))

	.dataa(\ID_Registers|Register_File[7][20]~regout ),
	.datab(\ID_Registers|Register_File[3][20]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\ID_Registers|Read_Data_2_ID[20]~222_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~223_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~223 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[20]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~226 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~226_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # (\ID_Registers|Read_Data_2_ID[20]~223_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Read_Data_2_ID[20]~225_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Read_Data_2_ID[20]~225_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Read_Data_2_ID[20]~223_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~226_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~226 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Read_Data_2_ID[20]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~229 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~229_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[20]~226_combout  & ((\ID_Registers|Read_Data_2_ID[20]~228_combout ))) # (!\ID_Registers|Read_Data_2_ID[20]~226_combout  & 
// (\ID_Registers|Read_Data_2_ID[20]~221_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[20]~226_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Read_Data_2_ID[20]~221_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[20]~228_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~226_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~229_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~229 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[20]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~230 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~230_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[20]~229_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~229_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~230_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~230 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[20]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[20]~230_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCFF_X50_Y31_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]));

// Location: LCCOMB_X44_Y34_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~242 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~242_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[3][22]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[2][22]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[3][22]~regout ),
	.datab(\ID_Registers|Register_File[2][22]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~242_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~242 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Read_Data_2_ID[22]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y34_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~243 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~243_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[22]~242_combout  & (\ID_Registers|Register_File[7][22]~regout )) # (!\ID_Registers|Read_Data_2_ID[22]~242_combout  & 
// ((\ID_Registers|Register_File[6][22]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[22]~242_combout ))))

	.dataa(\ID_Registers|Register_File[7][22]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Register_File[6][22]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~242_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~243_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~243 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[22]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N23
cycloneii_lcell_ff \ID_Registers|Register_File[13][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][22]~regout ));

// Location: LCFF_X45_Y27_N13
cycloneii_lcell_ff \ID_Registers|Register_File[9][22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][22]~regout ));

// Location: LCCOMB_X43_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~244 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~244_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Register_File[12][22]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Register_File[8][22]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [16]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[8][22]~regout ),
	.datac(\ID_Registers|Register_File[12][22]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~244_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~244 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_2_ID[22]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~245 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~245_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[22]~244_combout  & (\ID_Registers|Register_File[13][22]~regout )) # (!\ID_Registers|Read_Data_2_ID[22]~244_combout  & 
// ((\ID_Registers|Register_File[9][22]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[22]~244_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[13][22]~regout ),
	.datac(\ID_Registers|Register_File[9][22]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~244_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~245_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~245 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[22]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~246 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~246_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[1][22]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (((\ID_Registers|Register_File[0][22]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\ID_Registers|Register_File[1][22]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Register_File[0][22]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~246_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~246 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Read_Data_2_ID[22]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~247 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~247_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[22]~246_combout  & (\ID_Registers|Register_File[5][22]~regout )) # (!\ID_Registers|Read_Data_2_ID[22]~246_combout  & 
// ((\ID_Registers|Register_File[4][22]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (((\ID_Registers|Read_Data_2_ID[22]~246_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_Registers|Register_File[5][22]~regout ),
	.datac(\ID_Registers|Register_File[4][22]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~246_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~247_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~247 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[22]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y31_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~248 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~248_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]) # ((\ID_Registers|Read_Data_2_ID[22]~245_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[22]~247_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[22]~245_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~247_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~248_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~248 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[22]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~251 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~251_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[22]~248_combout  & (\ID_Registers|Read_Data_2_ID[22]~250_combout )) # (!\ID_Registers|Read_Data_2_ID[22]~248_combout  & 
// ((\ID_Registers|Read_Data_2_ID[22]~243_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[22]~248_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[22]~250_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Read_Data_2_ID[22]~243_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~248_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~251_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~251 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[22]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~252 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~252_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[22]~251_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[22]~251_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~252_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~252 .lut_mask = 16'h00D8;
defparam \ID_Registers|Read_Data_2_ID[22]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[22]~252_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCFF_X47_Y30_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]));

// Location: LCFF_X43_Y31_N25
cycloneii_lcell_ff \ID_Registers|Register_File[2][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][23]~regout ));

// Location: LCCOMB_X45_Y33_N6
cycloneii_lcell_comb \ID_Registers|Register_File[3][23]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][23]~feeder_combout  = \ID_Registers|Register_File~264_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~264_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][23]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N7
cycloneii_lcell_ff \ID_Registers|Register_File[3][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][23]~regout ));

// Location: LCCOMB_X43_Y31_N24
cycloneii_lcell_comb \ID_Registers|Register_File~254 (
// Equation(s):
// \ID_Registers|Register_File~254_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[3][23]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[2][23]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[2][23]~regout ),
	.datad(\ID_Registers|Register_File[3][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~254_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~254 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N5
cycloneii_lcell_ff \ID_Registers|Register_File[10][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][23]~regout ));

// Location: LCCOMB_X42_Y33_N4
cycloneii_lcell_comb \ID_Registers|Register_File~255 (
// Equation(s):
// \ID_Registers|Register_File~255_combout  = (\ID_Registers|Register_File~254_combout  & ((\ID_Registers|Register_File[11][23]~regout ) # ((!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~254_combout  & 
// (((\ID_Registers|Register_File[10][23]~regout  & \MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[11][23]~regout ),
	.datab(\ID_Registers|Register_File~254_combout ),
	.datac(\ID_Registers|Register_File[10][23]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~255_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~255 .lut_mask = 16'hB8CC;
defparam \ID_Registers|Register_File~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N13
cycloneii_lcell_ff \ID_Registers|Register_File[12][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][23]~regout ));

// Location: LCFF_X44_Y31_N1
cycloneii_lcell_ff \ID_Registers|Register_File[4][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][23]~regout ));

// Location: LCCOMB_X44_Y31_N24
cycloneii_lcell_comb \ID_Registers|Register_File~256 (
// Equation(s):
// \ID_Registers|Register_File~256_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[5][23]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (((!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & \ID_Registers|Register_File[4][23]~regout ))))

	.dataa(\ID_Registers|Register_File[5][23]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\ID_Registers|Register_File[4][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~256_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~256 .lut_mask = 16'hCBC8;
defparam \ID_Registers|Register_File~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y32_N19
cycloneii_lcell_ff \ID_Registers|Register_File[13][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][23]~regout ));

// Location: LCCOMB_X44_Y31_N30
cycloneii_lcell_comb \ID_Registers|Register_File~257 (
// Equation(s):
// \ID_Registers|Register_File~257_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~256_combout  & ((\ID_Registers|Register_File[13][23]~regout ))) # (!\ID_Registers|Register_File~256_combout  & 
// (\ID_Registers|Register_File[12][23]~regout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~256_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[12][23]~regout ),
	.datac(\ID_Registers|Register_File~256_combout ),
	.datad(\ID_Registers|Register_File[13][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~257_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~257 .lut_mask = 16'hF858;
defparam \ID_Registers|Register_File~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N15
cycloneii_lcell_ff \ID_Registers|Register_File[8][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][23]~regout ));

// Location: LCFF_X42_Y31_N17
cycloneii_lcell_ff \ID_Registers|Register_File[0][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][23]~regout ));

// Location: LCFF_X42_Y31_N31
cycloneii_lcell_ff \ID_Registers|Register_File[1][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][23]~regout ));

// Location: LCCOMB_X42_Y31_N16
cycloneii_lcell_comb \ID_Registers|Register_File~258 (
// Equation(s):
// \ID_Registers|Register_File~258_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[1][23]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[0][23]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[0][23]~regout ),
	.datad(\ID_Registers|Register_File[1][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~258_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~258 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneii_lcell_comb \ID_Registers|Register_File~259 (
// Equation(s):
// \ID_Registers|Register_File~259_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~258_combout  & (\ID_Registers|Register_File[9][23]~regout )) # (!\ID_Registers|Register_File~258_combout  & 
// ((\ID_Registers|Register_File[8][23]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~258_combout ))))

	.dataa(\ID_Registers|Register_File[9][23]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datac(\ID_Registers|Register_File[8][23]~regout ),
	.datad(\ID_Registers|Register_File~258_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~259_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~259 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Register_File~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneii_lcell_comb \ID_Registers|Register_File~260 (
// Equation(s):
// \ID_Registers|Register_File~260_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18])) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [18] & 
// (\ID_Registers|Register_File~257_combout )) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~259_combout )))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_Registers|Register_File~257_combout ),
	.datad(\ID_Registers|Register_File~259_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~260_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~260 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Register_File~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneii_lcell_comb \ID_Registers|Register_File~263 (
// Equation(s):
// \ID_Registers|Register_File~263_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~260_combout  & (\ID_Registers|Register_File~262_combout )) # (!\ID_Registers|Register_File~260_combout  & 
// ((\ID_Registers|Register_File~255_combout ))))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~260_combout ))))

	.dataa(\ID_Registers|Register_File~262_combout ),
	.datab(\ID_Registers|Register_File~255_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datad(\ID_Registers|Register_File~260_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~263_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~263 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Register_File~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneii_lcell_comb \ID_Registers|Register_File~264 (
// Equation(s):
// \ID_Registers|Register_File~264_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~263_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~263_combout ),
	.datad(\ID_Registers|Register_File~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~264_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~264 .lut_mask = 16'hAAF0;
defparam \ID_Registers|Register_File~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[11][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][23]~regout ));

// Location: LCCOMB_X43_Y31_N10
cycloneii_lcell_comb \ID_Registers|Register_File[9][23]~feeder (
// Equation(s):
// \ID_Registers|Register_File[9][23]~feeder_combout  = \ID_Registers|Register_File~264_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~264_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[9][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[9][23]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[9][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N11
cycloneii_lcell_ff \ID_Registers|Register_File[9][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[9][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][23]~regout ));

// Location: LCCOMB_X42_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~253 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~253_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19] & 
// (\ID_Registers|Register_File[9][23]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Register_File[1][23]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[9][23]~regout ),
	.datac(\ID_Registers|Register_File[1][23]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~253_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~253 .lut_mask = 16'hEE50;
defparam \ID_Registers|Read_Data_2_ID[23]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~254 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~254_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[23]~253_combout  & ((\ID_Registers|Register_File[11][23]~regout ))) # (!\ID_Registers|Read_Data_2_ID[23]~253_combout  & 
// (\ID_Registers|Register_File[3][23]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[23]~253_combout ))))

	.dataa(\ID_Registers|Register_File[3][23]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[11][23]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~253_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~254_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~254 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[23]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~257 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~257_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[2][23]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[0][23]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[2][23]~regout ),
	.datab(\ID_Registers|Register_File[0][23]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~257_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~257 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Read_Data_2_ID[23]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~258 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~258_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[23]~257_combout  & (\ID_Registers|Register_File[10][23]~regout )) # (!\ID_Registers|Read_Data_2_ID[23]~257_combout  & 
// ((\ID_Registers|Register_File[8][23]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[23]~257_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[10][23]~regout ),
	.datac(\ID_Registers|Register_File[8][23]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~257_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~258_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~258 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[23]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N3
cycloneii_lcell_ff \ID_Registers|Register_File[14][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][23]~regout ));

// Location: LCFF_X44_Y31_N15
cycloneii_lcell_ff \ID_Registers|Register_File[6][23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~264_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][23]~regout ));

// Location: LCCOMB_X44_Y31_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~255 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~255_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[6][23]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((!\IF_ID_Pipeline_Stage|Instruction_ID [19] & \ID_Registers|Register_File[4][23]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[6][23]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Register_File[4][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~255_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~255 .lut_mask = 16'hADA8;
defparam \ID_Registers|Read_Data_2_ID[23]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~256 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~256_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[23]~255_combout  & ((\ID_Registers|Register_File[14][23]~regout ))) # (!\ID_Registers|Read_Data_2_ID[23]~255_combout  & 
// (\ID_Registers|Register_File[12][23]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[23]~255_combout ))))

	.dataa(\ID_Registers|Register_File[12][23]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[14][23]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~255_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~256_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~256 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[23]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~259 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~259_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[23]~256_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_Registers|Read_Data_2_ID[23]~258_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[23]~258_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~256_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~259_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~259 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[23]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~262 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~262_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[23]~259_combout  & (\ID_Registers|Read_Data_2_ID[23]~261_combout )) # (!\ID_Registers|Read_Data_2_ID[23]~259_combout  & 
// ((\ID_Registers|Read_Data_2_ID[23]~254_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[23]~259_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[23]~261_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[23]~254_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~259_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~262_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~262 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[23]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~263 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~263_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[23]~262_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~262_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~263_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~263 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[23]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[23]~263_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCFF_X50_Y32_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]));

// Location: LCFF_X52_Y30_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]));

// Location: LCCOMB_X52_Y25_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[25] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [25] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~36_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [25])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [25]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[25] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]));

// Location: LCCOMB_X52_Y30_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[25]~25 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [25]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N5
cycloneii_lcell_ff \ID_Registers|Register_File[4][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][25]~regout ));

// Location: LCFF_X44_Y32_N1
cycloneii_lcell_ff \ID_Registers|Register_File[5][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][25]~regout ));

// Location: LCCOMB_X44_Y33_N4
cycloneii_lcell_comb \ID_Registers|Register_File~276 (
// Equation(s):
// \ID_Registers|Register_File~276_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[5][25]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[4][25]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[4][25]~regout ),
	.datad(\ID_Registers|Register_File[5][25]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~276_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~276 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N12
cycloneii_lcell_comb \ID_Registers|Register_File[13][25]~feeder (
// Equation(s):
// \ID_Registers|Register_File[13][25]~feeder_combout  = \ID_Registers|Register_File~286_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~286_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[13][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[13][25]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[13][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y33_N13
cycloneii_lcell_ff \ID_Registers|Register_File[13][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[13][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[13][25]~regout ));

// Location: LCFF_X43_Y33_N27
cycloneii_lcell_ff \ID_Registers|Register_File[12][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][25]~regout ));

// Location: LCCOMB_X44_Y33_N10
cycloneii_lcell_comb \ID_Registers|Register_File~277 (
// Equation(s):
// \ID_Registers|Register_File~277_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~276_combout  & (\ID_Registers|Register_File[13][25]~regout )) # (!\ID_Registers|Register_File~276_combout  & 
// ((\ID_Registers|Register_File[12][25]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~276_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~276_combout ),
	.datac(\ID_Registers|Register_File[13][25]~regout ),
	.datad(\ID_Registers|Register_File[12][25]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~277_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~277 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Register_File~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y33_N27
cycloneii_lcell_ff \ID_Registers|Register_File[15][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][25]~regout ));

// Location: LCFF_X43_Y33_N17
cycloneii_lcell_ff \ID_Registers|Register_File[14][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[14][25]~regout ));

// Location: LCFF_X44_Y33_N3
cycloneii_lcell_ff \ID_Registers|Register_File[6][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][25]~regout ));

// Location: LCCOMB_X44_Y33_N2
cycloneii_lcell_comb \ID_Registers|Register_File~283 (
// Equation(s):
// \ID_Registers|Register_File~283_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[7][25]~regout ) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (((\ID_Registers|Register_File[6][25]~regout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[7][25]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[6][25]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~283_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~283 .lut_mask = 16'hCCB8;
defparam \ID_Registers|Register_File~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneii_lcell_comb \ID_Registers|Register_File~284 (
// Equation(s):
// \ID_Registers|Register_File~284_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~283_combout  & (\ID_Registers|Register_File[15][25]~regout )) # (!\ID_Registers|Register_File~283_combout  & 
// ((\ID_Registers|Register_File[14][25]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\ID_Registers|Register_File~283_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[15][25]~regout ),
	.datac(\ID_Registers|Register_File[14][25]~regout ),
	.datad(\ID_Registers|Register_File~283_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~284_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~284 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N21
cycloneii_lcell_ff \ID_Registers|Register_File[0][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][25]~regout ));

// Location: LCFF_X42_Y28_N23
cycloneii_lcell_ff \ID_Registers|Register_File[1][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][25]~regout ));

// Location: LCCOMB_X43_Y31_N26
cycloneii_lcell_comb \ID_Registers|Register_File~280 (
// Equation(s):
// \ID_Registers|Register_File~280_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[1][25]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[0][25]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[0][25]~regout ),
	.datad(\ID_Registers|Register_File[1][25]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~280_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~280 .lut_mask = 16'hDC98;
defparam \ID_Registers|Register_File~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N21
cycloneii_lcell_ff \ID_Registers|Register_File[9][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][25]~regout ));

// Location: LCCOMB_X43_Y31_N20
cycloneii_lcell_comb \ID_Registers|Register_File~281 (
// Equation(s):
// \ID_Registers|Register_File~281_combout  = (\ID_Registers|Register_File~280_combout  & (((\ID_Registers|Register_File[9][25]~regout ) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19])))) # (!\ID_Registers|Register_File~280_combout  & 
// (\ID_Registers|Register_File[8][25]~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [19]))))

	.dataa(\ID_Registers|Register_File[8][25]~regout ),
	.datab(\ID_Registers|Register_File~280_combout ),
	.datac(\ID_Registers|Register_File[9][25]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~281_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~281 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Register_File~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N15
cycloneii_lcell_ff \ID_Registers|Register_File[2][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][25]~regout ));

// Location: LCCOMB_X43_Y29_N16
cycloneii_lcell_comb \ID_Registers|Register_File[3][25]~feeder (
// Equation(s):
// \ID_Registers|Register_File[3][25]~feeder_combout  = \ID_Registers|Register_File~286_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~286_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][25]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[3][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N17
cycloneii_lcell_ff \ID_Registers|Register_File[3][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][25]~regout ));

// Location: LCCOMB_X43_Y31_N12
cycloneii_lcell_comb \ID_Registers|Register_File~278 (
// Equation(s):
// \ID_Registers|Register_File~278_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// ((\ID_Registers|Register_File[3][25]~regout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[2][25]~regout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File[2][25]~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\ID_Registers|Register_File[3][25]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~278_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~278 .lut_mask = 16'hF4A4;
defparam \ID_Registers|Register_File~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N19
cycloneii_lcell_ff \ID_Registers|Register_File[10][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][25]~regout ));

// Location: LCCOMB_X42_Y33_N10
cycloneii_lcell_comb \ID_Registers|Register_File~279 (
// Equation(s):
// \ID_Registers|Register_File~279_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & ((\ID_Registers|Register_File~278_combout  & (\ID_Registers|Register_File[11][25]~regout )) # (!\ID_Registers|Register_File~278_combout  & 
// ((\ID_Registers|Register_File[10][25]~regout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_Registers|Register_File~278_combout ))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~278_combout ),
	.datac(\ID_Registers|Register_File[11][25]~regout ),
	.datad(\ID_Registers|Register_File[10][25]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~279_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~279 .lut_mask = 16'hE6C4;
defparam \ID_Registers|Register_File~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneii_lcell_comb \ID_Registers|Register_File~282 (
// Equation(s):
// \ID_Registers|Register_File~282_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// ((\ID_Registers|Register_File~279_combout ))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (\ID_Registers|Register_File~281_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~281_combout ),
	.datac(\ID_Registers|Register_File~279_combout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~282_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~282 .lut_mask = 16'hFA44;
defparam \ID_Registers|Register_File~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
cycloneii_lcell_comb \ID_Registers|Register_File~285 (
// Equation(s):
// \ID_Registers|Register_File~285_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~282_combout  & ((\ID_Registers|Register_File~284_combout ))) # (!\ID_Registers|Register_File~282_combout  & 
// (\ID_Registers|Register_File~277_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~282_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~277_combout ),
	.datac(\ID_Registers|Register_File~284_combout ),
	.datad(\ID_Registers|Register_File~282_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~285_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~285 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N16
cycloneii_lcell_comb \ID_Registers|Register_File~286 (
// Equation(s):
// \ID_Registers|Register_File~286_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~285_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~285_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~286_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~286 .lut_mask = 16'hCFC0;
defparam \ID_Registers|Register_File~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneii_lcell_comb \ID_Registers|Register_File[11][25]~feeder (
// Equation(s):
// \ID_Registers|Register_File[11][25]~feeder_combout  = \ID_Registers|Register_File~286_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~286_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[11][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[11][25]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[11][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N27
cycloneii_lcell_ff \ID_Registers|Register_File[11][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[11][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][25]~regout ));

// Location: LCCOMB_X42_Y28_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~275 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~275_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]) # ((\ID_Registers|Register_File[3][25]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\ID_Registers|Register_File[1][25]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Register_File[1][25]~regout ),
	.datad(\ID_Registers|Register_File[3][25]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~275_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~275 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_2_ID[25]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~276 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~276_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[25]~275_combout  & (\ID_Registers|Register_File[11][25]~regout )) # (!\ID_Registers|Read_Data_2_ID[25]~275_combout  & 
// ((\ID_Registers|Register_File[9][25]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[25]~275_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[11][25]~regout ),
	.datac(\ID_Registers|Register_File[9][25]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~275_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~276_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~276 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[25]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[7][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][25]~regout ));

// Location: LCCOMB_X44_Y32_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~282 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~282_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[7][25]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[5][25]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[7][25]~regout ),
	.datac(\ID_Registers|Register_File[5][25]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~282_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~282 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[25]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~283 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~283_combout  = (\ID_Registers|Read_Data_2_ID[25]~282_combout  & (((\ID_Registers|Register_File[15][25]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\ID_Registers|Read_Data_2_ID[25]~282_combout  & 
// (\ID_Registers|Register_File[13][25]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\ID_Registers|Register_File[13][25]~regout ),
	.datab(\ID_Registers|Register_File[15][25]~regout ),
	.datac(\ID_Registers|Read_Data_2_ID[25]~282_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~283_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~283 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Read_Data_2_ID[25]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~277 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~277_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[6][25]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[4][25]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[6][25]~regout ),
	.datac(\ID_Registers|Register_File[4][25]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~277_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~277 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[25]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~278 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~278_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[25]~277_combout  & (\ID_Registers|Register_File[14][25]~regout )) # (!\ID_Registers|Read_Data_2_ID[25]~277_combout  & 
// ((\ID_Registers|Register_File[12][25]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[25]~277_combout ))))

	.dataa(\ID_Registers|Register_File[14][25]~regout ),
	.datab(\ID_Registers|Register_File[12][25]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_Registers|Read_Data_2_ID[25]~277_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~278_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~278 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_2_ID[25]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y33_N25
cycloneii_lcell_ff \ID_Registers|Register_File[8][25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~286_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[8][25]~regout ));

// Location: LCCOMB_X43_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~279 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~279_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[2][25]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (((\ID_Registers|Register_File[0][25]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\ID_Registers|Register_File[2][25]~regout ),
	.datac(\ID_Registers|Register_File[0][25]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~279_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~279 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_2_ID[25]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~280 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~280_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[25]~279_combout  & (\ID_Registers|Register_File[10][25]~regout )) # (!\ID_Registers|Read_Data_2_ID[25]~279_combout  & 
// ((\ID_Registers|Register_File[8][25]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[25]~279_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\ID_Registers|Register_File[10][25]~regout ),
	.datac(\ID_Registers|Register_File[8][25]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~279_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~280_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~280 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_2_ID[25]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~281 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~281_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16]) # ((\ID_Registers|Read_Data_2_ID[25]~278_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[25]~280_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_Registers|Read_Data_2_ID[25]~278_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~280_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~281_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~281 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_2_ID[25]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~284 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~284_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[25]~281_combout  & ((\ID_Registers|Read_Data_2_ID[25]~283_combout ))) # (!\ID_Registers|Read_Data_2_ID[25]~281_combout  & 
// (\ID_Registers|Read_Data_2_ID[25]~276_combout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[25]~281_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Read_Data_2_ID[25]~276_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[25]~283_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~281_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~284_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~284 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[25]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~285 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~285_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[25]~284_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[25]~284_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~285_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~285 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[25]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[25]~285_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCCOMB_X51_Y25_N20
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [25]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]));

// Location: LCCOMB_X49_Y27_N10
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]));

// Location: LCCOMB_X47_Y30_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~32 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~32_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~32 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[21] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [21] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~32_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [21])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [21]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [21]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[21] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]));

// Location: LCCOMB_X47_Y30_N4
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[21]~21 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [21]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .lut_mask = 16'hEE22;
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y31_N27
cycloneii_lcell_ff \ID_Registers|Register_File[1][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][21]~regout ));

// Location: LCCOMB_X42_Y31_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~128 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~128_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][21]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][21]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[1][21]~regout ),
	.datad(\ID_Registers|Register_File[0][21]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~128_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~128 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_1_ID[21]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y31_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~129 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~129_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[21]~128_combout  & (\ID_Registers|Register_File[3][21]~regout )) # (!\ID_Registers|Read_Data_1_ID[21]~128_combout  & 
// ((\ID_Registers|Register_File[2][21]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[21]~128_combout ))))

	.dataa(\ID_Registers|Register_File[3][21]~regout ),
	.datab(\ID_Registers|Register_File[2][21]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Read_Data_1_ID[21]~128_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~129_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~129 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_1_ID[21]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N19
cycloneii_lcell_ff \ID_Registers|Register_File[5][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][21]~regout ));

// Location: LCFF_X44_Y33_N19
cycloneii_lcell_ff \ID_Registers|Register_File[6][21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~242_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][21]~regout ));

// Location: LCCOMB_X44_Y33_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~126 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~126_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][21]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][21]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][21]~regout ),
	.datac(\ID_Registers|Register_File[6][21]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~126_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~126 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[21]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~127 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~127_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[21]~126_combout  & (\ID_Registers|Register_File[7][21]~regout )) # (!\ID_Registers|Read_Data_1_ID[21]~126_combout  & 
// ((\ID_Registers|Register_File[5][21]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[21]~126_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][21]~regout ),
	.datac(\ID_Registers|Register_File[5][21]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[21]~126_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~127_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~127 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[21]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~130 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~130_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[21]~127_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[21]~129_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_Registers|Read_Data_1_ID[21]~129_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[21]~127_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~130_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~130 .lut_mask = 16'hEE44;
defparam \ID_Registers|Read_Data_1_ID[21]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~131 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~131_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[21]~130_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[21]~130_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~131_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~131 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_1_ID[21]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[21]~131_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCCOMB_X47_Y30_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~48 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(vcc),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~48 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~49 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[21]~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~49 .lut_mask = 16'h3202;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneii_lcell_comb \ID_Registers|Register_File[7][20]~feeder (
// Equation(s):
// \ID_Registers|Register_File[7][20]~feeder_combout  = \ID_Registers|Register_File~231_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~231_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[7][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[7][20]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[7][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y33_N29
cycloneii_lcell_ff \ID_Registers|Register_File[7][20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[7][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][20]~regout ));

// Location: LCCOMB_X45_Y33_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~121 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~121_combout  = (\ID_Registers|Read_Data_1_ID[20]~120_combout  & ((\ID_Registers|Register_File[7][20]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\ID_Registers|Read_Data_1_ID[20]~120_combout  & 
// (((\ID_Registers|Register_File[5][20]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Read_Data_1_ID[20]~120_combout ),
	.datab(\ID_Registers|Register_File[7][20]~regout ),
	.datac(\ID_Registers|Register_File[5][20]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~121_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~121 .lut_mask = 16'hD8AA;
defparam \ID_Registers|Read_Data_1_ID[20]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~122 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~122_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// ((\ID_Registers|Register_File[1][20]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Register_File[0][20]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[0][20]~regout ),
	.datad(\ID_Registers|Register_File[1][20]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~122_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~122 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_1_ID[20]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~123 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~123_combout  = (\ID_Registers|Read_Data_1_ID[20]~122_combout  & (((\ID_Registers|Register_File[3][20]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\ID_Registers|Read_Data_1_ID[20]~122_combout  & 
// (\ID_Registers|Register_File[2][20]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\ID_Registers|Register_File[2][20]~regout ),
	.datab(\ID_Registers|Read_Data_1_ID[20]~122_combout ),
	.datac(\ID_Registers|Register_File[3][20]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~123_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~123 .lut_mask = 16'hE2CC;
defparam \ID_Registers|Read_Data_1_ID[20]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~124 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~124_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[20]~121_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[20]~123_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_Registers|Read_Data_1_ID[20]~121_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[20]~123_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~124_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~124 .lut_mask = 16'hDD88;
defparam \ID_Registers|Read_Data_1_ID[20]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~125 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~125_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[20]~124_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[20]~124_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~125_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~125 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[20]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[20]~125_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCCOMB_X50_Y31_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~46 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~46 .lut_mask = 16'hF0AA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~47 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[20]~46_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~47 .lut_mask = 16'h5044;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneii_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  $ (\EX_Forward_A|Mux11~1_combout  $ (!\EX_ALU|Add0~39 )))) # (GND)
// \EX_ALU|Add0~41  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  & ((\EX_Forward_A|Mux11~1_combout ) # (!\EX_ALU|Add0~39 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  & (\EX_Forward_A|Mux11~1_combout  & !\EX_ALU|Add0~39 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ),
	.datab(\EX_Forward_A|Mux11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~39 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneii_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~40_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~40_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Add1~40_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Mux22~1_combout ),
	.datad(\EX_ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'h8F83;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneii_lcell_comb \EX_ALU|Mux11~1 (
// Equation(s):
// \EX_ALU|Mux11~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  & ((\EX_Forward_A|Mux11~1_combout ) # (!\EX_ALU|Mux11~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  & 
// (\EX_Forward_A|Mux11~1_combout  & !\EX_ALU|Mux11~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux11~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ),
	.datac(\EX_Forward_A|Mux11~1_combout ),
	.datad(\EX_ALU|Mux11~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]));

// Location: LCCOMB_X50_Y31_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]));

// Location: LCFF_X50_Y31_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]));

// Location: LCCOMB_X50_Y31_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~31 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~31_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~31 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[20] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [20] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~31_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [20])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [20]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[20] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y31_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]));

// Location: LCFF_X50_Y31_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]));

// Location: LCCOMB_X50_Y31_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[20]~20 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [20])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [20])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N0
cycloneii_lcell_comb \EX_Forward_A|Mux11~0 (
// Equation(s):
// \EX_Forward_A|Mux11~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~0 .lut_mask = 16'hF5A0;
defparam \EX_Forward_A|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N10
cycloneii_lcell_comb \EX_Forward_A|Mux11~1 (
// Equation(s):
// \EX_Forward_A|Mux11~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux11~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux11~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datac(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datad(\EX_Forward_A|Mux11~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & ((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU|Add0~41  & VCC)) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & 
// ((\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU|Add0~41 ) # (GND)))))
// \EX_ALU|Add0~43  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & (!\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Add0~41 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & ((!\EX_ALU|Add0~41 ) # (!\EX_Forward_A|Mux10~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout(\EX_ALU|Add0~43 ));
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneii_lcell_comb \EX_ALU|Add1~42 (
// Equation(s):
// \EX_ALU|Add1~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & ((\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add1~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU|Add1~41 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & 
// ((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU|Add1~41  & VCC)) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add1~41 ))))
// \EX_ALU|Add1~43  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & ((!\EX_ALU|Add1~41 ) # (!\EX_Forward_A|Mux10~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & (!\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Add1~41 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~41 ),
	.combout(\EX_ALU|Add1~42_combout ),
	.cout(\EX_ALU|Add1~43 ));
// synopsys translate_off
defparam \EX_ALU|Add1~42 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N6
cycloneii_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Add1~42_combout )))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~42_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add0~42_combout ),
	.datad(\EX_ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N14
cycloneii_lcell_comb \EX_ALU|Mux10~1 (
// Equation(s):
// \EX_ALU|Mux10~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ) # (!\EX_ALU|Mux10~0_combout ))) # (!\EX_Forward_A|Mux10~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & !\EX_ALU|Mux10~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux10~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ),
	.datad(\EX_ALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux10~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]));

// Location: LCCOMB_X47_Y30_N26
cycloneii_lcell_comb \EX_Forward_A|Mux10~0 (
// Equation(s):
// \EX_Forward_A|Mux10~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~0 .lut_mask = 16'hFC30;
defparam \EX_Forward_A|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y30_N28
cycloneii_lcell_comb \EX_Forward_A|Mux10~1 (
// Equation(s):
// \EX_Forward_A|Mux10~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux10~0_combout 
// ))))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux10~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datad(\EX_Forward_A|Mux10~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~1 .lut_mask = 16'hF690;
defparam \EX_Forward_A|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \EX_ALU|Add0~44 (
// Equation(s):
// \EX_ALU|Add0~44_combout  = ((\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  $ (!\EX_ALU|Add0~43 )))) # (GND)
// \EX_ALU|Add0~45  = CARRY((\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ) # (!\EX_ALU|Add0~43 ))) # (!\EX_Forward_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  & !\EX_ALU|Add0~43 )))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~43 ),
	.combout(\EX_ALU|Add0~44_combout ),
	.cout(\EX_ALU|Add0~45 ));
// synopsys translate_off
defparam \EX_ALU|Add0~44 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneii_lcell_comb \EX_ALU|Add1~44 (
// Equation(s):
// \EX_ALU|Add1~44_combout  = ((\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  $ (\EX_ALU|Add1~43 )))) # (GND)
// \EX_ALU|Add1~45  = CARRY((\EX_Forward_A|Mux9~1_combout  & ((!\EX_ALU|Add1~43 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ))) # (!\EX_Forward_A|Mux9~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  & !\EX_ALU|Add1~43 )))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~43 ),
	.combout(\EX_ALU|Add1~44_combout ),
	.cout(\EX_ALU|Add1~45 ));
// synopsys translate_off
defparam \EX_ALU|Add1~44 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N18
cycloneii_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Add1~44_combout )))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~44_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add0~44_combout ),
	.datad(\EX_ALU|Add1~44_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N16
cycloneii_lcell_comb \EX_ALU|Mux9~1 (
// Equation(s):
// \EX_ALU|Mux9~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  & ((\EX_Forward_A|Mux9~1_combout ) # (!\EX_ALU|Mux9~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  & 
// (\EX_Forward_A|Mux9~1_combout  & !\EX_ALU|Mux9~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux9~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ),
	.datac(\EX_Forward_A|Mux9~1_combout ),
	.datad(\EX_ALU|Mux9~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux9~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]));

// Location: LCCOMB_X48_Y31_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]));

// Location: LCCOMB_X49_Y31_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[22] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [22] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~33_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [22])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [22]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [22]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[22] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y31_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]));

// Location: LCCOMB_X48_Y31_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[22]~22 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [22]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~50 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~50 .lut_mask = 16'hAACC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~51 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [22])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~50_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~51 .lut_mask = 16'h4450;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneii_lcell_comb \EX_ALU|Add1~46 (
// Equation(s):
// \EX_ALU|Add1~46_combout  = (\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (!\EX_ALU|Add1~45 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (\EX_ALU|Add1~45  & VCC)))) # (!\EX_Forward_A|Mux8~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & ((\EX_ALU|Add1~45 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (!\EX_ALU|Add1~45 ))))
// \EX_ALU|Add1~47  = CARRY((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & !\EX_ALU|Add1~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ) # (!\EX_ALU|Add1~45 ))))

	.dataa(\EX_Forward_A|Mux8~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~45 ),
	.combout(\EX_ALU|Add1~46_combout ),
	.cout(\EX_ALU|Add1~47 ));
// synopsys translate_off
defparam \EX_ALU|Add1~46 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneii_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = (\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (\EX_ALU|Add0~45  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (!\EX_ALU|Add0~45 )))) # (!\EX_Forward_A|Mux8~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (!\EX_ALU|Add0~45 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & ((\EX_ALU|Add0~45 ) # (GND)))))
// \EX_ALU|Add0~47  = CARRY((\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & !\EX_ALU|Add0~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((!\EX_ALU|Add0~45 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ))))

	.dataa(\EX_Forward_A|Mux8~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~45 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneii_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~46_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~46_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Add1~46_combout ),
	.datac(\EX_ALU|Add0~46_combout ),
	.datad(\EX_ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'h88F5;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneii_lcell_comb \EX_ALU|Mux8~1 (
// Equation(s):
// \EX_ALU|Mux8~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & ((\EX_Forward_A|Mux8~1_combout ) # (!\EX_ALU|Mux8~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & 
// (\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|Mux8~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux8~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ),
	.datac(\EX_Forward_A|Mux8~1_combout ),
	.datad(\EX_ALU|Mux8~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N10
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder_combout  = \EX_ALU|Mux8~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]));

// Location: LCFF_X50_Y32_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]));

// Location: LCCOMB_X49_Y32_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]));

// Location: LCFF_X50_Y32_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]));

// Location: LCCOMB_X50_Y32_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~34 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~34_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~34 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[23] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [23] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~34_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [23])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [23]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [23]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[23] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y32_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]));

// Location: LCCOMB_X50_Y32_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[23]~23 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [23]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~52 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]))) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~52 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~53 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[23]~52_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~53 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = ((\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  $ (!\EX_ALU|Add0~47 )))) # (GND)
// \EX_ALU|Add0~49  = CARRY((\EX_Forward_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ) # (!\EX_ALU|Add0~47 ))) # (!\EX_Forward_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & !\EX_ALU|Add0~47 )))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout(\EX_ALU|Add0~49 ));
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneii_lcell_comb \EX_ALU|Add1~48 (
// Equation(s):
// \EX_ALU|Add1~48_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  $ (\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU|Add1~47 )))) # (GND)
// \EX_ALU|Add1~49  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & (\EX_Forward_A|Mux7~1_combout  & !\EX_ALU|Add1~47 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & ((\EX_Forward_A|Mux7~1_combout ) # (!\EX_ALU|Add1~47 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ),
	.datab(\EX_Forward_A|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~47 ),
	.combout(\EX_ALU|Add1~48_combout ),
	.cout(\EX_ALU|Add1~49 ));
// synopsys translate_off
defparam \EX_ALU|Add1~48 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N22
cycloneii_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Add1~48_combout )))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~48_combout )) # (!\EX_ALU|Mux22~0_combout )))

	.dataa(\EX_ALU|Mux22~1_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add0~48_combout ),
	.datad(\EX_ALU|Add1~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N26
cycloneii_lcell_comb \EX_ALU|Mux7~1 (
// Equation(s):
// \EX_ALU|Mux7~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & ((\EX_Forward_A|Mux7~1_combout ) # (!\EX_ALU|Mux7~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & 
// (\EX_Forward_A|Mux7~1_combout  & !\EX_ALU|Mux7~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux7~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ),
	.datac(\EX_Forward_A|Mux7~1_combout ),
	.datad(\EX_ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N28
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder_combout  = \EX_ALU|Mux7~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux7~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]));

// Location: LCCOMB_X53_Y30_N26
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]));

// Location: LCCOMB_X53_Y30_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[24]~24 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [24])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [24])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~149 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~149_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))) # 
// (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\ID_Registers|Read_Data_1_ID[24]~148_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[24]~148_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~149_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~149 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_1_ID[24]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y31_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[24]~149_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X53_Y30_N4
cycloneii_lcell_comb \EX_Forward_A|Mux7~0 (
// Equation(s):
// \EX_Forward_A|Mux7~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~0 .lut_mask = 16'hAFA0;
defparam \EX_Forward_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N26
cycloneii_lcell_comb \EX_Forward_A|Mux7~1 (
// Equation(s):
// \EX_Forward_A|Mux7~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24])) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux7~0_combout ))))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_A|Mux7~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datac(\EX_Forward_A|Mux7~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~1 .lut_mask = 16'hD8E4;
defparam \EX_Forward_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneii_lcell_comb \EX_ALU|Add1~50 (
// Equation(s):
// \EX_ALU|Add1~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & ((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add1~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU|Add1~49 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & 
// ((\EX_Forward_A|Mux6~1_combout  & (\EX_ALU|Add1~49  & VCC)) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add1~49 ))))
// \EX_ALU|Add1~51  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & ((!\EX_ALU|Add1~49 ) # (!\EX_Forward_A|Mux6~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & (!\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|Add1~49 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ),
	.datab(\EX_Forward_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~49 ),
	.combout(\EX_ALU|Add1~50_combout ),
	.cout(\EX_ALU|Add1~51 ));
// synopsys translate_off
defparam \EX_ALU|Add1~50 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneii_lcell_comb \EX_ALU|Add0~50 (
// Equation(s):
// \EX_ALU|Add0~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & ((\EX_Forward_A|Mux6~1_combout  & (\EX_ALU|Add0~49  & VCC)) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add0~49 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & 
// ((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add0~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU|Add0~49 ) # (GND)))))
// \EX_ALU|Add0~51  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & (!\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|Add0~49 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & ((!\EX_ALU|Add0~49 ) # (!\EX_Forward_A|Mux6~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ),
	.datab(\EX_Forward_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~49 ),
	.combout(\EX_ALU|Add0~50_combout ),
	.cout(\EX_ALU|Add0~51 ));
// synopsys translate_off
defparam \EX_ALU|Add0~50 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N12
cycloneii_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~50_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~50_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add1~50_combout ),
	.datad(\EX_ALU|Add0~50_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N2
cycloneii_lcell_comb \EX_ALU|Mux6~1 (
// Equation(s):
// \EX_ALU|Mux6~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & ((\EX_Forward_A|Mux6~1_combout ) # (!\EX_ALU|Mux6~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & 
// (\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|Mux6~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux6~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datac(\EX_Forward_A|Mux6~1_combout ),
	.datad(\EX_ALU|Mux6~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]));

// Location: LCCOMB_X52_Y30_N22
cycloneii_lcell_comb \EX_Forward_A|Mux6~0 (
// Equation(s):
// \EX_Forward_A|Mux6~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~0 .lut_mask = 16'hCFC0;
defparam \EX_Forward_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~152 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~152_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][25]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][25]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[1][25]~regout ),
	.datac(\ID_Registers|Register_File[0][25]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~152_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~152 .lut_mask = 16'hEE50;
defparam \ID_Registers|Read_Data_1_ID[25]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~153 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~153_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[25]~152_combout  & (\ID_Registers|Register_File[3][25]~regout )) # (!\ID_Registers|Read_Data_1_ID[25]~152_combout  & 
// ((\ID_Registers|Register_File[2][25]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[25]~152_combout ))))

	.dataa(\ID_Registers|Register_File[3][25]~regout ),
	.datab(\ID_Registers|Register_File[2][25]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Read_Data_1_ID[25]~152_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~153_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~153 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_1_ID[25]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~150 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~150_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[6][25]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (((\ID_Registers|Register_File[4][25]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[6][25]~regout ),
	.datac(\ID_Registers|Register_File[4][25]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~150_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~150 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[25]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~151 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~151_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[25]~150_combout  & ((\ID_Registers|Register_File[7][25]~regout ))) # (!\ID_Registers|Read_Data_1_ID[25]~150_combout  & 
// (\ID_Registers|Register_File[5][25]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[25]~150_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][25]~regout ),
	.datac(\ID_Registers|Register_File[7][25]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[25]~150_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~151_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~151 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[25]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~154 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~154_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[25]~151_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[25]~153_combout ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[25]~153_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[25]~151_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~154_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~154 .lut_mask = 16'hFC30;
defparam \ID_Registers|Read_Data_1_ID[25]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~155 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~155_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[25]~154_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[25]~154_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~155_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~155 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[25]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y30_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[25]~155_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X52_Y30_N16
cycloneii_lcell_comb \EX_Forward_A|Mux6~1 (
// Equation(s):
// \EX_Forward_A|Mux6~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\EX_Forward_A|Mux6~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\EX_Forward_A|Mux6~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\EX_Forward_A|Mux6~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneii_lcell_comb \EX_ALU|Add1~52 (
// Equation(s):
// \EX_ALU|Add1~52_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  $ (\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU|Add1~51 )))) # (GND)
// \EX_ALU|Add1~53  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  & (\EX_Forward_A|Mux5~1_combout  & !\EX_ALU|Add1~51 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  & ((\EX_Forward_A|Mux5~1_combout ) # (!\EX_ALU|Add1~51 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ),
	.datab(\EX_Forward_A|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~51 ),
	.combout(\EX_ALU|Add1~52_combout ),
	.cout(\EX_ALU|Add1~53 ));
// synopsys translate_off
defparam \EX_ALU|Add1~52 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneii_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = ((\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  $ (!\EX_ALU|Add0~51 )))) # (GND)
// \EX_ALU|Add0~53  = CARRY((\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ) # (!\EX_ALU|Add0~51 ))) # (!\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  & !\EX_ALU|Add0~51 )))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~51 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~52_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~52_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add1~52_combout ),
	.datad(\EX_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'hB391;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \EX_ALU|Mux5~1 (
// Equation(s):
// \EX_ALU|Mux5~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  & ((\EX_Forward_A|Mux5~1_combout ) # (!\EX_ALU|Mux5~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  & 
// (\EX_Forward_A|Mux5~1_combout  & !\EX_ALU|Mux5~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux5~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ),
	.datac(\EX_Forward_A|Mux5~1_combout ),
	.datad(\EX_ALU|Mux5~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux5~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]));

// Location: LCCOMB_X48_Y25_N28
cycloneii_lcell_comb \EX_Forward_A|Mux5~0 (
// Equation(s):
// \EX_Forward_A|Mux5~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~0 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~158 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~158_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][26]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][26]~regout )))))

	.dataa(\ID_Registers|Register_File[1][26]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Register_File[0][26]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~158_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~158 .lut_mask = 16'hE3E0;
defparam \ID_Registers|Read_Data_1_ID[26]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~159 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~159_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[26]~158_combout  & ((\ID_Registers|Register_File[3][26]~regout ))) # (!\ID_Registers|Read_Data_1_ID[26]~158_combout  & 
// (\ID_Registers|Register_File[2][26]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[26]~158_combout ))))

	.dataa(\ID_Registers|Register_File[2][26]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[3][26]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~158_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~159_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~159 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_1_ID[26]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~156 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~156_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Register_File[6][26]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[4][26]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Register_File[4][26]~regout ),
	.datab(\ID_Registers|Register_File[6][26]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~156_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~156 .lut_mask = 16'hF0CA;
defparam \ID_Registers|Read_Data_1_ID[26]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~157 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~157_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[26]~156_combout  & ((\ID_Registers|Register_File[7][26]~regout ))) # (!\ID_Registers|Read_Data_1_ID[26]~156_combout  & 
// (\ID_Registers|Register_File[5][26]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[26]~156_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][26]~regout ),
	.datac(\ID_Registers|Register_File[7][26]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~156_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~157_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~157 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[26]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~160 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~160_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[26]~157_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[26]~159_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[26]~159_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~157_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~160_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~160 .lut_mask = 16'hFA50;
defparam \ID_Registers|Read_Data_1_ID[26]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~161 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~161_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[26]~160_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[26]~160_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~161_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~161 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_1_ID[26]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[26]~161_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCCOMB_X48_Y25_N14
cycloneii_lcell_comb \EX_Forward_A|Mux5~1 (
// Equation(s):
// \EX_Forward_A|Mux5~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_Forward_A|Mux5~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_Forward_A|Mux5~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datab(\EX_Forward_A|Mux5~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneii_lcell_comb \EX_ALU|Add1~54 (
// Equation(s):
// \EX_ALU|Add1~54_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & ((\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU|Add1~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU|Add1~53 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & 
// ((\EX_Forward_A|Mux4~1_combout  & (\EX_ALU|Add1~53  & VCC)) # (!\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU|Add1~53 ))))
// \EX_ALU|Add1~55  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & ((!\EX_ALU|Add1~53 ) # (!\EX_Forward_A|Mux4~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & (!\EX_Forward_A|Mux4~1_combout  & !\EX_ALU|Add1~53 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ),
	.datab(\EX_Forward_A|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~53 ),
	.combout(\EX_ALU|Add1~54_combout ),
	.cout(\EX_ALU|Add1~55 ));
// synopsys translate_off
defparam \EX_ALU|Add1~54 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneii_lcell_comb \EX_ALU|Add1~56 (
// Equation(s):
// \EX_ALU|Add1~56_combout  = ((\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  $ (\EX_ALU|Add1~55 )))) # (GND)
// \EX_ALU|Add1~57  = CARRY((\EX_Forward_A|Mux3~1_combout  & ((!\EX_ALU|Add1~55 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ))) # (!\EX_Forward_A|Mux3~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & !\EX_ALU|Add1~55 )))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~55 ),
	.combout(\EX_ALU|Add1~56_combout ),
	.cout(\EX_ALU|Add1~57 ));
// synopsys translate_off
defparam \EX_ALU|Add1~56 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneii_lcell_comb \EX_ALU|Add1~58 (
// Equation(s):
// \EX_ALU|Add1~58_combout  = (\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & (!\EX_ALU|Add1~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & (\EX_ALU|Add1~57  & VCC)))) # (!\EX_Forward_A|Mux2~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & ((\EX_ALU|Add1~57 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & (!\EX_ALU|Add1~57 ))))
// \EX_ALU|Add1~59  = CARRY((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & !\EX_ALU|Add1~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ) # (!\EX_ALU|Add1~57 ))))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~57 ),
	.combout(\EX_ALU|Add1~58_combout ),
	.cout(\EX_ALU|Add1~59 ));
// synopsys translate_off
defparam \EX_ALU|Add1~58 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add1~60_combout ))) # (!\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add0~60_combout )))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~60_combout ),
	.datad(\EX_ALU|Add1~60_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \EX_ALU|Mux1~1 (
// Equation(s):
// \EX_ALU|Mux1~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ) # (!\EX_ALU|Mux1~0_combout ))) # (!\EX_Forward_A|Mux1~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & !\EX_ALU|Mux1~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux1~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux1~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ),
	.datad(\EX_ALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout  = \EX_ALU|Mux1~1_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]));

// Location: LCCOMB_X49_Y30_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]));

// Location: LCCOMB_X50_Y30_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y30_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]));

// Location: LCFF_X49_Y30_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]));

// Location: LCCOMB_X49_Y30_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~41 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~41_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~41 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[30] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [30] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~41_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [30]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [30]),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [30]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[30] .lut_mask = 16'hF0AA;
defparam \MEM_Data_Memory|Read_Data_MEM[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [30]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]));

// Location: LCCOMB_X49_Y30_N14
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[30]~30 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [30]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .lut_mask = 16'hEE44;
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N23
cycloneii_lcell_ff \ID_Registers|Register_File[15][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[15][30]~regout ));

// Location: LCFF_X47_Y32_N17
cycloneii_lcell_ff \ID_Registers|Register_File[12][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[12][30]~regout ));

// Location: LCCOMB_X47_Y32_N16
cycloneii_lcell_comb \ID_Registers|Register_File~338 (
// Equation(s):
// \ID_Registers|Register_File~338_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & 
// (\ID_Registers|Register_File[13][30]~regout )) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File[12][30]~regout )))))

	.dataa(\ID_Registers|Register_File[13][30]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[12][30]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~338_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~338 .lut_mask = 16'hEE30;
defparam \ID_Registers|Register_File~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cycloneii_lcell_comb \ID_Registers|Register_File~339 (
// Equation(s):
// \ID_Registers|Register_File~339_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\ID_Registers|Register_File~338_combout  & ((\ID_Registers|Register_File[15][30]~regout ))) # (!\ID_Registers|Register_File~338_combout  & 
// (\ID_Registers|Register_File[14][30]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File~338_combout ))))

	.dataa(\ID_Registers|Register_File[14][30]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[15][30]~regout ),
	.datad(\ID_Registers|Register_File~338_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~339_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~339 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File[7][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][30]~regout ));

// Location: LCFF_X44_Y30_N9
cycloneii_lcell_ff \ID_Registers|Register_File[6][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][30]~regout ));

// Location: LCCOMB_X40_Y30_N8
cycloneii_lcell_comb \ID_Registers|Register_File~332 (
// Equation(s):
// \ID_Registers|Register_File~332_combout  = (\ID_Registers|Register_File~331_combout  & ((\ID_Registers|Register_File[7][30]~regout ) # ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [1])))) # (!\ID_Registers|Register_File~331_combout  & 
// (((\ID_Registers|Register_File[6][30]~regout  & \MEM_WB_Pipeline_Stage|Write_Register_WB [1]))))

	.dataa(\ID_Registers|Register_File~331_combout ),
	.datab(\ID_Registers|Register_File[7][30]~regout ),
	.datac(\ID_Registers|Register_File[6][30]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~332_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~332 .lut_mask = 16'hD8AA;
defparam \ID_Registers|Register_File~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[3][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][30]~regout ));

// Location: LCFF_X40_Y27_N9
cycloneii_lcell_ff \ID_Registers|Register_File[0][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][30]~regout ));

// Location: LCFF_X40_Y26_N19
cycloneii_lcell_ff \ID_Registers|Register_File[2][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][30]~regout ));

// Location: LCCOMB_X40_Y27_N8
cycloneii_lcell_comb \ID_Registers|Register_File~335 (
// Equation(s):
// \ID_Registers|Register_File~335_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # ((\ID_Registers|Register_File[2][30]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (\ID_Registers|Register_File[0][30]~regout )))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[0][30]~regout ),
	.datad(\ID_Registers|Register_File[2][30]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~335_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~335 .lut_mask = 16'hBA98;
defparam \ID_Registers|Register_File~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File~336 (
// Equation(s):
// \ID_Registers|Register_File~336_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~335_combout  & ((\ID_Registers|Register_File[3][30]~regout ))) # (!\ID_Registers|Register_File~335_combout  & 
// (\ID_Registers|Register_File[1][30]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~335_combout ))))

	.dataa(\ID_Registers|Register_File[1][30]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datac(\ID_Registers|Register_File[3][30]~regout ),
	.datad(\ID_Registers|Register_File~335_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~336_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~336 .lut_mask = 16'hF388;
defparam \ID_Registers|Register_File~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y32_N23
cycloneii_lcell_ff \ID_Registers|Register_File[9][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[9][30]~regout ));

// Location: LCFF_X49_Y30_N25
cycloneii_lcell_ff \ID_Registers|Register_File[11][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[11][30]~regout ));

// Location: LCCOMB_X45_Y29_N26
cycloneii_lcell_comb \ID_Registers|Register_File~333 (
// Equation(s):
// \ID_Registers|Register_File~333_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & (((\ID_Registers|Register_File[10][30]~regout ) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [0])))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [1] & 
// (\ID_Registers|Register_File[8][30]~regout  & ((!\MEM_WB_Pipeline_Stage|Write_Register_WB [0]))))

	.dataa(\ID_Registers|Register_File[8][30]~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\ID_Registers|Register_File[10][30]~regout ),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~333_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~333 .lut_mask = 16'hCCE2;
defparam \ID_Registers|Register_File~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File~334 (
// Equation(s):
// \ID_Registers|Register_File~334_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & ((\ID_Registers|Register_File~333_combout  & ((\ID_Registers|Register_File[11][30]~regout ))) # (!\ID_Registers|Register_File~333_combout  & 
// (\ID_Registers|Register_File[9][30]~regout )))) # (!\MEM_WB_Pipeline_Stage|Write_Register_WB [0] & (((\ID_Registers|Register_File~333_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datab(\ID_Registers|Register_File[9][30]~regout ),
	.datac(\ID_Registers|Register_File[11][30]~regout ),
	.datad(\ID_Registers|Register_File~333_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~334_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~334 .lut_mask = 16'hF588;
defparam \ID_Registers|Register_File~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File~337 (
// Equation(s):
// \ID_Registers|Register_File~337_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (((\MEM_WB_Pipeline_Stage|Instruction_WB [18]) # (\ID_Registers|Register_File~334_combout )))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & 
// (\ID_Registers|Register_File~336_combout  & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\ID_Registers|Register_File~336_combout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\ID_Registers|Register_File~334_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~337_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~337 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Register_File~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N26
cycloneii_lcell_comb \ID_Registers|Register_File~340 (
// Equation(s):
// \ID_Registers|Register_File~340_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [18] & ((\ID_Registers|Register_File~337_combout  & (\ID_Registers|Register_File~339_combout )) # (!\ID_Registers|Register_File~337_combout  & 
// ((\ID_Registers|Register_File~332_combout ))))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & (((\ID_Registers|Register_File~337_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datab(\ID_Registers|Register_File~339_combout ),
	.datac(\ID_Registers|Register_File~332_combout ),
	.datad(\ID_Registers|Register_File~337_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~340_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~340 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Register_File~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cycloneii_lcell_comb \ID_Registers|Register_File~341 (
// Equation(s):
// \ID_Registers|Register_File~341_combout  = (\ID_Registers|Register_File~10_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\ID_Registers|Register_File~10_combout  & ((\ID_Registers|Register_File~340_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\ID_Registers|Register_File~10_combout ),
	.datad(\ID_Registers|Register_File~340_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~341_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~341 .lut_mask = 16'hCFC0;
defparam \ID_Registers|Register_File~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N27
cycloneii_lcell_ff \ID_Registers|Register_File[10][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[10][30]~regout ));

// Location: LCCOMB_X49_Y30_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~331 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~331_combout  = (\ID_Registers|Read_Data_2_ID[30]~330_combout  & (((\ID_Registers|Register_File[11][30]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # (!\ID_Registers|Read_Data_2_ID[30]~330_combout  & 
// (\ID_Registers|Register_File[10][30]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\ID_Registers|Read_Data_2_ID[30]~330_combout ),
	.datab(\ID_Registers|Register_File[10][30]~regout ),
	.datac(\ID_Registers|Register_File[11][30]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~331_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~331 .lut_mask = 16'hE4AA;
defparam \ID_Registers|Read_Data_2_ID[30]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N29
cycloneii_lcell_ff \ID_Registers|Register_File[5][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][30]~regout ));

// Location: LCFF_X44_Y30_N23
cycloneii_lcell_ff \ID_Registers|Register_File[4][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][30]~regout ));

// Location: LCCOMB_X44_Y30_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~332 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~332_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [17])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\IF_ID_Pipeline_Stage|Instruction_ID [17] & 
// (\ID_Registers|Register_File[6][30]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Register_File[4][30]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[6][30]~regout ),
	.datad(\ID_Registers|Register_File[4][30]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~332_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~332 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[30]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~333 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~333_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Read_Data_2_ID[30]~332_combout  & ((\ID_Registers|Register_File[7][30]~regout ))) # (!\ID_Registers|Read_Data_2_ID[30]~332_combout  & 
// (\ID_Registers|Register_File[5][30]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (((\ID_Registers|Read_Data_2_ID[30]~332_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\ID_Registers|Register_File[5][30]~regout ),
	.datac(\ID_Registers|Register_File[7][30]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~332_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~333_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~333 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_2_ID[30]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~334 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~334_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\IF_ID_Pipeline_Stage|Instruction_ID [16])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\IF_ID_Pipeline_Stage|Instruction_ID [16] & 
// (\ID_Registers|Register_File[1][30]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & ((\ID_Registers|Register_File[0][30]~regout )))))

	.dataa(\ID_Registers|Register_File[1][30]~regout ),
	.datab(\ID_Registers|Register_File[0][30]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~334_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~334 .lut_mask = 16'hFA0C;
defparam \ID_Registers|Read_Data_2_ID[30]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~335 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~335_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & ((\ID_Registers|Read_Data_2_ID[30]~334_combout  & ((\ID_Registers|Register_File[3][30]~regout ))) # (!\ID_Registers|Read_Data_2_ID[30]~334_combout  & 
// (\ID_Registers|Register_File[2][30]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (((\ID_Registers|Read_Data_2_ID[30]~334_combout ))))

	.dataa(\ID_Registers|Register_File[2][30]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_Registers|Register_File[3][30]~regout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~334_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~335_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~335 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_2_ID[30]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~336 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~336_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [18])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [18] & 
// (\ID_Registers|Read_Data_2_ID[30]~333_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & ((\ID_Registers|Read_Data_2_ID[30]~335_combout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\ID_Registers|Read_Data_2_ID[30]~333_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~335_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~336_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~336 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_2_ID[30]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~339 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~339_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & ((\ID_Registers|Read_Data_2_ID[30]~336_combout  & (\ID_Registers|Read_Data_2_ID[30]~338_combout )) # (!\ID_Registers|Read_Data_2_ID[30]~336_combout  & 
// ((\ID_Registers|Read_Data_2_ID[30]~331_combout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (((\ID_Registers|Read_Data_2_ID[30]~336_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[30]~338_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\ID_Registers|Read_Data_2_ID[30]~331_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~336_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~339_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~339 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_2_ID[30]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~340 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~340_combout  = (!\ID_Registers|Equal1~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout  
// & ((\ID_Registers|Read_Data_2_ID[30]~339_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~339_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~340_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~340 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[30]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y30_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[30]~340_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCFF_X49_Y30_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]));

// Location: LCCOMB_X48_Y32_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~40 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~40_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~40 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[29] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [29] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~40_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [29])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [29]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [29]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[29] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]));

// Location: LCFF_X48_Y32_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]));

// Location: LCCOMB_X48_Y32_N12
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[29]~29 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [29])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [29])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .lut_mask = 16'hDD88;
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cycloneii_lcell_comb \ID_Registers|Register_File~330 (
// Equation(s):
// \ID_Registers|Register_File~330_combout  = (\ID_Registers|Register_File~10_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\ID_Registers|Register_File~10_combout  & (\ID_Registers|Register_File~329_combout ))

	.dataa(\ID_Registers|Register_File~10_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File~329_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~330_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~330 .lut_mask = 16'hFA50;
defparam \ID_Registers|Register_File~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N29
cycloneii_lcell_ff \ID_Registers|Register_File[3][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][29]~regout ));

// Location: LCFF_X42_Y28_N27
cycloneii_lcell_ff \ID_Registers|Register_File[1][29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~330_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][29]~regout ));

// Location: LCCOMB_X42_Y28_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~176 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~176_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((\ID_Registers|Register_File[1][29]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[0][29]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[1][29]~regout ),
	.datad(\ID_Registers|Register_File[0][29]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~176_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~176 .lut_mask = 16'hB9A8;
defparam \ID_Registers|Read_Data_1_ID[29]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~177 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~177_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[29]~176_combout  & (\ID_Registers|Register_File[3][29]~regout )) # (!\ID_Registers|Read_Data_1_ID[29]~176_combout  & 
// ((\ID_Registers|Register_File[2][29]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[29]~176_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[3][29]~regout ),
	.datac(\ID_Registers|Register_File[2][29]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~176_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~177_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~177 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[29]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~178 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~178_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[29]~175_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[29]~177_combout )))

	.dataa(\ID_Registers|Read_Data_1_ID[29]~175_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[29]~177_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~178_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~178 .lut_mask = 16'hBB88;
defparam \ID_Registers|Read_Data_1_ID[29]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~179 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~179_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[29]~178_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[29]~178_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~179_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~179 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_1_ID[29]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[29]~179_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X48_Y32_N20
cycloneii_lcell_comb \EX_Forward_A|Mux2~0 (
// Equation(s):
// \EX_Forward_A|Mux2~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~0 .lut_mask = 16'hF3C0;
defparam \EX_Forward_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y32_N8
cycloneii_lcell_comb \EX_Forward_A|Mux2~1 (
// Equation(s):
// \EX_Forward_A|Mux2~1_combout  = (\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_A|Mux2~0_combout ))))) 
// # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_A|Mux2~0_combout ))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datac(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datad(\EX_Forward_A|Mux2~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~1 .lut_mask = 16'hDE84;
defparam \EX_Forward_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add1~58_combout ))) # (!\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add0~58_combout )))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~58_combout ),
	.datad(\EX_ALU|Add1~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \EX_ALU|Mux2~1 (
// Equation(s):
// \EX_ALU|Mux2~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ) # (!\EX_ALU|Mux2~0_combout ))) # (!\EX_Forward_A|Mux2~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & !\EX_ALU|Mux2~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux2~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux2~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ),
	.datad(\EX_ALU|Mux2~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]));

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~4 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~4_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~4 .lut_mask = 16'hFFEE;
defparam \MEM_Data_Memory|Read_Data_MEM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~6 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~6_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~6 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y31_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~5 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~5_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~5 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~8 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~8_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~8 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~9 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~9_combout  = (\MEM_Data_Memory|Read_Data_MEM~7_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~6_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~5_combout ) # (\MEM_Data_Memory|Read_Data_MEM~8_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~9 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~0 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~0_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~0 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~2 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~2_combout  = (\MEM_Data_Memory|Read_Data_MEM~1_combout  & (\MEM_Data_Memory|Read_Data_MEM~0_combout  & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~2 .lut_mask = 16'h0088;
defparam \MEM_Data_Memory|Read_Data_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~10 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~10_combout  = (\MEM_Data_Memory|Read_Data_MEM~3_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~4_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~9_combout ) # (\MEM_Data_Memory|Read_Data_MEM~2_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~10 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~12 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~12_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass 
// [22] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~12 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[1] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [1] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~12_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [1])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [1]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [1]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[1] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]));

// Location: LCCOMB_X51_Y26_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[1]~1 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [1]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneii_lcell_comb \EX_Forward_A|Mux30~0 (
// Equation(s):
// \EX_Forward_A|Mux30~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~0 .lut_mask = 16'hF3C0;
defparam \EX_Forward_A|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneii_lcell_comb \EX_Forward_A|Mux30~1 (
// Equation(s):
// \EX_Forward_A|Mux30~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & ((\EX_Forward_A|Mux30~0_combout ) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & 
// (\EX_Forward_A|Mux30~0_combout  & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\EX_Forward_A|Mux30~0_combout ),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~1 .lut_mask = 16'hB8E2;
defparam \EX_Forward_A|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneii_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add1~2_combout ))) # (!\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add0~2_combout )))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Add0~2_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Mux22~1_combout ),
	.datad(\EX_ALU|Add1~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'hCB0B;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \EX_ALU|Mux30~1 (
// Equation(s):
// \EX_ALU|Mux30~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ) # (!\EX_ALU|Mux30~0_combout ))) # (!\EX_Forward_A|Mux30~1_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & !\EX_ALU|Mux30~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux30~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_Forward_A|Mux30~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datad(\EX_ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y28_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]));

// Location: LCCOMB_X49_Y30_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~42 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~42_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~42 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y30_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[31] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [31] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~42_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [31])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [31]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [31]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[31] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]));

// Location: LCFF_X48_Y28_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]));

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[31]~31 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [31])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [31])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .lut_mask = 16'hD8D8;
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneii_lcell_comb \EX_Forward_A|Mux0~0 (
// Equation(s):
// \EX_Forward_A|Mux0~0_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))) # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datad(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~0 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~188 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~188_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((\ID_Registers|Register_File[1][31]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[0][31]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[0][31]~regout ),
	.datad(\ID_Registers|Register_File[1][31]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~188_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~188 .lut_mask = 16'hBA98;
defparam \ID_Registers|Read_Data_1_ID[31]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~189 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~189_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[31]~188_combout  & ((\ID_Registers|Register_File[3][31]~regout ))) # (!\ID_Registers|Read_Data_1_ID[31]~188_combout  & 
// (\ID_Registers|Register_File[2][31]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[31]~188_combout ))))

	.dataa(\ID_Registers|Register_File[2][31]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[3][31]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~188_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~189_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~189 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_1_ID[31]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N11
cycloneii_lcell_ff \ID_Registers|Register_File[6][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~352_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][31]~regout ));

// Location: LCCOMB_X43_Y32_N26
cycloneii_lcell_comb \ID_Registers|Register_File[4][31]~feeder (
// Equation(s):
// \ID_Registers|Register_File[4][31]~feeder_combout  = \ID_Registers|Register_File~352_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~352_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[4][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[4][31]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[4][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y32_N27
cycloneii_lcell_ff \ID_Registers|Register_File[4][31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[4][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][31]~regout ));

// Location: LCCOMB_X44_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~186 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~186_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[5][31]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[4][31]~regout )))))

	.dataa(\ID_Registers|Register_File[5][31]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[4][31]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~186_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~186 .lut_mask = 16'hEE30;
defparam \ID_Registers|Read_Data_1_ID[31]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~187 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~187_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[31]~186_combout  & (\ID_Registers|Register_File[7][31]~regout )) # (!\ID_Registers|Read_Data_1_ID[31]~186_combout  & 
// ((\ID_Registers|Register_File[6][31]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[31]~186_combout ))))

	.dataa(\ID_Registers|Register_File[7][31]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[6][31]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~186_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~187_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~187 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_1_ID[31]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~190 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~190_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[31]~187_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[31]~189_combout ))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[31]~189_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~187_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~190_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~190 .lut_mask = 16'hFC30;
defparam \ID_Registers|Read_Data_1_ID[31]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~191 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~191_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[31]~190_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~190_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~191_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~191 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[31]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[31]~191_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \EX_Forward_A|Mux0~1 (
// Equation(s):
// \EX_Forward_A|Mux0~1_combout  = (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]))) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\EX_Forward_A|Mux0~0_combout )))) 
// # (!\EX_Forward_Unit|ForwardA_EX[1]~6_combout  & ((\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & (\EX_Forward_A|Mux0~0_combout )) # (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [31])))))

	.dataa(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datab(\EX_Forward_A|Mux0~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~1 .lut_mask = 16'hE4D8;
defparam \EX_Forward_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneii_lcell_comb \EX_ALU|Add0~62 (
// Equation(s):
// \EX_ALU|Add0~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add0~61  $ (\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.cin(\EX_ALU|Add0~61 ),
	.combout(\EX_ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~62 .lut_mask = 16'hC33C;
defparam \EX_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~62_combout  & ((\EX_ALU|Mux22~0_combout )))) # (!\EX_ALU|Mux22~1_combout  & (((\EX_ALU|Add0~62_combout ) # (!\EX_ALU|Mux22~0_combout ))))

	.dataa(\EX_ALU|Add1~62_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~62_combout ),
	.datad(\EX_ALU|Mux22~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'hB833;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \EX_ALU|Mux0~1 (
// Equation(s):
// \EX_ALU|Mux0~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout  & ((\EX_Forward_A|Mux0~1_combout ) # (!\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout  & 
// (\EX_Forward_A|Mux0~1_combout  & !\EX_ALU|Mux0~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux0~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.datac(\EX_Forward_A|Mux0~1_combout ),
	.datad(\EX_ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux0~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]));

// Location: LCCOMB_X52_Y31_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~68 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~68 .lut_mask = 16'hCCF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~69 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [31])))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~68_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~69 .lut_mask = 16'h4450;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~56 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~56 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~57 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[25]~56_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~57 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~26 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~26 .lut_mask = 16'hACAC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~27 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[10]~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~27 .lut_mask = 16'h5410;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~24 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~24 .lut_mask = 16'hCCF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~25 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[9]~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~25 .lut_mask = 16'h3202;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~16 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~16 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~17 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [21])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[0]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~17 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~1 (
// Equation(s):
// \EX_ALU|LessThan0~1_cout  = CARRY((!\EX_Forward_A|Mux31~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \EX_ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~3 (
// Equation(s):
// \EX_ALU|LessThan0~3_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & (\EX_Forward_A|Mux30~1_combout  & !\EX_ALU|LessThan0~1_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout  & ((\EX_Forward_A|Mux30~1_combout ) # (!\EX_ALU|LessThan0~1_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.datab(\EX_Forward_A|Mux30~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~3 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~5 (
// Equation(s):
// \EX_ALU|LessThan0~5_cout  = CARRY((\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout  & !\EX_ALU|LessThan0~3_cout )) # (!\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ) # (!\EX_ALU|LessThan0~3_cout ))))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~7 (
// Equation(s):
// \EX_ALU|LessThan0~7_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & (\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|LessThan0~5_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout  & ((\EX_Forward_A|Mux28~1_combout ) # (!\EX_ALU|LessThan0~5_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~7 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~9 (
// Equation(s):
// \EX_ALU|LessThan0~9_cout  = CARRY((\EX_Forward_A|Mux27~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout  & !\EX_ALU|LessThan0~7_cout )) # (!\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ) # (!\EX_ALU|LessThan0~7_cout ))))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~11 (
// Equation(s):
// \EX_ALU|LessThan0~11_cout  = CARRY((\EX_Forward_A|Mux26~1_combout  & ((!\EX_ALU|LessThan0~9_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ))) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout  & !\EX_ALU|LessThan0~9_cout 
// )))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~11 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~13 (
// Equation(s):
// \EX_ALU|LessThan0~13_cout  = CARRY((\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout  & !\EX_ALU|LessThan0~11_cout )) # (!\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ) # (!\EX_ALU|LessThan0~11_cout 
// ))))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~15 (
// Equation(s):
// \EX_ALU|LessThan0~15_cout  = CARRY((\EX_Forward_A|Mux24~1_combout  & ((!\EX_ALU|LessThan0~13_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ))) # (!\EX_Forward_A|Mux24~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout  & 
// !\EX_ALU|LessThan0~13_cout )))

	.dataa(\EX_Forward_A|Mux24~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~17 (
// Equation(s):
// \EX_ALU|LessThan0~17_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  & ((!\EX_ALU|LessThan0~15_cout ) # (!\EX_Forward_A|Mux23~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout  & (!\EX_Forward_A|Mux23~1_combout  & 
// !\EX_ALU|LessThan0~15_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~19 (
// Equation(s):
// \EX_ALU|LessThan0~19_cout  = CARRY((\EX_Forward_A|Mux22~1_combout  & ((!\EX_ALU|LessThan0~17_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ))) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout  & 
// !\EX_ALU|LessThan0~17_cout )))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~21 (
// Equation(s):
// \EX_ALU|LessThan0~21_cout  = CARRY((\EX_Forward_A|Mux21~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & !\EX_ALU|LessThan0~19_cout )) # (!\EX_Forward_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ) # (!\EX_ALU|LessThan0~19_cout 
// ))))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~23 (
// Equation(s):
// \EX_ALU|LessThan0~23_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & (\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|LessThan0~21_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout  & ((\EX_Forward_A|Mux20~1_combout ) # (!\EX_ALU|LessThan0~21_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~23 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~25 (
// Equation(s):
// \EX_ALU|LessThan0~25_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  & ((!\EX_ALU|LessThan0~23_cout ) # (!\EX_Forward_A|Mux19~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout  & (!\EX_Forward_A|Mux19~1_combout  & 
// !\EX_ALU|LessThan0~23_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ),
	.datab(\EX_Forward_A|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~25 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~27 (
// Equation(s):
// \EX_ALU|LessThan0~27_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & (\EX_Forward_A|Mux18~1_combout  & !\EX_ALU|LessThan0~25_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout  & ((\EX_Forward_A|Mux18~1_combout ) # (!\EX_ALU|LessThan0~25_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ),
	.datab(\EX_Forward_A|Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~27 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~29 (
// Equation(s):
// \EX_ALU|LessThan0~29_cout  = CARRY((\EX_Forward_A|Mux17~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout  & !\EX_ALU|LessThan0~27_cout )) # (!\EX_Forward_A|Mux17~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ) # (!\EX_ALU|LessThan0~27_cout 
// ))))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~29 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~31 (
// Equation(s):
// \EX_ALU|LessThan0~31_cout  = CARRY((\EX_Forward_A|Mux16~1_combout  & ((!\EX_ALU|LessThan0~29_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ))) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & 
// !\EX_ALU|LessThan0~29_cout )))

	.dataa(\EX_Forward_A|Mux16~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~31 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~33 (
// Equation(s):
// \EX_ALU|LessThan0~33_cout  = CARRY((\EX_Forward_A|Mux15~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout  & !\EX_ALU|LessThan0~31_cout )) # (!\EX_Forward_A|Mux15~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ) # (!\EX_ALU|LessThan0~31_cout 
// ))))

	.dataa(\EX_Forward_A|Mux15~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~35 (
// Equation(s):
// \EX_ALU|LessThan0~35_cout  = CARRY((\EX_Forward_A|Mux14~1_combout  & ((!\EX_ALU|LessThan0~33_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ))) # (!\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout  & 
// !\EX_ALU|LessThan0~33_cout )))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~37 (
// Equation(s):
// \EX_ALU|LessThan0~37_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  & ((!\EX_ALU|LessThan0~35_cout ) # (!\EX_Forward_A|Mux13~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout  & (!\EX_Forward_A|Mux13~1_combout  & 
// !\EX_ALU|LessThan0~35_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~37 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~39 (
// Equation(s):
// \EX_ALU|LessThan0~39_cout  = CARRY((\EX_Forward_A|Mux12~1_combout  & ((!\EX_ALU|LessThan0~37_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ))) # (!\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout  & 
// !\EX_ALU|LessThan0~37_cout )))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~41 (
// Equation(s):
// \EX_ALU|LessThan0~41_cout  = CARRY((\EX_Forward_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout  & !\EX_ALU|LessThan0~39_cout )) # (!\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ) # (!\EX_ALU|LessThan0~39_cout 
// ))))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~41 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~43 (
// Equation(s):
// \EX_ALU|LessThan0~43_cout  = CARRY((\EX_Forward_A|Mux10~1_combout  & ((!\EX_ALU|LessThan0~41_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ))) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout  & 
// !\EX_ALU|LessThan0~41_cout )))

	.dataa(\EX_Forward_A|Mux10~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~45 (
// Equation(s):
// \EX_ALU|LessThan0~45_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  & ((!\EX_ALU|LessThan0~43_cout ) # (!\EX_Forward_A|Mux9~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout  & (!\EX_Forward_A|Mux9~1_combout  & 
// !\EX_ALU|LessThan0~43_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ),
	.datab(\EX_Forward_A|Mux9~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~45 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~47 (
// Equation(s):
// \EX_ALU|LessThan0~47_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & (\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|LessThan0~45_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout  & ((\EX_Forward_A|Mux8~1_combout ) # (!\EX_ALU|LessThan0~45_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~47 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~49 (
// Equation(s):
// \EX_ALU|LessThan0~49_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & ((!\EX_ALU|LessThan0~47_cout ) # (!\EX_Forward_A|Mux7~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout  & (!\EX_Forward_A|Mux7~1_combout  & 
// !\EX_ALU|LessThan0~47_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ),
	.datab(\EX_Forward_A|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~49 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~51 (
// Equation(s):
// \EX_ALU|LessThan0~51_cout  = CARRY((\EX_Forward_A|Mux6~1_combout  & ((!\EX_ALU|LessThan0~49_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ))) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout  & 
// !\EX_ALU|LessThan0~49_cout )))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~53 (
// Equation(s):
// \EX_ALU|LessThan0~53_cout  = CARRY((\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout  & !\EX_ALU|LessThan0~51_cout )) # (!\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ) # (!\EX_ALU|LessThan0~51_cout 
// ))))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~55 (
// Equation(s):
// \EX_ALU|LessThan0~55_cout  = CARRY((\EX_Forward_A|Mux4~1_combout  & ((!\EX_ALU|LessThan0~53_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ))) # (!\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & 
// !\EX_ALU|LessThan0~53_cout )))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~57 (
// Equation(s):
// \EX_ALU|LessThan0~57_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & ((!\EX_ALU|LessThan0~55_cout ) # (!\EX_Forward_A|Mux3~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & (!\EX_Forward_A|Mux3~1_combout  & 
// !\EX_ALU|LessThan0~55_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~59 (
// Equation(s):
// \EX_ALU|LessThan0~59_cout  = CARRY((\EX_Forward_A|Mux2~1_combout  & ((!\EX_ALU|LessThan0~57_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ))) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout  & 
// !\EX_ALU|LessThan0~57_cout )))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~61 (
// Equation(s):
// \EX_ALU|LessThan0~61_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & ((!\EX_ALU|LessThan0~59_cout ) # (!\EX_Forward_A|Mux1~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout  & (!\EX_Forward_A|Mux1~1_combout  & 
// !\EX_ALU|LessThan0~59_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ),
	.datab(\EX_Forward_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~61 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~62 (
// Equation(s):
// \EX_ALU|LessThan0~62_combout  = (\EX_Forward_A|Mux0~1_combout  & (\EX_ALU|LessThan0~61_cout  & \EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout )) # (!\EX_Forward_A|Mux0~1_combout  & ((\EX_ALU|LessThan0~61_cout ) # (\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout )))

	.dataa(\EX_Forward_A|Mux0~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.cin(\EX_ALU|LessThan0~61_cout ),
	.combout(\EX_ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|LessThan0~62 .lut_mask = 16'hF550;
defparam \EX_ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N12
cycloneii_lcell_comb \EX_ALU|Mux31~5 (
// Equation(s):
// \EX_ALU|Mux31~5_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout  $ (\EX_Forward_A|Mux0~1_combout  $ (!\EX_ALU|LessThan0~62_combout ))) # (!\EX_ALU|Mux31~4_combout )

	.dataa(\EX_ALU|Mux31~4_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.datac(\EX_Forward_A|Mux0~1_combout ),
	.datad(\EX_ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~5 .lut_mask = 16'h7DD7;
defparam \EX_ALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \EX_ALU|Mux31~6 (
// Equation(s):
// \EX_ALU|Mux31~6_combout  = (\EX_ALU|Mux31~3_combout  & (\EX_ALU|Mux31~5_combout  & ((\EX_ALU_Control|Mux0~2_combout ) # (!\EX_ALU|Mux31~4_combout ))))

	.dataa(\EX_ALU|Mux31~4_combout ),
	.datab(\EX_ALU_Control|Mux0~2_combout ),
	.datac(\EX_ALU|Mux31~3_combout ),
	.datad(\EX_ALU|Mux31~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~6 .lut_mask = 16'hD000;
defparam \EX_ALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout  = \EX_ALU|Mux31~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux31~6_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]));

// Location: LCFF_X49_Y32_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]));

// Location: LCCOMB_X48_Y32_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y32_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]));

// Location: LCCOMB_X49_Y32_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~38 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~38_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~38 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[27] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [27] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~38_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [27])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [27]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [27]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[27] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]));

// Location: LCCOMB_X49_Y32_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[27]~27 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]))

	.dataa(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .lut_mask = 16'hCCAA;
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~164 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~164_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// ((\ID_Registers|Register_File[1][27]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Register_File[0][27]~regout ))))

	.dataa(\ID_Registers|Register_File[0][27]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[1][27]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~164_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~164 .lut_mask = 16'hFC22;
defparam \ID_Registers|Read_Data_1_ID[27]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~165 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~165_combout  = (\ID_Registers|Read_Data_1_ID[27]~164_combout  & ((\ID_Registers|Register_File[3][27]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\ID_Registers|Read_Data_1_ID[27]~164_combout  & 
// (((\ID_Registers|Register_File[2][27]~regout  & \IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\ID_Registers|Register_File[3][27]~regout ),
	.datab(\ID_Registers|Register_File[2][27]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[27]~164_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~165_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~165 .lut_mask = 16'hACF0;
defparam \ID_Registers|Read_Data_1_ID[27]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y33_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~162 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~162_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][27]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][27]~regout ))))

	.dataa(\ID_Registers|Register_File[4][27]~regout ),
	.datab(\ID_Registers|Register_File[6][27]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~162_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~162 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Read_Data_1_ID[27]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~163 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~163_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[27]~162_combout  & (\ID_Registers|Register_File[7][27]~regout )) # (!\ID_Registers|Read_Data_1_ID[27]~162_combout  & 
// ((\ID_Registers|Register_File[5][27]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[27]~162_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][27]~regout ),
	.datac(\ID_Registers|Register_File[5][27]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~162_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~163_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~163 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[27]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~166 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~166_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[27]~163_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[27]~165_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[27]~165_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~163_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~166_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~166 .lut_mask = 16'hFA50;
defparam \ID_Registers|Read_Data_1_ID[27]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~167 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~167_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[27]~166_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~166_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~167_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~167 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[27]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[27]~167_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCCOMB_X49_Y32_N20
cycloneii_lcell_comb \EX_Forward_A|Mux4~1 (
// Equation(s):
// \EX_Forward_A|Mux4~1_combout  = (\EX_Forward_A|Mux4~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]) # (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (\EX_Forward_Unit|ForwardA_EX[0]~5_combout )))) # (!\EX_Forward_A|Mux4~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & (\EX_Forward_Unit|ForwardA_EX[1]~6_combout  $ (!\EX_Forward_Unit|ForwardA_EX[0]~5_combout ))))

	.dataa(\EX_Forward_A|Mux4~0_combout ),
	.datab(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datad(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~1 .lut_mask = 16'hE2B8;
defparam \EX_Forward_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneii_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = (\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & (\EX_ALU|Add0~53  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & (!\EX_ALU|Add0~53 )))) # (!\EX_Forward_A|Mux4~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & (!\EX_ALU|Add0~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & ((\EX_ALU|Add0~53 ) # (GND)))))
// \EX_ALU|Add0~55  = CARRY((\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & !\EX_ALU|Add0~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((!\EX_ALU|Add0~53 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ))))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout(\EX_ALU|Add0~55 ));
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneii_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add1~54_combout ))) # (!\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add0~54_combout )))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~54_combout ),
	.datad(\EX_ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \EX_ALU|Mux4~1 (
// Equation(s):
// \EX_ALU|Mux4~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & ((\EX_Forward_A|Mux4~1_combout ) # (!\EX_ALU|Mux4~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  & 
// (\EX_Forward_A|Mux4~1_combout  & !\EX_ALU|Mux4~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux4~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ),
	.datac(\EX_Forward_A|Mux4~1_combout ),
	.datad(\EX_ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y26_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux4~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]));

// Location: LCCOMB_X49_Y32_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~60 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout  = (\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\EX_Forward_Unit|ForwardB_EX[1]~6_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )))

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~60 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~61 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[27]~60_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~61 .lut_mask = 16'h3022;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneii_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add1~56_combout ))) # (!\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add0~56_combout )))) # (!\EX_ALU|Mux22~0_combout  & (!\EX_ALU|Mux22~1_combout ))

	.dataa(\EX_ALU|Mux22~0_combout ),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU|Add0~56_combout ),
	.datad(\EX_ALU|Add1~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'hB931;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneii_lcell_comb \EX_ALU|Mux3~1 (
// Equation(s):
// \EX_ALU|Mux3~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & ((\EX_Forward_A|Mux3~1_combout ) # (!\EX_ALU|Mux3~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout  & 
// (\EX_Forward_A|Mux3~1_combout  & !\EX_ALU|Mux3~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux3~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y30_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux3~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]));

// Location: LCFF_X47_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]));

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[28]~28 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [28])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [28])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N14
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~0_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & !\EX_Forward_Unit|Equal0~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datad(\EX_Forward_Unit|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~0 .lut_mask = 16'h00F0;
defparam \EX_Forward_Unit|ForwardC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~2 .lut_mask = 16'h8241;
defparam \EX_Forward_Unit|ForwardC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N16
cycloneii_lcell_comb \EX_Forward_Unit|ForwardC~3 (
// Equation(s):
// \EX_Forward_Unit|ForwardC~3_combout  = (\EX_Forward_Unit|ForwardC~1_combout  & (\ID_Control|Decoder0~0_combout  & (\EX_Forward_Unit|ForwardC~0_combout  & \EX_Forward_Unit|ForwardC~2_combout )))

	.dataa(\EX_Forward_Unit|ForwardC~1_combout ),
	.datab(\ID_Control|Decoder0~0_combout ),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|ForwardC~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardC~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardC~3 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y34_N9
cycloneii_lcell_ff \ID_Registers|Register_File[7][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][28]~regout ));

// Location: LCCOMB_X44_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~168 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~168_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][28]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][28]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][28]~regout ),
	.datac(\ID_Registers|Register_File[6][28]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~168_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~168 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[28]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~169 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~169_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[28]~168_combout  & (\ID_Registers|Register_File[7][28]~regout )) # (!\ID_Registers|Read_Data_1_ID[28]~168_combout  & 
// ((\ID_Registers|Register_File[5][28]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[28]~168_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][28]~regout ),
	.datac(\ID_Registers|Register_File[5][28]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~168_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~169_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~169 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[28]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y31_N1
cycloneii_lcell_ff \ID_Registers|Register_File[2][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][28]~regout ));

// Location: LCFF_X45_Y28_N21
cycloneii_lcell_ff \ID_Registers|Register_File[0][28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~319_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][28]~regout ));

// Location: LCCOMB_X44_Y28_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~170 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~170_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][28]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][28]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][28]~regout ),
	.datac(\ID_Registers|Register_File[1][28]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~170_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~170 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[28]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~171 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~171_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[28]~170_combout  & ((\ID_Registers|Register_File[3][28]~regout ))) # (!\ID_Registers|Read_Data_1_ID[28]~170_combout  & 
// (\ID_Registers|Register_File[2][28]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[28]~170_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][28]~regout ),
	.datac(\ID_Registers|Register_File[3][28]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~170_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~171_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~171 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[28]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~172 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~172_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[28]~169_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[28]~171_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[28]~169_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~171_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~172_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~172 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Read_Data_1_ID[28]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~173 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~173_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[28]~172_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~172_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~173_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~173 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[28]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[28]~173_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~173_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~36 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~36_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[28]~318_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[28]~318_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~36 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N28
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~0 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~0 .lut_mask = 16'h9009;
defparam \EX_Forward_Unit|ForwardD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y32_N18
cycloneii_lcell_comb \EX_Forward_Unit|ForwardD~2 (
// Equation(s):
// \EX_Forward_Unit|ForwardD~2_combout  = (\EX_Forward_Unit|ForwardD~1_combout  & (\ID_Control|Decoder0~0_combout  & (\EX_Forward_Unit|ForwardC~0_combout  & \EX_Forward_Unit|ForwardD~0_combout )))

	.dataa(\EX_Forward_Unit|ForwardD~1_combout ),
	.datab(\ID_Control|Decoder0~0_combout ),
	.datac(\EX_Forward_Unit|ForwardC~0_combout ),
	.datad(\EX_Forward_Unit|ForwardD~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_Unit|ForwardD~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_Unit|ForwardD~2 .lut_mask = 16'h8000;
defparam \EX_Forward_Unit|ForwardD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[29]~179_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~179_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y32_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~37 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~37_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[29]~329_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[29]~329_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~37 .lut_mask = 16'h47B8;
defparam \ID_Read_data_Mux|Equal0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~180 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~180_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[6][30]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (((\ID_Registers|Register_File[4][30]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[6][30]~regout ),
	.datac(\ID_Registers|Register_File[4][30]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~180_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~180 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[30]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~181 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~181_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[30]~180_combout  & (\ID_Registers|Register_File[7][30]~regout )) # (!\ID_Registers|Read_Data_1_ID[30]~180_combout  & 
// ((\ID_Registers|Register_File[5][30]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[30]~180_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][30]~regout ),
	.datac(\ID_Registers|Register_File[5][30]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~180_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~181_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~181 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[30]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N11
cycloneii_lcell_ff \ID_Registers|Register_File[1][30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~341_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][30]~regout ));

// Location: LCCOMB_X40_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~182 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~182_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # (\ID_Registers|Register_File[1][30]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][30]~regout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][30]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Register_File[1][30]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~182_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~182 .lut_mask = 16'hAEA4;
defparam \ID_Registers|Read_Data_1_ID[30]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~183 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~183_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[30]~182_combout  & (\ID_Registers|Register_File[3][30]~regout )) # (!\ID_Registers|Read_Data_1_ID[30]~182_combout  & 
// ((\ID_Registers|Register_File[2][30]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[30]~182_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[3][30]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[30]~182_combout ),
	.datad(\ID_Registers|Register_File[2][30]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~183_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~183 .lut_mask = 16'hDAD0;
defparam \ID_Registers|Read_Data_1_ID[30]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~184 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~184_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[30]~181_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[30]~183_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Registers|Read_Data_1_ID[30]~181_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~183_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~184_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~184 .lut_mask = 16'hF3C0;
defparam \ID_Registers|Read_Data_1_ID[30]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~185 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~185_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[30]~184_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~184_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~185_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~185 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[30]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[30]~185_combout )))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~185_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .lut_mask = 16'hF3C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~38 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~38_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[30]~340_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~340_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~38 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~40 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~40_combout  = (!\ID_Read_data_Mux|Equal0~39_combout  & (!\ID_Read_data_Mux|Equal0~36_combout  & (!\ID_Read_data_Mux|Equal0~37_combout  & !\ID_Read_data_Mux|Equal0~38_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~39_combout ),
	.datab(\ID_Read_data_Mux|Equal0~36_combout ),
	.datac(\ID_Read_data_Mux|Equal0~37_combout ),
	.datad(\ID_Read_data_Mux|Equal0~38_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~40 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[26]~161_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[26]~161_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~33 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~33_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[26]~296_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[26]~296_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~33 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[25]~155_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[25]~155_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .lut_mask = 16'hCCF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y30_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~32 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~32_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[25]~285_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~285_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~32 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[27]~167_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~167_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~34 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~34_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[27]~307_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~307_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~34 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~35 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~35_combout  = (!\ID_Read_data_Mux|Equal0~31_combout  & (!\ID_Read_data_Mux|Equal0~33_combout  & (!\ID_Read_data_Mux|Equal0~32_combout  & !\ID_Read_data_Mux|Equal0~34_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~31_combout ),
	.datab(\ID_Read_data_Mux|Equal0~33_combout ),
	.datac(\ID_Read_data_Mux|Equal0~32_combout ),
	.datad(\ID_Read_data_Mux|Equal0~34_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~35 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y30_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~27 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~27_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[21]~241_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~241_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~27 .lut_mask = 16'h656A;
defparam \ID_Read_data_Mux|Equal0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[20]~125_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(vcc),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[20]~125_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .lut_mask = 16'hAFA0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y31_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~26 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~26_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[20]~230_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~230_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~26 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~140 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~140_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// ((\ID_Registers|Register_File[1][23]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Register_File[0][23]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[0][23]~regout ),
	.datad(\ID_Registers|Register_File[1][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~140_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~140 .lut_mask = 16'hDC98;
defparam \ID_Registers|Read_Data_1_ID[23]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~141 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~141_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[23]~140_combout  & ((\ID_Registers|Register_File[3][23]~regout ))) # (!\ID_Registers|Read_Data_1_ID[23]~140_combout  & 
// (\ID_Registers|Register_File[2][23]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[23]~140_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][23]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[23]~140_combout ),
	.datad(\ID_Registers|Register_File[3][23]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~141_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~141 .lut_mask = 16'hF858;
defparam \ID_Registers|Read_Data_1_ID[23]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~142 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~142_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[23]~139_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[23]~141_combout )))

	.dataa(\ID_Registers|Read_Data_1_ID[23]~139_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[23]~141_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~142_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~142 .lut_mask = 16'hBB88;
defparam \ID_Registers|Read_Data_1_ID[23]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~143 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~143_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[23]~142_combout )))))

	.dataa(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[23]~142_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~143_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~143 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[23]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[23]~143_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[23]~143_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y32_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~29 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~29_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[23]~263_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~263_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~29 .lut_mask = 16'h4B78;
defparam \ID_Read_data_Mux|Equal0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~30 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~30_combout  = (!\ID_Read_data_Mux|Equal0~28_combout  & (!\ID_Read_data_Mux|Equal0~27_combout  & (!\ID_Read_data_Mux|Equal0~26_combout  & !\ID_Read_data_Mux|Equal0~29_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~28_combout ),
	.datab(\ID_Read_data_Mux|Equal0~27_combout ),
	.datac(\ID_Read_data_Mux|Equal0~26_combout ),
	.datad(\ID_Read_data_Mux|Equal0~29_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~30 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~41 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~41_combout  = (\ID_Read_data_Mux|Equal0~25_combout  & (\ID_Read_data_Mux|Equal0~40_combout  & (\ID_Read_data_Mux|Equal0~35_combout  & \ID_Read_data_Mux|Equal0~30_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~25_combout ),
	.datab(\ID_Read_data_Mux|Equal0~40_combout ),
	.datac(\ID_Read_data_Mux|Equal0~35_combout ),
	.datad(\ID_Read_data_Mux|Equal0~30_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~41 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N11
cycloneii_lcell_ff \ID_Registers|Register_File[0][0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[0][0]~regout ));

// Location: LCCOMB_X43_Y25_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22]) # ((!\ID_Registers|Register_File[1][0]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[0][0]~regout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[0][0]~regout ),
	.datad(\ID_Registers|Register_File[1][0]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~2 .lut_mask = 16'h98BA;
defparam \ID_Registers|Read_Data_1_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[0]~2_combout  & (!\ID_Registers|Register_File[3][0]~regout )) # (!\ID_Registers|Read_Data_1_ID[0]~2_combout  & 
// ((\ID_Registers|Register_File[2][0]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[0]~2_combout ))))

	.dataa(\ID_Registers|Register_File[3][0]~regout ),
	.datab(\ID_Registers|Register_File[2][0]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Read_Data_1_ID[0]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~3 .lut_mask = 16'h5FC0;
defparam \ID_Registers|Read_Data_1_ID[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[0]~1_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[0]~3_combout )))

	.dataa(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[0]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~4 .lut_mask = 16'hBB88;
defparam \ID_Registers|Read_Data_1_ID[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~5_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// (\ID_Registers|Read_Data_1_ID[0]~4_combout ))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[0]~4_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~5 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_1_ID[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[0]~5_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[0]~5_combout ),
	.datac(vcc),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .lut_mask = 16'hAACC;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~0 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~0_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[0]~10_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~10_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~0 .lut_mask = 16'h4B78;
defparam \ID_Read_data_Mux|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y26_N9
cycloneii_lcell_ff \ID_Registers|Register_File[3][2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][2]~regout ));

// Location: LCCOMB_X45_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~14_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// ((\ID_Registers|Register_File[1][2]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_Registers|Register_File[0][2]~regout ))))

	.dataa(\ID_Registers|Register_File[0][2]~regout ),
	.datab(\ID_Registers|Register_File[1][2]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~14 .lut_mask = 16'hFC0A;
defparam \ID_Registers|Read_Data_1_ID[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~15_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[2]~14_combout  & ((\ID_Registers|Register_File[3][2]~regout ))) # (!\ID_Registers|Read_Data_1_ID[2]~14_combout  & 
// (\ID_Registers|Register_File[2][2]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[2]~14_combout ))))

	.dataa(\ID_Registers|Register_File[2][2]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[3][2]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[2]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~15 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_1_ID[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~12_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\IF_ID_Pipeline_Stage|Instruction_ID [22])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((!\ID_Registers|Register_File[6][2]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (!\ID_Registers|Register_File[4][2]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[4][2]~regout ),
	.datad(\ID_Registers|Register_File[6][2]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~12 .lut_mask = 16'h89CD;
defparam \ID_Registers|Read_Data_1_ID[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~13_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[2]~12_combout  & (!\ID_Registers|Register_File[7][2]~regout )) # (!\ID_Registers|Read_Data_1_ID[2]~12_combout  & 
// ((!\ID_Registers|Register_File[5][2]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[2]~12_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][2]~regout ),
	.datac(\ID_Registers|Register_File[5][2]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[2]~12_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~13 .lut_mask = 16'h770A;
defparam \ID_Registers|Read_Data_1_ID[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~16_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[2]~13_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[2]~15_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_Registers|Read_Data_1_ID[2]~15_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[2]~13_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~16 .lut_mask = 16'hEE44;
defparam \ID_Registers|Read_Data_1_ID[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~17_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ))) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// (\ID_Registers|Read_Data_1_ID[2]~16_combout ))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[2]~16_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datad(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~17 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_1_ID[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[2]~17_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[2]~17_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~2 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~2_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[2]~32_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~2_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[2]~32_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~2 .lut_mask = 16'h636C;
defparam \ID_Read_data_Mux|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File[1][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][1]~regout ));

// Location: LCCOMB_X43_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~8_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[1][1]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (((\ID_Registers|Register_File[0][1]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[1][1]~regout ),
	.datac(\ID_Registers|Register_File[0][1]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~8 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \ID_Registers|Register_File[3][1]~361 (
// Equation(s):
// \ID_Registers|Register_File[3][1]~361_combout  = !\ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[3][1]~361_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[3][1]~361 .lut_mask = 16'h00FF;
defparam \ID_Registers|Register_File[3][1]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y26_N17
cycloneii_lcell_ff \ID_Registers|Register_File[3][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[3][1]~361_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][1]~regout ));

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~9_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[1]~8_combout  & ((!\ID_Registers|Register_File[3][1]~regout ))) # (!\ID_Registers|Read_Data_1_ID[1]~8_combout  & 
// (!\ID_Registers|Register_File[2][1]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[1]~8_combout ))))

	.dataa(\ID_Registers|Register_File[2][1]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Read_Data_1_ID[1]~8_combout ),
	.datad(\ID_Registers|Register_File[3][1]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~9 .lut_mask = 16'h34F4;
defparam \ID_Registers|Read_Data_1_ID[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N23
cycloneii_lcell_ff \ID_Registers|Register_File[5][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][1]~regout ));

// Location: LCCOMB_X39_Y26_N14
cycloneii_lcell_comb \ID_Registers|Register_File[4][1]~feeder (
// Equation(s):
// \ID_Registers|Register_File[4][1]~feeder_combout  = \ID_Registers|Register_File~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Register_File~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File[4][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File[4][1]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File[4][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File[4][1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File[4][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[4][1]~regout ));

// Location: LCCOMB_X39_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~6_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((!\ID_Registers|Register_File[6][1]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][1]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][1]~regout ),
	.datac(\ID_Registers|Register_File[6][1]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~6 .lut_mask = 16'hAF44;
defparam \ID_Registers|Read_Data_1_ID[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~7_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[1]~6_combout  & (!\ID_Registers|Register_File[7][1]~regout )) # (!\ID_Registers|Read_Data_1_ID[1]~6_combout  & 
// ((\ID_Registers|Register_File[5][1]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[1]~6_combout ))))

	.dataa(\ID_Registers|Register_File[7][1]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[5][1]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[1]~6_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~7 .lut_mask = 16'h77C0;
defparam \ID_Registers|Read_Data_1_ID[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~10_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[1]~7_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[1]~9_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[1]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[1]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~10 .lut_mask = 16'hFA50;
defparam \ID_Registers|Read_Data_1_ID[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~11_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[1]~10_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[1]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~11 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[1]~11_combout )))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[1]~11_combout ),
	.datad(\EX_Forward_Unit|ForwardC~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .lut_mask = 16'hAAF0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~1 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~1_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[1]~21_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~21_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~1 .lut_mask = 16'h636C;
defparam \ID_Read_data_Mux|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~4 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~4_combout  = (!\ID_Read_data_Mux|Equal0~3_combout  & (!\ID_Read_data_Mux|Equal0~0_combout  & (!\ID_Read_data_Mux|Equal0~2_combout  & !\ID_Read_data_Mux|Equal0~1_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~3_combout ),
	.datab(\ID_Read_data_Mux|Equal0~0_combout ),
	.datac(\ID_Read_data_Mux|Equal0~2_combout ),
	.datad(\ID_Read_data_Mux|Equal0~1_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~4 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[5]~35_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[5]~35_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~6 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~6_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[5]~65_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[5]~65_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~6 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ))) # (!\EX_Forward_Unit|ForwardC~3_combout  & (\ID_Registers|Read_Data_1_ID[4]~29_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_Unit|ForwardC~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[4]~29_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 .lut_mask = 16'hFC30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~5 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~5_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[4]~54_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[4]~54_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~5 .lut_mask = 16'h47B8;
defparam \ID_Read_data_Mux|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~8 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~8_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[7]~87_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~7_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datac(\EX_Forward_Unit|ForwardD~2_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~87_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~8 .lut_mask = 16'h656A;
defparam \ID_Read_data_Mux|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~9 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~9_combout  = (!\ID_Read_data_Mux|Equal0~7_combout  & (!\ID_Read_data_Mux|Equal0~6_combout  & (!\ID_Read_data_Mux|Equal0~5_combout  & !\ID_Read_data_Mux|Equal0~8_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~7_combout ),
	.datab(\ID_Read_data_Mux|Equal0~6_combout ),
	.datac(\ID_Read_data_Mux|Equal0~5_combout ),
	.datad(\ID_Read_data_Mux|Equal0~8_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~9 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[8]~53_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~53_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N22
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~10 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~10_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[8]~98_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datab(\EX_Forward_Unit|ForwardD~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~98_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~10 .lut_mask = 16'h4B78;
defparam \ID_Read_data_Mux|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[10]~65_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~65_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~12 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~12_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[10]~120_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[10]~120_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~10_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~12 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N1
cycloneii_lcell_ff \ID_Registers|Register_File[3][9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~110_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][9]~regout ));

// Location: LCCOMB_X42_Y28_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~56 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~56_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[1][9]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (((\ID_Registers|Register_File[0][9]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[1][9]~regout ),
	.datac(\ID_Registers|Register_File[0][9]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~56 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~57 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~57_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[9]~56_combout  & ((\ID_Registers|Register_File[3][9]~regout ))) # (!\ID_Registers|Read_Data_1_ID[9]~56_combout  & 
// (\ID_Registers|Register_File[2][9]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[9]~56_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][9]~regout ),
	.datac(\ID_Registers|Register_File[3][9]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~57 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[9]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~58 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~58_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[9]~55_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[9]~57_combout )))

	.dataa(\ID_Registers|Read_Data_1_ID[9]~55_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[9]~57_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~58 .lut_mask = 16'hBB88;
defparam \ID_Registers|Read_Data_1_ID[9]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~59 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~59_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[9]~58_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~59 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[9]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  = (\EX_Forward_Unit|ForwardC~3_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ForwardC~3_combout  & ((\ID_Registers|Read_Data_1_ID[9]~59_combout )))

	.dataa(vcc),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\EX_Forward_Unit|ForwardC~3_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~59_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .lut_mask = 16'hCFC0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~11 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~11_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  $ (((\EX_Forward_Unit|ForwardD~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_Forward_Unit|ForwardD~2_combout  & 
// ((\ID_Registers|Read_Data_2_ID[9]~109_combout )))))

	.dataa(\EX_Forward_Unit|ForwardD~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[9]~109_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~11 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y29_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~14 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~14_combout  = (!\ID_Read_data_Mux|Equal0~13_combout  & (!\ID_Read_data_Mux|Equal0~10_combout  & (!\ID_Read_data_Mux|Equal0~12_combout  & !\ID_Read_data_Mux|Equal0~11_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~13_combout ),
	.datab(\ID_Read_data_Mux|Equal0~10_combout ),
	.datac(\ID_Read_data_Mux|Equal0~12_combout ),
	.datad(\ID_Read_data_Mux|Equal0~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~14 .lut_mask = 16'h0001;
defparam \ID_Read_data_Mux|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~20 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~20_combout  = (\ID_Read_data_Mux|Equal0~19_combout  & (\ID_Read_data_Mux|Equal0~4_combout  & (\ID_Read_data_Mux|Equal0~9_combout  & \ID_Read_data_Mux|Equal0~14_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~19_combout ),
	.datab(\ID_Read_data_Mux|Equal0~4_combout ),
	.datac(\ID_Read_data_Mux|Equal0~9_combout ),
	.datad(\ID_Read_data_Mux|Equal0~14_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~20 .lut_mask = 16'h8000;
defparam \ID_Read_data_Mux|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~9_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~8_combout  & (((!\ID_Read_data_Mux|Equal0~20_combout ) # (!\ID_Read_data_Mux|Equal0~41_combout )) # (!\ID_Control|Decoder0~0_combout )))

	.dataa(\ID_Control|Decoder0~0_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~8_combout ),
	.datac(\ID_Read_data_Mux|Equal0~41_combout ),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~9 .lut_mask = 16'h4CCC;
defparam \IF_Instruction_Memory|Instruction_IF[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~12_combout  = (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~12 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~13_combout  = (!\IF_PC_Reg|PC_IF [2] & \IF_Instruction_Memory|Instruction_IF[1]~12_combout )

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_IF[1]~12_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~13 .lut_mask = 16'h5050;
defparam \IF_Instruction_Memory|Instruction_IF[1]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [1]));

// Location: LCCOMB_X43_Y28_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~2_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[3]~2_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datab(vcc),
	.datac(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~2 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCCOMB_X44_Y28_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[3]~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[3]~15_combout  = (\IF_Instruction_Memory|Instruction_IF[3]~10_combout  & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [3] & \IF_Instruction_Memory|Instruction_IF[0]~9_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[3]~10_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [3]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[3]~15 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [23]));

// Location: LCCOMB_X47_Y28_N22
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Read_data_Mux|Equal0~20_combout  & \ID_Read_data_Mux|Equal0~41_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(\ID_Read_data_Mux|Equal0~20_combout ),
	.datad(\ID_Read_data_Mux|Equal0~41_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM .lut_mask = 16'h4000;
defparam \MEM_Branch_AND|PCSrc_MEM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[0]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[0]~0_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0])) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Reg|PC_IF [0])))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [0]));

// Location: LCCOMB_X38_Y28_N12
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[8]~7 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[8]~7_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[8]~12_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[8]~12_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.datab(vcc),
	.datac(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[8]~7 .lut_mask = 16'hAAF0;
defparam \IF_PC_Mux|Next_PC_IF[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N30
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[9]~8 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[9]~8_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[9]~14_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[9]~14_combout )))

	.dataa(vcc),
	.datab(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[9]~8 .lut_mask = 16'hCCF0;
defparam \IF_PC_Mux|Next_PC_IF[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[10]~9 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[10]~9_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[10]~16_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[10]~9 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[23]~22 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[23]~22_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[23]~42_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datab(vcc),
	.datac(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[23]~22 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N20
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[27]~26 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[27]~26_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[27]~50_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.datac(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[27]~26 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~36 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~36_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][6]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][6]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][6]~regout ),
	.datac(\ID_Registers|Register_File[6][6]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~36 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~37 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~37_combout  = (\ID_Registers|Read_Data_1_ID[6]~36_combout  & (((\ID_Registers|Register_File[7][6]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\ID_Registers|Read_Data_1_ID[6]~36_combout  & 
// (\ID_Registers|Register_File[5][6]~regout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Register_File[5][6]~regout ),
	.datab(\ID_Registers|Register_File[7][6]~regout ),
	.datac(\ID_Registers|Read_Data_1_ID[6]~36_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~37 .lut_mask = 16'hCAF0;
defparam \ID_Registers|Read_Data_1_ID[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~40 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~40_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[6]~37_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[6]~39_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[6]~39_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[6]~37_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~40 .lut_mask = 16'hEE22;
defparam \ID_Registers|Read_Data_1_ID[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~41 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~41_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[6]~40_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[6]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~41 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~45 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~45_combout  = (\ID_Registers|Read_Data_1_ID[7]~44_combout  & ((\ID_Registers|Register_File[3][7]~regout ) # ((!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\ID_Registers|Read_Data_1_ID[7]~44_combout  & 
// (((\IF_ID_Pipeline_Stage|Instruction_ID [22] & \ID_Registers|Register_File[2][7]~regout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[7]~44_combout ),
	.datab(\ID_Registers|Register_File[3][7]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Register_File[2][7]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~45 .lut_mask = 16'hDA8A;
defparam \ID_Registers|Read_Data_1_ID[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y30_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~42 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~42_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[6][7]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (((\ID_Registers|Register_File[4][7]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[6][7]~regout ),
	.datac(\ID_Registers|Register_File[4][7]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~42 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~43 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~43_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[7]~42_combout  & (\ID_Registers|Register_File[7][7]~regout )) # (!\ID_Registers|Read_Data_1_ID[7]~42_combout  & 
// ((\ID_Registers|Register_File[5][7]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[7]~42_combout ))))

	.dataa(\ID_Registers|Register_File[7][7]~regout ),
	.datab(\ID_Registers|Register_File[5][7]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datad(\ID_Registers|Read_Data_1_ID[7]~42_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~43 .lut_mask = 16'hAFC0;
defparam \ID_Registers|Read_Data_1_ID[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~46 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~46_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[7]~43_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[7]~45_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_Registers|Read_Data_1_ID[7]~45_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_1_ID[7]~43_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~46 .lut_mask = 16'hEE44;
defparam \ID_Registers|Read_Data_1_ID[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~47 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~47_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & 
// ((\ID_Registers|Read_Data_1_ID[7]~46_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[7]~46_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~47 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y33_N17
cycloneii_lcell_ff \ID_Registers|Register_File[6][15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~176_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][15]~regout ));

// Location: LCCOMB_X44_Y33_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~90 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~90_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\IF_ID_Pipeline_Stage|Instruction_ID [22])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (\ID_Registers|Register_File[6][15]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[4][15]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[6][15]~regout ),
	.datad(\ID_Registers|Register_File[4][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~90 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_1_ID[15]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~91 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~91_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[15]~90_combout  & (\ID_Registers|Register_File[7][15]~regout )) # (!\ID_Registers|Read_Data_1_ID[15]~90_combout  & 
// ((\ID_Registers|Register_File[5][15]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[15]~90_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[7][15]~regout ),
	.datac(\ID_Registers|Register_File[5][15]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~90_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~91 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[15]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~92 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~92_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][15]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][15]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[1][15]~regout ),
	.datad(\ID_Registers|Register_File[0][15]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~92 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_1_ID[15]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~93 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~93_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[15]~92_combout  & (\ID_Registers|Register_File[3][15]~regout )) # (!\ID_Registers|Read_Data_1_ID[15]~92_combout  & 
// ((\ID_Registers|Register_File[2][15]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[15]~92_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[3][15]~regout ),
	.datac(\ID_Registers|Register_File[2][15]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~92_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~93 .lut_mask = 16'hDDA0;
defparam \ID_Registers|Read_Data_1_ID[15]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~94 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~94_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[15]~91_combout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[15]~93_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[15]~91_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~93_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~94 .lut_mask = 16'hF5A0;
defparam \ID_Registers|Read_Data_1_ID[15]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~95 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~95_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[15]~94_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~94_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~95 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[15]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N27
cycloneii_lcell_ff \ID_Registers|Register_File[1][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[1][16]~regout ));

// Location: LCCOMB_X44_Y27_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~98 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~98_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Register_File[1][16]~regout ) # (\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[0][16]~regout  & ((!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[0][16]~regout ),
	.datac(\ID_Registers|Register_File[1][16]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~98_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~98 .lut_mask = 16'hAAE4;
defparam \ID_Registers|Read_Data_1_ID[16]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~99 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~99_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[16]~98_combout  & ((\ID_Registers|Register_File[3][16]~regout ))) # (!\ID_Registers|Read_Data_1_ID[16]~98_combout  & 
// (\ID_Registers|Register_File[2][16]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[16]~98_combout ))))

	.dataa(\ID_Registers|Register_File[2][16]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_Registers|Register_File[3][16]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~98_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~99_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~99 .lut_mask = 16'hF388;
defparam \ID_Registers|Read_Data_1_ID[16]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y30_N25
cycloneii_lcell_ff \ID_Registers|Register_File[6][16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~187_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[6][16]~regout ));

// Location: LCCOMB_X44_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~96 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~96_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[6][16]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (((\ID_Registers|Register_File[4][16]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[6][16]~regout ),
	.datac(\ID_Registers|Register_File[4][16]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~96_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~96 .lut_mask = 16'hAAD8;
defparam \ID_Registers|Read_Data_1_ID[16]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~97 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~97_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[16]~96_combout  & (\ID_Registers|Register_File[7][16]~regout )) # (!\ID_Registers|Read_Data_1_ID[16]~96_combout  & 
// ((\ID_Registers|Register_File[5][16]~regout ))))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[16]~96_combout ))))

	.dataa(\ID_Registers|Register_File[7][16]~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[5][16]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~96_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~97_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~97 .lut_mask = 16'hBBC0;
defparam \ID_Registers|Read_Data_1_ID[16]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~100 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~100_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[16]~97_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[16]~99_combout ))

	.dataa(vcc),
	.datab(\ID_Registers|Read_Data_1_ID[16]~99_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\ID_Registers|Read_Data_1_ID[16]~97_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~100_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~100 .lut_mask = 16'hFC0C;
defparam \ID_Registers|Read_Data_1_ID[16]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~101 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~101_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[16]~100_combout )))))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~100_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~101_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~101 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[16]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y31_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~104 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~104_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\IF_ID_Pipeline_Stage|Instruction_ID [21])) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\IF_ID_Pipeline_Stage|Instruction_ID [21] & 
// (\ID_Registers|Register_File[1][17]~regout )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Register_File[0][17]~regout )))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\ID_Registers|Register_File[1][17]~regout ),
	.datad(\ID_Registers|Register_File[0][17]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~104_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~104 .lut_mask = 16'hD9C8;
defparam \ID_Registers|Read_Data_1_ID[17]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y31_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~105 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~105_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Read_Data_1_ID[17]~104_combout  & ((\ID_Registers|Register_File[3][17]~regout ))) # (!\ID_Registers|Read_Data_1_ID[17]~104_combout  & 
// (\ID_Registers|Register_File[2][17]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (((\ID_Registers|Read_Data_1_ID[17]~104_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\ID_Registers|Register_File[2][17]~regout ),
	.datac(\ID_Registers|Register_File[3][17]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~104_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~105_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~105 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[17]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y30_N5
cycloneii_lcell_ff \ID_Registers|Register_File[5][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[5][17]~regout ));

// Location: LCFF_X47_Y33_N7
cycloneii_lcell_ff \ID_Registers|Register_File[7][17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][17]~regout ));

// Location: LCCOMB_X44_Y33_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~102 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~102_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// ((\ID_Registers|Register_File[6][17]~regout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_Registers|Register_File[4][17]~regout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[4][17]~regout ),
	.datac(\ID_Registers|Register_File[6][17]~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~102_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~102 .lut_mask = 16'hFA44;
defparam \ID_Registers|Read_Data_1_ID[17]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y30_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~103 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~103_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[17]~102_combout  & ((\ID_Registers|Register_File[7][17]~regout ))) # (!\ID_Registers|Read_Data_1_ID[17]~102_combout  & 
// (\ID_Registers|Register_File[5][17]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[17]~102_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][17]~regout ),
	.datac(\ID_Registers|Register_File[7][17]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~102_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~103_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~103 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[17]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~106 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~106_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[17]~103_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[17]~105_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[17]~105_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~103_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~106_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~106 .lut_mask = 16'hFA50;
defparam \ID_Registers|Read_Data_1_ID[17]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y31_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~107 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~107_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[17]~106_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~106_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~107_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~107 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[17]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y31_N9
cycloneii_lcell_ff \ID_Registers|Register_File[2][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[2][19]~regout ));

// Location: LCFF_X45_Y31_N9
cycloneii_lcell_ff \ID_Registers|Register_File[3][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File~220_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ID_Registers|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[3][19]~regout ));

// Location: LCCOMB_X43_Y31_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~117 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~117_combout  = (\ID_Registers|Read_Data_1_ID[19]~116_combout  & (((\ID_Registers|Register_File[3][19]~regout ) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # (!\ID_Registers|Read_Data_1_ID[19]~116_combout  & 
// (\ID_Registers|Register_File[2][19]~regout  & (\IF_ID_Pipeline_Stage|Instruction_ID [22])))

	.dataa(\ID_Registers|Read_Data_1_ID[19]~116_combout ),
	.datab(\ID_Registers|Register_File[2][19]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\ID_Registers|Register_File[3][19]~regout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~117_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~117 .lut_mask = 16'hEA4A;
defparam \ID_Registers|Read_Data_1_ID[19]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y32_N7
cycloneii_lcell_ff \ID_Registers|Register_File[7][19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Register_File~220_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ID_Registers|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File[7][19]~regout ));

// Location: LCCOMB_X44_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~114 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~114_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & ((\ID_Registers|Register_File[6][19]~regout ) # ((\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & 
// (((\ID_Registers|Register_File[4][19]~regout  & !\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_Registers|Register_File[6][19]~regout ),
	.datab(\ID_Registers|Register_File[4][19]~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~114_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~114 .lut_mask = 16'hF0AC;
defparam \ID_Registers|Read_Data_1_ID[19]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y32_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~115 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~115_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & ((\ID_Registers|Read_Data_1_ID[19]~114_combout  & ((\ID_Registers|Register_File[7][19]~regout ))) # (!\ID_Registers|Read_Data_1_ID[19]~114_combout  & 
// (\ID_Registers|Register_File[5][19]~regout )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (((\ID_Registers|Read_Data_1_ID[19]~114_combout ))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_Registers|Register_File[5][19]~regout ),
	.datac(\ID_Registers|Register_File[7][19]~regout ),
	.datad(\ID_Registers|Read_Data_1_ID[19]~114_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~115_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~115 .lut_mask = 16'hF588;
defparam \ID_Registers|Read_Data_1_ID[19]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~118 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~118_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & ((\ID_Registers|Read_Data_1_ID[19]~115_combout ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_Registers|Read_Data_1_ID[19]~117_combout ))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(vcc),
	.datac(\ID_Registers|Read_Data_1_ID[19]~117_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[19]~115_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~118_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~118 .lut_mask = 16'hFA50;
defparam \ID_Registers|Read_Data_1_ID[19]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y31_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~119 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~119_combout  = (!\ID_Registers|Equal0~0_combout  & ((\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout  
// & ((\ID_Registers|Read_Data_1_ID[19]~118_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[19]~118_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~119_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~119 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[19]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~42 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~42_combout  = (\ID_Read_data_Mux|Equal0~41_combout  & \ID_Read_data_Mux|Equal0~20_combout )

	.dataa(vcc),
	.datab(\ID_Read_data_Mux|Equal0~41_combout ),
	.datac(vcc),
	.datad(\ID_Read_data_Mux|Equal0~20_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~42 .lut_mask = 16'hCC00;
defparam \ID_Read_data_Mux|Equal0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N2
cycloneii_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU|Mux22~0_combout  & ((\EX_ALU|Mux22~1_combout  & (\EX_ALU|Add1~20_combout )) # (!\EX_ALU|Mux22~1_combout  & ((\EX_ALU|Add0~20_combout ))))) # (!\EX_ALU|Mux22~0_combout  & (((!\EX_ALU|Mux22~1_combout ))))

	.dataa(\EX_ALU|Add1~20_combout ),
	.datab(\EX_ALU|Mux22~0_combout ),
	.datac(\EX_ALU|Add0~20_combout ),
	.datad(\EX_ALU|Mux22~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'h88F3;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneii_lcell_comb \EX_ALU|Mux21~1 (
// Equation(s):
// \EX_ALU|Mux21~1_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Mux21~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout  & 
// (\EX_Forward_A|Mux21~1_combout  & !\EX_ALU|Mux21~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[1]~0_combout  & (((\EX_ALU|Mux21~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.datad(\EX_ALU|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Reg|PC_IF [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]));

// Location: LCFF_X39_Y28_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCFF_X39_Y27_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: LCFF_X39_Y27_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: LCCOMB_X36_Y27_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[31]~58 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[31]~58_combout  = \EX_PC_Add|Branch_Dest_EX[30]~57  $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.cin(\EX_PC_Add|Branch_Dest_EX[30]~57 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .lut_mask = 16'h0FF0;
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y26_N0
cycloneii_lcell_comb \EX_ALU|Equal0~1 (
// Equation(s):
// \EX_ALU|Equal0~1_combout  = (!\EX_ALU|Mux16~1_combout  & (!\EX_ALU|Mux15~1_combout  & (!\EX_ALU|Mux18~1_combout  & !\EX_ALU|Mux17~1_combout )))

	.dataa(\EX_ALU|Mux16~1_combout ),
	.datab(\EX_ALU|Mux15~1_combout ),
	.datac(\EX_ALU|Mux18~1_combout ),
	.datad(\EX_ALU|Mux17~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~1 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N20
cycloneii_lcell_comb \EX_ALU|Equal0~3 (
// Equation(s):
// \EX_ALU|Equal0~3_combout  = (!\EX_ALU|Mux9~1_combout  & (!\EX_ALU|Mux7~1_combout  & (!\EX_ALU|Mux10~1_combout  & !\EX_ALU|Mux8~1_combout )))

	.dataa(\EX_ALU|Mux9~1_combout ),
	.datab(\EX_ALU|Mux7~1_combout ),
	.datac(\EX_ALU|Mux10~1_combout ),
	.datad(\EX_ALU|Mux8~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~3 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N20
cycloneii_lcell_comb \EX_ALU|Equal0~0 (
// Equation(s):
// \EX_ALU|Equal0~0_combout  = (!\EX_ALU|Mux22~3_combout  & (!\EX_ALU|Mux19~1_combout  & (!\EX_ALU|Mux21~1_combout  & !\EX_ALU|Mux20~1_combout )))

	.dataa(\EX_ALU|Mux22~3_combout ),
	.datab(\EX_ALU|Mux19~1_combout ),
	.datac(\EX_ALU|Mux21~1_combout ),
	.datad(\EX_ALU|Mux20~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~0 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneii_lcell_comb \EX_ALU|Equal0~4 (
// Equation(s):
// \EX_ALU|Equal0~4_combout  = (\EX_ALU|Equal0~2_combout  & (\EX_ALU|Equal0~1_combout  & (\EX_ALU|Equal0~3_combout  & \EX_ALU|Equal0~0_combout )))

	.dataa(\EX_ALU|Equal0~2_combout ),
	.datab(\EX_ALU|Equal0~1_combout ),
	.datac(\EX_ALU|Equal0~3_combout ),
	.datad(\EX_ALU|Equal0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~4 .lut_mask = 16'h8000;
defparam \EX_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \EX_ALU|Equal0~6 (
// Equation(s):
// \EX_ALU|Equal0~6_combout  = (!\EX_ALU|Mux2~1_combout  & !\EX_ALU|Mux1~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux2~1_combout ),
	.datad(\EX_ALU|Mux1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~6 .lut_mask = 16'h000F;
defparam \EX_ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneii_lcell_comb \EX_ALU|Equal0~5 (
// Equation(s):
// \EX_ALU|Equal0~5_combout  = (!\EX_ALU|Mux5~1_combout  & (!\EX_ALU|Mux6~1_combout  & (!\EX_ALU|Mux4~1_combout  & !\EX_ALU|Mux3~1_combout )))

	.dataa(\EX_ALU|Mux5~1_combout ),
	.datab(\EX_ALU|Mux6~1_combout ),
	.datac(\EX_ALU|Mux4~1_combout ),
	.datad(\EX_ALU|Mux3~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~5 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \EX_ALU|Equal0~7 (
// Equation(s):
// \EX_ALU|Equal0~7_combout  = (!\EX_ALU|Mux30~1_combout  & (\EX_ALU|Equal0~6_combout  & (!\EX_ALU|Mux0~1_combout  & \EX_ALU|Equal0~5_combout )))

	.dataa(\EX_ALU|Mux30~1_combout ),
	.datab(\EX_ALU|Equal0~6_combout ),
	.datac(\EX_ALU|Mux0~1_combout ),
	.datad(\EX_ALU|Equal0~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~7 .lut_mask = 16'h0400;
defparam \EX_ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneii_lcell_comb \EX_ALU|Equal0~8 (
// Equation(s):
// \EX_ALU|Equal0~8_combout  = (!\EX_ALU|Mux28~1_combout  & (!\EX_ALU|Mux26~1_combout  & (!\EX_ALU|Mux27~1_combout  & !\EX_ALU|Mux29~1_combout )))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU|Mux26~1_combout ),
	.datac(\EX_ALU|Mux27~1_combout ),
	.datad(\EX_ALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~8 .lut_mask = 16'h0001;
defparam \EX_ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneii_lcell_comb \EX_ALU|Equal0~9 (
// Equation(s):
// \EX_ALU|Equal0~9_combout  = (!\EX_ALU|Mux24~1_combout  & (!\EX_ALU|Mux25~1_combout  & (!\EX_ALU|Mux23~1_combout  & \EX_ALU|Equal0~8_combout )))

	.dataa(\EX_ALU|Mux24~1_combout ),
	.datab(\EX_ALU|Mux25~1_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_ALU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~9 .lut_mask = 16'h0100;
defparam \EX_ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneii_lcell_comb \EX_ALU|Equal0~10 (
// Equation(s):
// \EX_ALU|Equal0~10_combout  = (\EX_ALU|Equal0~4_combout  & (!\EX_ALU|Mux31~6_combout  & (\EX_ALU|Equal0~7_combout  & \EX_ALU|Equal0~9_combout )))

	.dataa(\EX_ALU|Equal0~4_combout ),
	.datab(\EX_ALU|Mux31~6_combout ),
	.datac(\EX_ALU|Equal0~7_combout ),
	.datad(\EX_ALU|Equal0~9_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~10 .lut_mask = 16'h2000;
defparam \EX_ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux21~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]));

// Location: LCFF_X49_Y29_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]));

// Location: LCCOMB_X49_Y29_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]));

// Location: LCCOMB_X49_Y29_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~14 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~14_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass 
// [26] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~14 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y29_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[3] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [3] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~14_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [3])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [3]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[3] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]));

// Location: LCCOMB_X47_Y29_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]));

// Location: LCCOMB_X47_Y29_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~16 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~16_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass 
// [30] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~16 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[5] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [5] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~16_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [5])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [5]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [5]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[5] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]));

// Location: LCFF_X50_Y26_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]));

// Location: LCCOMB_X50_Y26_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~18 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~18_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~18 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[7] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [7] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~18_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [7])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [7]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [7]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[7] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]));

// Location: LCCOMB_X54_Y29_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]));

// Location: LCCOMB_X54_Y29_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~22 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~22_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~22 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[11] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [11] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~22_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [11])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [11]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[11] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]));

// Location: LCCOMB_X53_Y31_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y31_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]));

// Location: LCCOMB_X52_Y31_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~24 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~24_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~24 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y31_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[13] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [13] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~24_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [13])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[13] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]));

// Location: LCFF_X52_Y31_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]));

// Location: LCCOMB_X52_Y31_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~28 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~28_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54] & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~28 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[17] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [17] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~28_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [17]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [17]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [17]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[17] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]));

// Location: LCCOMB_X48_Y27_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y27_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]));

// Location: LCCOMB_X49_Y27_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~37 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~37_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~37 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[26] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [26] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~37_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [26])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [26]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [26]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[26] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]));

// Location: LCFF_X47_Y26_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]));

// Location: LCCOMB_X47_Y26_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~39 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~39_combout  = (!\MEM_Data_Memory|Read_Data_MEM~10_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 )) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~39 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[28] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [28] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~39_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [28])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [28]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [28]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[28] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y29_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]));

// Location: LCFF_X56_Y27_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]));

// Location: LCFF_X50_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]));

// Location: LCFF_X54_Y29_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]));

// Location: LCCOMB_X51_Y31_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y31_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]));

// Location: LCCOMB_X52_Y31_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [17]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y31_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]));

// Location: LCCOMB_X48_Y25_N16
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [26]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y25_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]));

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [28]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [28]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]));

// Location: LCCOMB_X51_Y26_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]));

// Location: LCFF_X50_Y25_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]));

// Location: LCFF_X53_Y31_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]));

// Location: LCCOMB_X47_Y30_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y30_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]));

// Location: LCCOMB_X49_Y32_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y32_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]));

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[0]~I (
	.datain(\IF_PC_Reg|PC_IF [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[0]));
// synopsys translate_off
defparam \PC_Plus_4_IF[0]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[0]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[0]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[0]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[0]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[0]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[1]~I (
	.datain(\IF_PC_Reg|PC_IF [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[1]));
// synopsys translate_off
defparam \PC_Plus_4_IF[1]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[1]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[1]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[1]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[1]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[1]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[2]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[2]));
// synopsys translate_off
defparam \PC_Plus_4_IF[2]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[2]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[2]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[2]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[2]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[2]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[3]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[3]));
// synopsys translate_off
defparam \PC_Plus_4_IF[3]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[3]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[3]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[3]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[3]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[3]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[4]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[4]));
// synopsys translate_off
defparam \PC_Plus_4_IF[4]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[4]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[4]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[4]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[4]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[4]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[5]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[5]));
// synopsys translate_off
defparam \PC_Plus_4_IF[5]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[5]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[5]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[5]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[5]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[5]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[6]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[6]));
// synopsys translate_off
defparam \PC_Plus_4_IF[6]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[6]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[6]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[6]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[6]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[6]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[7]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[7]));
// synopsys translate_off
defparam \PC_Plus_4_IF[7]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[7]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[7]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[7]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[7]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[7]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[8]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[8]));
// synopsys translate_off
defparam \PC_Plus_4_IF[8]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[8]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[8]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[8]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[8]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[8]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[9]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[9]));
// synopsys translate_off
defparam \PC_Plus_4_IF[9]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[9]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[9]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[9]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[9]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[9]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[10]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[10]));
// synopsys translate_off
defparam \PC_Plus_4_IF[10]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[10]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[10]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[10]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[10]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[10]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[11]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[11]));
// synopsys translate_off
defparam \PC_Plus_4_IF[11]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[11]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[11]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[11]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[11]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[11]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[12]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[12]));
// synopsys translate_off
defparam \PC_Plus_4_IF[12]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[12]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[12]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[12]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[12]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[12]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[13]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[13]));
// synopsys translate_off
defparam \PC_Plus_4_IF[13]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[13]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[13]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[13]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[13]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[13]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[14]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[14]));
// synopsys translate_off
defparam \PC_Plus_4_IF[14]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[14]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[14]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[14]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[14]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[14]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[15]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[15]));
// synopsys translate_off
defparam \PC_Plus_4_IF[15]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[15]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[15]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[15]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[15]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[15]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[16]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[16]));
// synopsys translate_off
defparam \PC_Plus_4_IF[16]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[16]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[16]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[16]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[16]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[16]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[17]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[17]));
// synopsys translate_off
defparam \PC_Plus_4_IF[17]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[17]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[17]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[17]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[17]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[17]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[18]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[18]));
// synopsys translate_off
defparam \PC_Plus_4_IF[18]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[18]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[18]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[18]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[18]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[18]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[19]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[19]));
// synopsys translate_off
defparam \PC_Plus_4_IF[19]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[19]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[19]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[19]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[19]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[19]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[20]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[20]));
// synopsys translate_off
defparam \PC_Plus_4_IF[20]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[20]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[20]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[20]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[20]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[20]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[21]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[21]));
// synopsys translate_off
defparam \PC_Plus_4_IF[21]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[21]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[21]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[21]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[21]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[21]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[22]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[22]));
// synopsys translate_off
defparam \PC_Plus_4_IF[22]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[22]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[22]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[22]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[22]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[22]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[23]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[23]));
// synopsys translate_off
defparam \PC_Plus_4_IF[23]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[23]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[23]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[23]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[23]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[23]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[24]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[24]));
// synopsys translate_off
defparam \PC_Plus_4_IF[24]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[24]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[24]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[24]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[24]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[24]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[25]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[25]));
// synopsys translate_off
defparam \PC_Plus_4_IF[25]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[25]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[25]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[25]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[25]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[25]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[26]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[26]));
// synopsys translate_off
defparam \PC_Plus_4_IF[26]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[26]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[26]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[26]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[26]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[26]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[27]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[27]));
// synopsys translate_off
defparam \PC_Plus_4_IF[27]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[27]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[27]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[27]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[27]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[27]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[28]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[28]));
// synopsys translate_off
defparam \PC_Plus_4_IF[28]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[28]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[28]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[28]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[28]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[28]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[29]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[29]));
// synopsys translate_off
defparam \PC_Plus_4_IF[29]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[29]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[29]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[29]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[29]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[29]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[30]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[30]));
// synopsys translate_off
defparam \PC_Plus_4_IF[30]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[30]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[30]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[30]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[30]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[30]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Plus_4_IF[31]~I (
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Plus_4_IF[31]));
// synopsys translate_off
defparam \PC_Plus_4_IF[31]~I .input_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .input_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .input_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .input_sync_reset = "none";
defparam \PC_Plus_4_IF[31]~I .oe_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .oe_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .oe_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .oe_sync_reset = "none";
defparam \PC_Plus_4_IF[31]~I .operation_mode = "output";
defparam \PC_Plus_4_IF[31]~I .output_async_reset = "none";
defparam \PC_Plus_4_IF[31]~I .output_power_up = "low";
defparam \PC_Plus_4_IF[31]~I .output_register_mode = "none";
defparam \PC_Plus_4_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[0]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[0]));
// synopsys translate_off
defparam \Instruction_IF[0]~I .input_async_reset = "none";
defparam \Instruction_IF[0]~I .input_power_up = "low";
defparam \Instruction_IF[0]~I .input_register_mode = "none";
defparam \Instruction_IF[0]~I .input_sync_reset = "none";
defparam \Instruction_IF[0]~I .oe_async_reset = "none";
defparam \Instruction_IF[0]~I .oe_power_up = "low";
defparam \Instruction_IF[0]~I .oe_register_mode = "none";
defparam \Instruction_IF[0]~I .oe_sync_reset = "none";
defparam \Instruction_IF[0]~I .operation_mode = "output";
defparam \Instruction_IF[0]~I .output_async_reset = "none";
defparam \Instruction_IF[0]~I .output_power_up = "low";
defparam \Instruction_IF[0]~I .output_register_mode = "none";
defparam \Instruction_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[1]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[1]));
// synopsys translate_off
defparam \Instruction_IF[1]~I .input_async_reset = "none";
defparam \Instruction_IF[1]~I .input_power_up = "low";
defparam \Instruction_IF[1]~I .input_register_mode = "none";
defparam \Instruction_IF[1]~I .input_sync_reset = "none";
defparam \Instruction_IF[1]~I .oe_async_reset = "none";
defparam \Instruction_IF[1]~I .oe_power_up = "low";
defparam \Instruction_IF[1]~I .oe_register_mode = "none";
defparam \Instruction_IF[1]~I .oe_sync_reset = "none";
defparam \Instruction_IF[1]~I .operation_mode = "output";
defparam \Instruction_IF[1]~I .output_async_reset = "none";
defparam \Instruction_IF[1]~I .output_power_up = "low";
defparam \Instruction_IF[1]~I .output_register_mode = "none";
defparam \Instruction_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[2]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[2]));
// synopsys translate_off
defparam \Instruction_IF[2]~I .input_async_reset = "none";
defparam \Instruction_IF[2]~I .input_power_up = "low";
defparam \Instruction_IF[2]~I .input_register_mode = "none";
defparam \Instruction_IF[2]~I .input_sync_reset = "none";
defparam \Instruction_IF[2]~I .oe_async_reset = "none";
defparam \Instruction_IF[2]~I .oe_power_up = "low";
defparam \Instruction_IF[2]~I .oe_register_mode = "none";
defparam \Instruction_IF[2]~I .oe_sync_reset = "none";
defparam \Instruction_IF[2]~I .operation_mode = "output";
defparam \Instruction_IF[2]~I .output_async_reset = "none";
defparam \Instruction_IF[2]~I .output_power_up = "low";
defparam \Instruction_IF[2]~I .output_register_mode = "none";
defparam \Instruction_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[3]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[3]));
// synopsys translate_off
defparam \Instruction_IF[3]~I .input_async_reset = "none";
defparam \Instruction_IF[3]~I .input_power_up = "low";
defparam \Instruction_IF[3]~I .input_register_mode = "none";
defparam \Instruction_IF[3]~I .input_sync_reset = "none";
defparam \Instruction_IF[3]~I .oe_async_reset = "none";
defparam \Instruction_IF[3]~I .oe_power_up = "low";
defparam \Instruction_IF[3]~I .oe_register_mode = "none";
defparam \Instruction_IF[3]~I .oe_sync_reset = "none";
defparam \Instruction_IF[3]~I .operation_mode = "output";
defparam \Instruction_IF[3]~I .output_async_reset = "none";
defparam \Instruction_IF[3]~I .output_power_up = "low";
defparam \Instruction_IF[3]~I .output_register_mode = "none";
defparam \Instruction_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[4]));
// synopsys translate_off
defparam \Instruction_IF[4]~I .input_async_reset = "none";
defparam \Instruction_IF[4]~I .input_power_up = "low";
defparam \Instruction_IF[4]~I .input_register_mode = "none";
defparam \Instruction_IF[4]~I .input_sync_reset = "none";
defparam \Instruction_IF[4]~I .oe_async_reset = "none";
defparam \Instruction_IF[4]~I .oe_power_up = "low";
defparam \Instruction_IF[4]~I .oe_register_mode = "none";
defparam \Instruction_IF[4]~I .oe_sync_reset = "none";
defparam \Instruction_IF[4]~I .operation_mode = "output";
defparam \Instruction_IF[4]~I .output_async_reset = "none";
defparam \Instruction_IF[4]~I .output_power_up = "low";
defparam \Instruction_IF[4]~I .output_register_mode = "none";
defparam \Instruction_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[5]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[5]));
// synopsys translate_off
defparam \Instruction_IF[5]~I .input_async_reset = "none";
defparam \Instruction_IF[5]~I .input_power_up = "low";
defparam \Instruction_IF[5]~I .input_register_mode = "none";
defparam \Instruction_IF[5]~I .input_sync_reset = "none";
defparam \Instruction_IF[5]~I .oe_async_reset = "none";
defparam \Instruction_IF[5]~I .oe_power_up = "low";
defparam \Instruction_IF[5]~I .oe_register_mode = "none";
defparam \Instruction_IF[5]~I .oe_sync_reset = "none";
defparam \Instruction_IF[5]~I .operation_mode = "output";
defparam \Instruction_IF[5]~I .output_async_reset = "none";
defparam \Instruction_IF[5]~I .output_power_up = "low";
defparam \Instruction_IF[5]~I .output_register_mode = "none";
defparam \Instruction_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[6]));
// synopsys translate_off
defparam \Instruction_IF[6]~I .input_async_reset = "none";
defparam \Instruction_IF[6]~I .input_power_up = "low";
defparam \Instruction_IF[6]~I .input_register_mode = "none";
defparam \Instruction_IF[6]~I .input_sync_reset = "none";
defparam \Instruction_IF[6]~I .oe_async_reset = "none";
defparam \Instruction_IF[6]~I .oe_power_up = "low";
defparam \Instruction_IF[6]~I .oe_register_mode = "none";
defparam \Instruction_IF[6]~I .oe_sync_reset = "none";
defparam \Instruction_IF[6]~I .operation_mode = "output";
defparam \Instruction_IF[6]~I .output_async_reset = "none";
defparam \Instruction_IF[6]~I .output_power_up = "low";
defparam \Instruction_IF[6]~I .output_register_mode = "none";
defparam \Instruction_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[7]));
// synopsys translate_off
defparam \Instruction_IF[7]~I .input_async_reset = "none";
defparam \Instruction_IF[7]~I .input_power_up = "low";
defparam \Instruction_IF[7]~I .input_register_mode = "none";
defparam \Instruction_IF[7]~I .input_sync_reset = "none";
defparam \Instruction_IF[7]~I .oe_async_reset = "none";
defparam \Instruction_IF[7]~I .oe_power_up = "low";
defparam \Instruction_IF[7]~I .oe_register_mode = "none";
defparam \Instruction_IF[7]~I .oe_sync_reset = "none";
defparam \Instruction_IF[7]~I .operation_mode = "output";
defparam \Instruction_IF[7]~I .output_async_reset = "none";
defparam \Instruction_IF[7]~I .output_power_up = "low";
defparam \Instruction_IF[7]~I .output_register_mode = "none";
defparam \Instruction_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[8]));
// synopsys translate_off
defparam \Instruction_IF[8]~I .input_async_reset = "none";
defparam \Instruction_IF[8]~I .input_power_up = "low";
defparam \Instruction_IF[8]~I .input_register_mode = "none";
defparam \Instruction_IF[8]~I .input_sync_reset = "none";
defparam \Instruction_IF[8]~I .oe_async_reset = "none";
defparam \Instruction_IF[8]~I .oe_power_up = "low";
defparam \Instruction_IF[8]~I .oe_register_mode = "none";
defparam \Instruction_IF[8]~I .oe_sync_reset = "none";
defparam \Instruction_IF[8]~I .operation_mode = "output";
defparam \Instruction_IF[8]~I .output_async_reset = "none";
defparam \Instruction_IF[8]~I .output_power_up = "low";
defparam \Instruction_IF[8]~I .output_register_mode = "none";
defparam \Instruction_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[9]));
// synopsys translate_off
defparam \Instruction_IF[9]~I .input_async_reset = "none";
defparam \Instruction_IF[9]~I .input_power_up = "low";
defparam \Instruction_IF[9]~I .input_register_mode = "none";
defparam \Instruction_IF[9]~I .input_sync_reset = "none";
defparam \Instruction_IF[9]~I .oe_async_reset = "none";
defparam \Instruction_IF[9]~I .oe_power_up = "low";
defparam \Instruction_IF[9]~I .oe_register_mode = "none";
defparam \Instruction_IF[9]~I .oe_sync_reset = "none";
defparam \Instruction_IF[9]~I .operation_mode = "output";
defparam \Instruction_IF[9]~I .output_async_reset = "none";
defparam \Instruction_IF[9]~I .output_power_up = "low";
defparam \Instruction_IF[9]~I .output_register_mode = "none";
defparam \Instruction_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[10]));
// synopsys translate_off
defparam \Instruction_IF[10]~I .input_async_reset = "none";
defparam \Instruction_IF[10]~I .input_power_up = "low";
defparam \Instruction_IF[10]~I .input_register_mode = "none";
defparam \Instruction_IF[10]~I .input_sync_reset = "none";
defparam \Instruction_IF[10]~I .oe_async_reset = "none";
defparam \Instruction_IF[10]~I .oe_power_up = "low";
defparam \Instruction_IF[10]~I .oe_register_mode = "none";
defparam \Instruction_IF[10]~I .oe_sync_reset = "none";
defparam \Instruction_IF[10]~I .operation_mode = "output";
defparam \Instruction_IF[10]~I .output_async_reset = "none";
defparam \Instruction_IF[10]~I .output_power_up = "low";
defparam \Instruction_IF[10]~I .output_register_mode = "none";
defparam \Instruction_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[11]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[11]));
// synopsys translate_off
defparam \Instruction_IF[11]~I .input_async_reset = "none";
defparam \Instruction_IF[11]~I .input_power_up = "low";
defparam \Instruction_IF[11]~I .input_register_mode = "none";
defparam \Instruction_IF[11]~I .input_sync_reset = "none";
defparam \Instruction_IF[11]~I .oe_async_reset = "none";
defparam \Instruction_IF[11]~I .oe_power_up = "low";
defparam \Instruction_IF[11]~I .oe_register_mode = "none";
defparam \Instruction_IF[11]~I .oe_sync_reset = "none";
defparam \Instruction_IF[11]~I .operation_mode = "output";
defparam \Instruction_IF[11]~I .output_async_reset = "none";
defparam \Instruction_IF[11]~I .output_power_up = "low";
defparam \Instruction_IF[11]~I .output_register_mode = "none";
defparam \Instruction_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[12]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[12]));
// synopsys translate_off
defparam \Instruction_IF[12]~I .input_async_reset = "none";
defparam \Instruction_IF[12]~I .input_power_up = "low";
defparam \Instruction_IF[12]~I .input_register_mode = "none";
defparam \Instruction_IF[12]~I .input_sync_reset = "none";
defparam \Instruction_IF[12]~I .oe_async_reset = "none";
defparam \Instruction_IF[12]~I .oe_power_up = "low";
defparam \Instruction_IF[12]~I .oe_register_mode = "none";
defparam \Instruction_IF[12]~I .oe_sync_reset = "none";
defparam \Instruction_IF[12]~I .operation_mode = "output";
defparam \Instruction_IF[12]~I .output_async_reset = "none";
defparam \Instruction_IF[12]~I .output_power_up = "low";
defparam \Instruction_IF[12]~I .output_register_mode = "none";
defparam \Instruction_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[13]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[13]));
// synopsys translate_off
defparam \Instruction_IF[13]~I .input_async_reset = "none";
defparam \Instruction_IF[13]~I .input_power_up = "low";
defparam \Instruction_IF[13]~I .input_register_mode = "none";
defparam \Instruction_IF[13]~I .input_sync_reset = "none";
defparam \Instruction_IF[13]~I .oe_async_reset = "none";
defparam \Instruction_IF[13]~I .oe_power_up = "low";
defparam \Instruction_IF[13]~I .oe_register_mode = "none";
defparam \Instruction_IF[13]~I .oe_sync_reset = "none";
defparam \Instruction_IF[13]~I .operation_mode = "output";
defparam \Instruction_IF[13]~I .output_async_reset = "none";
defparam \Instruction_IF[13]~I .output_power_up = "low";
defparam \Instruction_IF[13]~I .output_register_mode = "none";
defparam \Instruction_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[14]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[14]));
// synopsys translate_off
defparam \Instruction_IF[14]~I .input_async_reset = "none";
defparam \Instruction_IF[14]~I .input_power_up = "low";
defparam \Instruction_IF[14]~I .input_register_mode = "none";
defparam \Instruction_IF[14]~I .input_sync_reset = "none";
defparam \Instruction_IF[14]~I .oe_async_reset = "none";
defparam \Instruction_IF[14]~I .oe_power_up = "low";
defparam \Instruction_IF[14]~I .oe_register_mode = "none";
defparam \Instruction_IF[14]~I .oe_sync_reset = "none";
defparam \Instruction_IF[14]~I .operation_mode = "output";
defparam \Instruction_IF[14]~I .output_async_reset = "none";
defparam \Instruction_IF[14]~I .output_power_up = "low";
defparam \Instruction_IF[14]~I .output_register_mode = "none";
defparam \Instruction_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[15]));
// synopsys translate_off
defparam \Instruction_IF[15]~I .input_async_reset = "none";
defparam \Instruction_IF[15]~I .input_power_up = "low";
defparam \Instruction_IF[15]~I .input_register_mode = "none";
defparam \Instruction_IF[15]~I .input_sync_reset = "none";
defparam \Instruction_IF[15]~I .oe_async_reset = "none";
defparam \Instruction_IF[15]~I .oe_power_up = "low";
defparam \Instruction_IF[15]~I .oe_register_mode = "none";
defparam \Instruction_IF[15]~I .oe_sync_reset = "none";
defparam \Instruction_IF[15]~I .operation_mode = "output";
defparam \Instruction_IF[15]~I .output_async_reset = "none";
defparam \Instruction_IF[15]~I .output_power_up = "low";
defparam \Instruction_IF[15]~I .output_register_mode = "none";
defparam \Instruction_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[16]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[16]));
// synopsys translate_off
defparam \Instruction_IF[16]~I .input_async_reset = "none";
defparam \Instruction_IF[16]~I .input_power_up = "low";
defparam \Instruction_IF[16]~I .input_register_mode = "none";
defparam \Instruction_IF[16]~I .input_sync_reset = "none";
defparam \Instruction_IF[16]~I .oe_async_reset = "none";
defparam \Instruction_IF[16]~I .oe_power_up = "low";
defparam \Instruction_IF[16]~I .oe_register_mode = "none";
defparam \Instruction_IF[16]~I .oe_sync_reset = "none";
defparam \Instruction_IF[16]~I .operation_mode = "output";
defparam \Instruction_IF[16]~I .output_async_reset = "none";
defparam \Instruction_IF[16]~I .output_power_up = "low";
defparam \Instruction_IF[16]~I .output_register_mode = "none";
defparam \Instruction_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[17]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[17]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[17]));
// synopsys translate_off
defparam \Instruction_IF[17]~I .input_async_reset = "none";
defparam \Instruction_IF[17]~I .input_power_up = "low";
defparam \Instruction_IF[17]~I .input_register_mode = "none";
defparam \Instruction_IF[17]~I .input_sync_reset = "none";
defparam \Instruction_IF[17]~I .oe_async_reset = "none";
defparam \Instruction_IF[17]~I .oe_power_up = "low";
defparam \Instruction_IF[17]~I .oe_register_mode = "none";
defparam \Instruction_IF[17]~I .oe_sync_reset = "none";
defparam \Instruction_IF[17]~I .operation_mode = "output";
defparam \Instruction_IF[17]~I .output_async_reset = "none";
defparam \Instruction_IF[17]~I .output_power_up = "low";
defparam \Instruction_IF[17]~I .output_register_mode = "none";
defparam \Instruction_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[18]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[18]));
// synopsys translate_off
defparam \Instruction_IF[18]~I .input_async_reset = "none";
defparam \Instruction_IF[18]~I .input_power_up = "low";
defparam \Instruction_IF[18]~I .input_register_mode = "none";
defparam \Instruction_IF[18]~I .input_sync_reset = "none";
defparam \Instruction_IF[18]~I .oe_async_reset = "none";
defparam \Instruction_IF[18]~I .oe_power_up = "low";
defparam \Instruction_IF[18]~I .oe_register_mode = "none";
defparam \Instruction_IF[18]~I .oe_sync_reset = "none";
defparam \Instruction_IF[18]~I .operation_mode = "output";
defparam \Instruction_IF[18]~I .output_async_reset = "none";
defparam \Instruction_IF[18]~I .output_power_up = "low";
defparam \Instruction_IF[18]~I .output_register_mode = "none";
defparam \Instruction_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[19]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[19]));
// synopsys translate_off
defparam \Instruction_IF[19]~I .input_async_reset = "none";
defparam \Instruction_IF[19]~I .input_power_up = "low";
defparam \Instruction_IF[19]~I .input_register_mode = "none";
defparam \Instruction_IF[19]~I .input_sync_reset = "none";
defparam \Instruction_IF[19]~I .oe_async_reset = "none";
defparam \Instruction_IF[19]~I .oe_power_up = "low";
defparam \Instruction_IF[19]~I .oe_register_mode = "none";
defparam \Instruction_IF[19]~I .oe_sync_reset = "none";
defparam \Instruction_IF[19]~I .operation_mode = "output";
defparam \Instruction_IF[19]~I .output_async_reset = "none";
defparam \Instruction_IF[19]~I .output_power_up = "low";
defparam \Instruction_IF[19]~I .output_register_mode = "none";
defparam \Instruction_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[20]));
// synopsys translate_off
defparam \Instruction_IF[20]~I .input_async_reset = "none";
defparam \Instruction_IF[20]~I .input_power_up = "low";
defparam \Instruction_IF[20]~I .input_register_mode = "none";
defparam \Instruction_IF[20]~I .input_sync_reset = "none";
defparam \Instruction_IF[20]~I .oe_async_reset = "none";
defparam \Instruction_IF[20]~I .oe_power_up = "low";
defparam \Instruction_IF[20]~I .oe_register_mode = "none";
defparam \Instruction_IF[20]~I .oe_sync_reset = "none";
defparam \Instruction_IF[20]~I .operation_mode = "output";
defparam \Instruction_IF[20]~I .output_async_reset = "none";
defparam \Instruction_IF[20]~I .output_power_up = "low";
defparam \Instruction_IF[20]~I .output_register_mode = "none";
defparam \Instruction_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[21]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[21]));
// synopsys translate_off
defparam \Instruction_IF[21]~I .input_async_reset = "none";
defparam \Instruction_IF[21]~I .input_power_up = "low";
defparam \Instruction_IF[21]~I .input_register_mode = "none";
defparam \Instruction_IF[21]~I .input_sync_reset = "none";
defparam \Instruction_IF[21]~I .oe_async_reset = "none";
defparam \Instruction_IF[21]~I .oe_power_up = "low";
defparam \Instruction_IF[21]~I .oe_register_mode = "none";
defparam \Instruction_IF[21]~I .oe_sync_reset = "none";
defparam \Instruction_IF[21]~I .operation_mode = "output";
defparam \Instruction_IF[21]~I .output_async_reset = "none";
defparam \Instruction_IF[21]~I .output_power_up = "low";
defparam \Instruction_IF[21]~I .output_register_mode = "none";
defparam \Instruction_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[22]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[22]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[22]));
// synopsys translate_off
defparam \Instruction_IF[22]~I .input_async_reset = "none";
defparam \Instruction_IF[22]~I .input_power_up = "low";
defparam \Instruction_IF[22]~I .input_register_mode = "none";
defparam \Instruction_IF[22]~I .input_sync_reset = "none";
defparam \Instruction_IF[22]~I .oe_async_reset = "none";
defparam \Instruction_IF[22]~I .oe_power_up = "low";
defparam \Instruction_IF[22]~I .oe_register_mode = "none";
defparam \Instruction_IF[22]~I .oe_sync_reset = "none";
defparam \Instruction_IF[22]~I .operation_mode = "output";
defparam \Instruction_IF[22]~I .output_async_reset = "none";
defparam \Instruction_IF[22]~I .output_power_up = "low";
defparam \Instruction_IF[22]~I .output_register_mode = "none";
defparam \Instruction_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[23]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[23]));
// synopsys translate_off
defparam \Instruction_IF[23]~I .input_async_reset = "none";
defparam \Instruction_IF[23]~I .input_power_up = "low";
defparam \Instruction_IF[23]~I .input_register_mode = "none";
defparam \Instruction_IF[23]~I .input_sync_reset = "none";
defparam \Instruction_IF[23]~I .oe_async_reset = "none";
defparam \Instruction_IF[23]~I .oe_power_up = "low";
defparam \Instruction_IF[23]~I .oe_register_mode = "none";
defparam \Instruction_IF[23]~I .oe_sync_reset = "none";
defparam \Instruction_IF[23]~I .operation_mode = "output";
defparam \Instruction_IF[23]~I .output_async_reset = "none";
defparam \Instruction_IF[23]~I .output_power_up = "low";
defparam \Instruction_IF[23]~I .output_register_mode = "none";
defparam \Instruction_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[24]));
// synopsys translate_off
defparam \Instruction_IF[24]~I .input_async_reset = "none";
defparam \Instruction_IF[24]~I .input_power_up = "low";
defparam \Instruction_IF[24]~I .input_register_mode = "none";
defparam \Instruction_IF[24]~I .input_sync_reset = "none";
defparam \Instruction_IF[24]~I .oe_async_reset = "none";
defparam \Instruction_IF[24]~I .oe_power_up = "low";
defparam \Instruction_IF[24]~I .oe_register_mode = "none";
defparam \Instruction_IF[24]~I .oe_sync_reset = "none";
defparam \Instruction_IF[24]~I .operation_mode = "output";
defparam \Instruction_IF[24]~I .output_async_reset = "none";
defparam \Instruction_IF[24]~I .output_power_up = "low";
defparam \Instruction_IF[24]~I .output_register_mode = "none";
defparam \Instruction_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[25]));
// synopsys translate_off
defparam \Instruction_IF[25]~I .input_async_reset = "none";
defparam \Instruction_IF[25]~I .input_power_up = "low";
defparam \Instruction_IF[25]~I .input_register_mode = "none";
defparam \Instruction_IF[25]~I .input_sync_reset = "none";
defparam \Instruction_IF[25]~I .oe_async_reset = "none";
defparam \Instruction_IF[25]~I .oe_power_up = "low";
defparam \Instruction_IF[25]~I .oe_register_mode = "none";
defparam \Instruction_IF[25]~I .oe_sync_reset = "none";
defparam \Instruction_IF[25]~I .operation_mode = "output";
defparam \Instruction_IF[25]~I .output_async_reset = "none";
defparam \Instruction_IF[25]~I .output_power_up = "low";
defparam \Instruction_IF[25]~I .output_register_mode = "none";
defparam \Instruction_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[26]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[26]));
// synopsys translate_off
defparam \Instruction_IF[26]~I .input_async_reset = "none";
defparam \Instruction_IF[26]~I .input_power_up = "low";
defparam \Instruction_IF[26]~I .input_register_mode = "none";
defparam \Instruction_IF[26]~I .input_sync_reset = "none";
defparam \Instruction_IF[26]~I .oe_async_reset = "none";
defparam \Instruction_IF[26]~I .oe_power_up = "low";
defparam \Instruction_IF[26]~I .oe_register_mode = "none";
defparam \Instruction_IF[26]~I .oe_sync_reset = "none";
defparam \Instruction_IF[26]~I .operation_mode = "output";
defparam \Instruction_IF[26]~I .output_async_reset = "none";
defparam \Instruction_IF[26]~I .output_power_up = "low";
defparam \Instruction_IF[26]~I .output_register_mode = "none";
defparam \Instruction_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[27]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[27]));
// synopsys translate_off
defparam \Instruction_IF[27]~I .input_async_reset = "none";
defparam \Instruction_IF[27]~I .input_power_up = "low";
defparam \Instruction_IF[27]~I .input_register_mode = "none";
defparam \Instruction_IF[27]~I .input_sync_reset = "none";
defparam \Instruction_IF[27]~I .oe_async_reset = "none";
defparam \Instruction_IF[27]~I .oe_power_up = "low";
defparam \Instruction_IF[27]~I .oe_register_mode = "none";
defparam \Instruction_IF[27]~I .oe_sync_reset = "none";
defparam \Instruction_IF[27]~I .operation_mode = "output";
defparam \Instruction_IF[27]~I .output_async_reset = "none";
defparam \Instruction_IF[27]~I .output_power_up = "low";
defparam \Instruction_IF[27]~I .output_register_mode = "none";
defparam \Instruction_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[28]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[3]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[28]));
// synopsys translate_off
defparam \Instruction_IF[28]~I .input_async_reset = "none";
defparam \Instruction_IF[28]~I .input_power_up = "low";
defparam \Instruction_IF[28]~I .input_register_mode = "none";
defparam \Instruction_IF[28]~I .input_sync_reset = "none";
defparam \Instruction_IF[28]~I .oe_async_reset = "none";
defparam \Instruction_IF[28]~I .oe_power_up = "low";
defparam \Instruction_IF[28]~I .oe_register_mode = "none";
defparam \Instruction_IF[28]~I .oe_sync_reset = "none";
defparam \Instruction_IF[28]~I .operation_mode = "output";
defparam \Instruction_IF[28]~I .output_async_reset = "none";
defparam \Instruction_IF[28]~I .output_power_up = "low";
defparam \Instruction_IF[28]~I .output_register_mode = "none";
defparam \Instruction_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[29]));
// synopsys translate_off
defparam \Instruction_IF[29]~I .input_async_reset = "none";
defparam \Instruction_IF[29]~I .input_power_up = "low";
defparam \Instruction_IF[29]~I .input_register_mode = "none";
defparam \Instruction_IF[29]~I .input_sync_reset = "none";
defparam \Instruction_IF[29]~I .oe_async_reset = "none";
defparam \Instruction_IF[29]~I .oe_power_up = "low";
defparam \Instruction_IF[29]~I .oe_register_mode = "none";
defparam \Instruction_IF[29]~I .oe_sync_reset = "none";
defparam \Instruction_IF[29]~I .operation_mode = "output";
defparam \Instruction_IF[29]~I .output_async_reset = "none";
defparam \Instruction_IF[29]~I .output_power_up = "low";
defparam \Instruction_IF[29]~I .output_register_mode = "none";
defparam \Instruction_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[30]));
// synopsys translate_off
defparam \Instruction_IF[30]~I .input_async_reset = "none";
defparam \Instruction_IF[30]~I .input_power_up = "low";
defparam \Instruction_IF[30]~I .input_register_mode = "none";
defparam \Instruction_IF[30]~I .input_sync_reset = "none";
defparam \Instruction_IF[30]~I .oe_async_reset = "none";
defparam \Instruction_IF[30]~I .oe_power_up = "low";
defparam \Instruction_IF[30]~I .oe_register_mode = "none";
defparam \Instruction_IF[30]~I .oe_sync_reset = "none";
defparam \Instruction_IF[30]~I .operation_mode = "output";
defparam \Instruction_IF[30]~I .output_async_reset = "none";
defparam \Instruction_IF[30]~I .output_power_up = "low";
defparam \Instruction_IF[30]~I .output_register_mode = "none";
defparam \Instruction_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_IF[31]~I (
	.datain(\IF_Instruction_Memory|Instruction_IF[26]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_IF[31]));
// synopsys translate_off
defparam \Instruction_IF[31]~I .input_async_reset = "none";
defparam \Instruction_IF[31]~I .input_power_up = "low";
defparam \Instruction_IF[31]~I .input_register_mode = "none";
defparam \Instruction_IF[31]~I .input_sync_reset = "none";
defparam \Instruction_IF[31]~I .oe_async_reset = "none";
defparam \Instruction_IF[31]~I .oe_power_up = "low";
defparam \Instruction_IF[31]~I .oe_register_mode = "none";
defparam \Instruction_IF[31]~I .oe_sync_reset = "none";
defparam \Instruction_IF[31]~I .operation_mode = "output";
defparam \Instruction_IF[31]~I .output_async_reset = "none";
defparam \Instruction_IF[31]~I .output_power_up = "low";
defparam \Instruction_IF[31]~I .output_register_mode = "none";
defparam \Instruction_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[0]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[0]));
// synopsys translate_off
defparam \Next_PC_IF[0]~I .input_async_reset = "none";
defparam \Next_PC_IF[0]~I .input_power_up = "low";
defparam \Next_PC_IF[0]~I .input_register_mode = "none";
defparam \Next_PC_IF[0]~I .input_sync_reset = "none";
defparam \Next_PC_IF[0]~I .oe_async_reset = "none";
defparam \Next_PC_IF[0]~I .oe_power_up = "low";
defparam \Next_PC_IF[0]~I .oe_register_mode = "none";
defparam \Next_PC_IF[0]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[0]~I .operation_mode = "output";
defparam \Next_PC_IF[0]~I .output_async_reset = "none";
defparam \Next_PC_IF[0]~I .output_power_up = "low";
defparam \Next_PC_IF[0]~I .output_register_mode = "none";
defparam \Next_PC_IF[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[1]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[1]));
// synopsys translate_off
defparam \Next_PC_IF[1]~I .input_async_reset = "none";
defparam \Next_PC_IF[1]~I .input_power_up = "low";
defparam \Next_PC_IF[1]~I .input_register_mode = "none";
defparam \Next_PC_IF[1]~I .input_sync_reset = "none";
defparam \Next_PC_IF[1]~I .oe_async_reset = "none";
defparam \Next_PC_IF[1]~I .oe_power_up = "low";
defparam \Next_PC_IF[1]~I .oe_register_mode = "none";
defparam \Next_PC_IF[1]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[1]~I .operation_mode = "output";
defparam \Next_PC_IF[1]~I .output_async_reset = "none";
defparam \Next_PC_IF[1]~I .output_power_up = "low";
defparam \Next_PC_IF[1]~I .output_register_mode = "none";
defparam \Next_PC_IF[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[2]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[2]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[2]));
// synopsys translate_off
defparam \Next_PC_IF[2]~I .input_async_reset = "none";
defparam \Next_PC_IF[2]~I .input_power_up = "low";
defparam \Next_PC_IF[2]~I .input_register_mode = "none";
defparam \Next_PC_IF[2]~I .input_sync_reset = "none";
defparam \Next_PC_IF[2]~I .oe_async_reset = "none";
defparam \Next_PC_IF[2]~I .oe_power_up = "low";
defparam \Next_PC_IF[2]~I .oe_register_mode = "none";
defparam \Next_PC_IF[2]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[2]~I .operation_mode = "output";
defparam \Next_PC_IF[2]~I .output_async_reset = "none";
defparam \Next_PC_IF[2]~I .output_power_up = "low";
defparam \Next_PC_IF[2]~I .output_register_mode = "none";
defparam \Next_PC_IF[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[3]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[3]));
// synopsys translate_off
defparam \Next_PC_IF[3]~I .input_async_reset = "none";
defparam \Next_PC_IF[3]~I .input_power_up = "low";
defparam \Next_PC_IF[3]~I .input_register_mode = "none";
defparam \Next_PC_IF[3]~I .input_sync_reset = "none";
defparam \Next_PC_IF[3]~I .oe_async_reset = "none";
defparam \Next_PC_IF[3]~I .oe_power_up = "low";
defparam \Next_PC_IF[3]~I .oe_register_mode = "none";
defparam \Next_PC_IF[3]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[3]~I .operation_mode = "output";
defparam \Next_PC_IF[3]~I .output_async_reset = "none";
defparam \Next_PC_IF[3]~I .output_power_up = "low";
defparam \Next_PC_IF[3]~I .output_register_mode = "none";
defparam \Next_PC_IF[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[4]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[4]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[4]));
// synopsys translate_off
defparam \Next_PC_IF[4]~I .input_async_reset = "none";
defparam \Next_PC_IF[4]~I .input_power_up = "low";
defparam \Next_PC_IF[4]~I .input_register_mode = "none";
defparam \Next_PC_IF[4]~I .input_sync_reset = "none";
defparam \Next_PC_IF[4]~I .oe_async_reset = "none";
defparam \Next_PC_IF[4]~I .oe_power_up = "low";
defparam \Next_PC_IF[4]~I .oe_register_mode = "none";
defparam \Next_PC_IF[4]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[4]~I .operation_mode = "output";
defparam \Next_PC_IF[4]~I .output_async_reset = "none";
defparam \Next_PC_IF[4]~I .output_power_up = "low";
defparam \Next_PC_IF[4]~I .output_register_mode = "none";
defparam \Next_PC_IF[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[5]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[5]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[5]));
// synopsys translate_off
defparam \Next_PC_IF[5]~I .input_async_reset = "none";
defparam \Next_PC_IF[5]~I .input_power_up = "low";
defparam \Next_PC_IF[5]~I .input_register_mode = "none";
defparam \Next_PC_IF[5]~I .input_sync_reset = "none";
defparam \Next_PC_IF[5]~I .oe_async_reset = "none";
defparam \Next_PC_IF[5]~I .oe_power_up = "low";
defparam \Next_PC_IF[5]~I .oe_register_mode = "none";
defparam \Next_PC_IF[5]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[5]~I .operation_mode = "output";
defparam \Next_PC_IF[5]~I .output_async_reset = "none";
defparam \Next_PC_IF[5]~I .output_power_up = "low";
defparam \Next_PC_IF[5]~I .output_register_mode = "none";
defparam \Next_PC_IF[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[6]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[6]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[6]));
// synopsys translate_off
defparam \Next_PC_IF[6]~I .input_async_reset = "none";
defparam \Next_PC_IF[6]~I .input_power_up = "low";
defparam \Next_PC_IF[6]~I .input_register_mode = "none";
defparam \Next_PC_IF[6]~I .input_sync_reset = "none";
defparam \Next_PC_IF[6]~I .oe_async_reset = "none";
defparam \Next_PC_IF[6]~I .oe_power_up = "low";
defparam \Next_PC_IF[6]~I .oe_register_mode = "none";
defparam \Next_PC_IF[6]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[6]~I .operation_mode = "output";
defparam \Next_PC_IF[6]~I .output_async_reset = "none";
defparam \Next_PC_IF[6]~I .output_power_up = "low";
defparam \Next_PC_IF[6]~I .output_register_mode = "none";
defparam \Next_PC_IF[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[7]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[7]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[7]));
// synopsys translate_off
defparam \Next_PC_IF[7]~I .input_async_reset = "none";
defparam \Next_PC_IF[7]~I .input_power_up = "low";
defparam \Next_PC_IF[7]~I .input_register_mode = "none";
defparam \Next_PC_IF[7]~I .input_sync_reset = "none";
defparam \Next_PC_IF[7]~I .oe_async_reset = "none";
defparam \Next_PC_IF[7]~I .oe_power_up = "low";
defparam \Next_PC_IF[7]~I .oe_register_mode = "none";
defparam \Next_PC_IF[7]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[7]~I .operation_mode = "output";
defparam \Next_PC_IF[7]~I .output_async_reset = "none";
defparam \Next_PC_IF[7]~I .output_power_up = "low";
defparam \Next_PC_IF[7]~I .output_register_mode = "none";
defparam \Next_PC_IF[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[8]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[8]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[8]));
// synopsys translate_off
defparam \Next_PC_IF[8]~I .input_async_reset = "none";
defparam \Next_PC_IF[8]~I .input_power_up = "low";
defparam \Next_PC_IF[8]~I .input_register_mode = "none";
defparam \Next_PC_IF[8]~I .input_sync_reset = "none";
defparam \Next_PC_IF[8]~I .oe_async_reset = "none";
defparam \Next_PC_IF[8]~I .oe_power_up = "low";
defparam \Next_PC_IF[8]~I .oe_register_mode = "none";
defparam \Next_PC_IF[8]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[8]~I .operation_mode = "output";
defparam \Next_PC_IF[8]~I .output_async_reset = "none";
defparam \Next_PC_IF[8]~I .output_power_up = "low";
defparam \Next_PC_IF[8]~I .output_register_mode = "none";
defparam \Next_PC_IF[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[9]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[9]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[9]));
// synopsys translate_off
defparam \Next_PC_IF[9]~I .input_async_reset = "none";
defparam \Next_PC_IF[9]~I .input_power_up = "low";
defparam \Next_PC_IF[9]~I .input_register_mode = "none";
defparam \Next_PC_IF[9]~I .input_sync_reset = "none";
defparam \Next_PC_IF[9]~I .oe_async_reset = "none";
defparam \Next_PC_IF[9]~I .oe_power_up = "low";
defparam \Next_PC_IF[9]~I .oe_register_mode = "none";
defparam \Next_PC_IF[9]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[9]~I .operation_mode = "output";
defparam \Next_PC_IF[9]~I .output_async_reset = "none";
defparam \Next_PC_IF[9]~I .output_power_up = "low";
defparam \Next_PC_IF[9]~I .output_register_mode = "none";
defparam \Next_PC_IF[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[10]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[10]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[10]));
// synopsys translate_off
defparam \Next_PC_IF[10]~I .input_async_reset = "none";
defparam \Next_PC_IF[10]~I .input_power_up = "low";
defparam \Next_PC_IF[10]~I .input_register_mode = "none";
defparam \Next_PC_IF[10]~I .input_sync_reset = "none";
defparam \Next_PC_IF[10]~I .oe_async_reset = "none";
defparam \Next_PC_IF[10]~I .oe_power_up = "low";
defparam \Next_PC_IF[10]~I .oe_register_mode = "none";
defparam \Next_PC_IF[10]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[10]~I .operation_mode = "output";
defparam \Next_PC_IF[10]~I .output_async_reset = "none";
defparam \Next_PC_IF[10]~I .output_power_up = "low";
defparam \Next_PC_IF[10]~I .output_register_mode = "none";
defparam \Next_PC_IF[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[11]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[11]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[11]));
// synopsys translate_off
defparam \Next_PC_IF[11]~I .input_async_reset = "none";
defparam \Next_PC_IF[11]~I .input_power_up = "low";
defparam \Next_PC_IF[11]~I .input_register_mode = "none";
defparam \Next_PC_IF[11]~I .input_sync_reset = "none";
defparam \Next_PC_IF[11]~I .oe_async_reset = "none";
defparam \Next_PC_IF[11]~I .oe_power_up = "low";
defparam \Next_PC_IF[11]~I .oe_register_mode = "none";
defparam \Next_PC_IF[11]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[11]~I .operation_mode = "output";
defparam \Next_PC_IF[11]~I .output_async_reset = "none";
defparam \Next_PC_IF[11]~I .output_power_up = "low";
defparam \Next_PC_IF[11]~I .output_register_mode = "none";
defparam \Next_PC_IF[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[12]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[12]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[12]));
// synopsys translate_off
defparam \Next_PC_IF[12]~I .input_async_reset = "none";
defparam \Next_PC_IF[12]~I .input_power_up = "low";
defparam \Next_PC_IF[12]~I .input_register_mode = "none";
defparam \Next_PC_IF[12]~I .input_sync_reset = "none";
defparam \Next_PC_IF[12]~I .oe_async_reset = "none";
defparam \Next_PC_IF[12]~I .oe_power_up = "low";
defparam \Next_PC_IF[12]~I .oe_register_mode = "none";
defparam \Next_PC_IF[12]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[12]~I .operation_mode = "output";
defparam \Next_PC_IF[12]~I .output_async_reset = "none";
defparam \Next_PC_IF[12]~I .output_power_up = "low";
defparam \Next_PC_IF[12]~I .output_register_mode = "none";
defparam \Next_PC_IF[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[13]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[13]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[13]));
// synopsys translate_off
defparam \Next_PC_IF[13]~I .input_async_reset = "none";
defparam \Next_PC_IF[13]~I .input_power_up = "low";
defparam \Next_PC_IF[13]~I .input_register_mode = "none";
defparam \Next_PC_IF[13]~I .input_sync_reset = "none";
defparam \Next_PC_IF[13]~I .oe_async_reset = "none";
defparam \Next_PC_IF[13]~I .oe_power_up = "low";
defparam \Next_PC_IF[13]~I .oe_register_mode = "none";
defparam \Next_PC_IF[13]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[13]~I .operation_mode = "output";
defparam \Next_PC_IF[13]~I .output_async_reset = "none";
defparam \Next_PC_IF[13]~I .output_power_up = "low";
defparam \Next_PC_IF[13]~I .output_register_mode = "none";
defparam \Next_PC_IF[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[14]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[14]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[14]));
// synopsys translate_off
defparam \Next_PC_IF[14]~I .input_async_reset = "none";
defparam \Next_PC_IF[14]~I .input_power_up = "low";
defparam \Next_PC_IF[14]~I .input_register_mode = "none";
defparam \Next_PC_IF[14]~I .input_sync_reset = "none";
defparam \Next_PC_IF[14]~I .oe_async_reset = "none";
defparam \Next_PC_IF[14]~I .oe_power_up = "low";
defparam \Next_PC_IF[14]~I .oe_register_mode = "none";
defparam \Next_PC_IF[14]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[14]~I .operation_mode = "output";
defparam \Next_PC_IF[14]~I .output_async_reset = "none";
defparam \Next_PC_IF[14]~I .output_power_up = "low";
defparam \Next_PC_IF[14]~I .output_register_mode = "none";
defparam \Next_PC_IF[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[15]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[15]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[15]));
// synopsys translate_off
defparam \Next_PC_IF[15]~I .input_async_reset = "none";
defparam \Next_PC_IF[15]~I .input_power_up = "low";
defparam \Next_PC_IF[15]~I .input_register_mode = "none";
defparam \Next_PC_IF[15]~I .input_sync_reset = "none";
defparam \Next_PC_IF[15]~I .oe_async_reset = "none";
defparam \Next_PC_IF[15]~I .oe_power_up = "low";
defparam \Next_PC_IF[15]~I .oe_register_mode = "none";
defparam \Next_PC_IF[15]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[15]~I .operation_mode = "output";
defparam \Next_PC_IF[15]~I .output_async_reset = "none";
defparam \Next_PC_IF[15]~I .output_power_up = "low";
defparam \Next_PC_IF[15]~I .output_register_mode = "none";
defparam \Next_PC_IF[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[16]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[16]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[16]));
// synopsys translate_off
defparam \Next_PC_IF[16]~I .input_async_reset = "none";
defparam \Next_PC_IF[16]~I .input_power_up = "low";
defparam \Next_PC_IF[16]~I .input_register_mode = "none";
defparam \Next_PC_IF[16]~I .input_sync_reset = "none";
defparam \Next_PC_IF[16]~I .oe_async_reset = "none";
defparam \Next_PC_IF[16]~I .oe_power_up = "low";
defparam \Next_PC_IF[16]~I .oe_register_mode = "none";
defparam \Next_PC_IF[16]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[16]~I .operation_mode = "output";
defparam \Next_PC_IF[16]~I .output_async_reset = "none";
defparam \Next_PC_IF[16]~I .output_power_up = "low";
defparam \Next_PC_IF[16]~I .output_register_mode = "none";
defparam \Next_PC_IF[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[17]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[17]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[17]));
// synopsys translate_off
defparam \Next_PC_IF[17]~I .input_async_reset = "none";
defparam \Next_PC_IF[17]~I .input_power_up = "low";
defparam \Next_PC_IF[17]~I .input_register_mode = "none";
defparam \Next_PC_IF[17]~I .input_sync_reset = "none";
defparam \Next_PC_IF[17]~I .oe_async_reset = "none";
defparam \Next_PC_IF[17]~I .oe_power_up = "low";
defparam \Next_PC_IF[17]~I .oe_register_mode = "none";
defparam \Next_PC_IF[17]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[17]~I .operation_mode = "output";
defparam \Next_PC_IF[17]~I .output_async_reset = "none";
defparam \Next_PC_IF[17]~I .output_power_up = "low";
defparam \Next_PC_IF[17]~I .output_register_mode = "none";
defparam \Next_PC_IF[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[18]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[18]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[18]));
// synopsys translate_off
defparam \Next_PC_IF[18]~I .input_async_reset = "none";
defparam \Next_PC_IF[18]~I .input_power_up = "low";
defparam \Next_PC_IF[18]~I .input_register_mode = "none";
defparam \Next_PC_IF[18]~I .input_sync_reset = "none";
defparam \Next_PC_IF[18]~I .oe_async_reset = "none";
defparam \Next_PC_IF[18]~I .oe_power_up = "low";
defparam \Next_PC_IF[18]~I .oe_register_mode = "none";
defparam \Next_PC_IF[18]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[18]~I .operation_mode = "output";
defparam \Next_PC_IF[18]~I .output_async_reset = "none";
defparam \Next_PC_IF[18]~I .output_power_up = "low";
defparam \Next_PC_IF[18]~I .output_register_mode = "none";
defparam \Next_PC_IF[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[19]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[19]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[19]));
// synopsys translate_off
defparam \Next_PC_IF[19]~I .input_async_reset = "none";
defparam \Next_PC_IF[19]~I .input_power_up = "low";
defparam \Next_PC_IF[19]~I .input_register_mode = "none";
defparam \Next_PC_IF[19]~I .input_sync_reset = "none";
defparam \Next_PC_IF[19]~I .oe_async_reset = "none";
defparam \Next_PC_IF[19]~I .oe_power_up = "low";
defparam \Next_PC_IF[19]~I .oe_register_mode = "none";
defparam \Next_PC_IF[19]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[19]~I .operation_mode = "output";
defparam \Next_PC_IF[19]~I .output_async_reset = "none";
defparam \Next_PC_IF[19]~I .output_power_up = "low";
defparam \Next_PC_IF[19]~I .output_register_mode = "none";
defparam \Next_PC_IF[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[20]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[20]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[20]));
// synopsys translate_off
defparam \Next_PC_IF[20]~I .input_async_reset = "none";
defparam \Next_PC_IF[20]~I .input_power_up = "low";
defparam \Next_PC_IF[20]~I .input_register_mode = "none";
defparam \Next_PC_IF[20]~I .input_sync_reset = "none";
defparam \Next_PC_IF[20]~I .oe_async_reset = "none";
defparam \Next_PC_IF[20]~I .oe_power_up = "low";
defparam \Next_PC_IF[20]~I .oe_register_mode = "none";
defparam \Next_PC_IF[20]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[20]~I .operation_mode = "output";
defparam \Next_PC_IF[20]~I .output_async_reset = "none";
defparam \Next_PC_IF[20]~I .output_power_up = "low";
defparam \Next_PC_IF[20]~I .output_register_mode = "none";
defparam \Next_PC_IF[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[21]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[21]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[21]));
// synopsys translate_off
defparam \Next_PC_IF[21]~I .input_async_reset = "none";
defparam \Next_PC_IF[21]~I .input_power_up = "low";
defparam \Next_PC_IF[21]~I .input_register_mode = "none";
defparam \Next_PC_IF[21]~I .input_sync_reset = "none";
defparam \Next_PC_IF[21]~I .oe_async_reset = "none";
defparam \Next_PC_IF[21]~I .oe_power_up = "low";
defparam \Next_PC_IF[21]~I .oe_register_mode = "none";
defparam \Next_PC_IF[21]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[21]~I .operation_mode = "output";
defparam \Next_PC_IF[21]~I .output_async_reset = "none";
defparam \Next_PC_IF[21]~I .output_power_up = "low";
defparam \Next_PC_IF[21]~I .output_register_mode = "none";
defparam \Next_PC_IF[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[22]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[22]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[22]));
// synopsys translate_off
defparam \Next_PC_IF[22]~I .input_async_reset = "none";
defparam \Next_PC_IF[22]~I .input_power_up = "low";
defparam \Next_PC_IF[22]~I .input_register_mode = "none";
defparam \Next_PC_IF[22]~I .input_sync_reset = "none";
defparam \Next_PC_IF[22]~I .oe_async_reset = "none";
defparam \Next_PC_IF[22]~I .oe_power_up = "low";
defparam \Next_PC_IF[22]~I .oe_register_mode = "none";
defparam \Next_PC_IF[22]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[22]~I .operation_mode = "output";
defparam \Next_PC_IF[22]~I .output_async_reset = "none";
defparam \Next_PC_IF[22]~I .output_power_up = "low";
defparam \Next_PC_IF[22]~I .output_register_mode = "none";
defparam \Next_PC_IF[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[23]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[23]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[23]));
// synopsys translate_off
defparam \Next_PC_IF[23]~I .input_async_reset = "none";
defparam \Next_PC_IF[23]~I .input_power_up = "low";
defparam \Next_PC_IF[23]~I .input_register_mode = "none";
defparam \Next_PC_IF[23]~I .input_sync_reset = "none";
defparam \Next_PC_IF[23]~I .oe_async_reset = "none";
defparam \Next_PC_IF[23]~I .oe_power_up = "low";
defparam \Next_PC_IF[23]~I .oe_register_mode = "none";
defparam \Next_PC_IF[23]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[23]~I .operation_mode = "output";
defparam \Next_PC_IF[23]~I .output_async_reset = "none";
defparam \Next_PC_IF[23]~I .output_power_up = "low";
defparam \Next_PC_IF[23]~I .output_register_mode = "none";
defparam \Next_PC_IF[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[24]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[24]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[24]));
// synopsys translate_off
defparam \Next_PC_IF[24]~I .input_async_reset = "none";
defparam \Next_PC_IF[24]~I .input_power_up = "low";
defparam \Next_PC_IF[24]~I .input_register_mode = "none";
defparam \Next_PC_IF[24]~I .input_sync_reset = "none";
defparam \Next_PC_IF[24]~I .oe_async_reset = "none";
defparam \Next_PC_IF[24]~I .oe_power_up = "low";
defparam \Next_PC_IF[24]~I .oe_register_mode = "none";
defparam \Next_PC_IF[24]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[24]~I .operation_mode = "output";
defparam \Next_PC_IF[24]~I .output_async_reset = "none";
defparam \Next_PC_IF[24]~I .output_power_up = "low";
defparam \Next_PC_IF[24]~I .output_register_mode = "none";
defparam \Next_PC_IF[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[25]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[25]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[25]));
// synopsys translate_off
defparam \Next_PC_IF[25]~I .input_async_reset = "none";
defparam \Next_PC_IF[25]~I .input_power_up = "low";
defparam \Next_PC_IF[25]~I .input_register_mode = "none";
defparam \Next_PC_IF[25]~I .input_sync_reset = "none";
defparam \Next_PC_IF[25]~I .oe_async_reset = "none";
defparam \Next_PC_IF[25]~I .oe_power_up = "low";
defparam \Next_PC_IF[25]~I .oe_register_mode = "none";
defparam \Next_PC_IF[25]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[25]~I .operation_mode = "output";
defparam \Next_PC_IF[25]~I .output_async_reset = "none";
defparam \Next_PC_IF[25]~I .output_power_up = "low";
defparam \Next_PC_IF[25]~I .output_register_mode = "none";
defparam \Next_PC_IF[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[26]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[26]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[26]));
// synopsys translate_off
defparam \Next_PC_IF[26]~I .input_async_reset = "none";
defparam \Next_PC_IF[26]~I .input_power_up = "low";
defparam \Next_PC_IF[26]~I .input_register_mode = "none";
defparam \Next_PC_IF[26]~I .input_sync_reset = "none";
defparam \Next_PC_IF[26]~I .oe_async_reset = "none";
defparam \Next_PC_IF[26]~I .oe_power_up = "low";
defparam \Next_PC_IF[26]~I .oe_register_mode = "none";
defparam \Next_PC_IF[26]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[26]~I .operation_mode = "output";
defparam \Next_PC_IF[26]~I .output_async_reset = "none";
defparam \Next_PC_IF[26]~I .output_power_up = "low";
defparam \Next_PC_IF[26]~I .output_register_mode = "none";
defparam \Next_PC_IF[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[27]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[27]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[27]));
// synopsys translate_off
defparam \Next_PC_IF[27]~I .input_async_reset = "none";
defparam \Next_PC_IF[27]~I .input_power_up = "low";
defparam \Next_PC_IF[27]~I .input_register_mode = "none";
defparam \Next_PC_IF[27]~I .input_sync_reset = "none";
defparam \Next_PC_IF[27]~I .oe_async_reset = "none";
defparam \Next_PC_IF[27]~I .oe_power_up = "low";
defparam \Next_PC_IF[27]~I .oe_register_mode = "none";
defparam \Next_PC_IF[27]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[27]~I .operation_mode = "output";
defparam \Next_PC_IF[27]~I .output_async_reset = "none";
defparam \Next_PC_IF[27]~I .output_power_up = "low";
defparam \Next_PC_IF[27]~I .output_register_mode = "none";
defparam \Next_PC_IF[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[28]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[28]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[28]));
// synopsys translate_off
defparam \Next_PC_IF[28]~I .input_async_reset = "none";
defparam \Next_PC_IF[28]~I .input_power_up = "low";
defparam \Next_PC_IF[28]~I .input_register_mode = "none";
defparam \Next_PC_IF[28]~I .input_sync_reset = "none";
defparam \Next_PC_IF[28]~I .oe_async_reset = "none";
defparam \Next_PC_IF[28]~I .oe_power_up = "low";
defparam \Next_PC_IF[28]~I .oe_register_mode = "none";
defparam \Next_PC_IF[28]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[28]~I .operation_mode = "output";
defparam \Next_PC_IF[28]~I .output_async_reset = "none";
defparam \Next_PC_IF[28]~I .output_power_up = "low";
defparam \Next_PC_IF[28]~I .output_register_mode = "none";
defparam \Next_PC_IF[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[29]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[29]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[29]));
// synopsys translate_off
defparam \Next_PC_IF[29]~I .input_async_reset = "none";
defparam \Next_PC_IF[29]~I .input_power_up = "low";
defparam \Next_PC_IF[29]~I .input_register_mode = "none";
defparam \Next_PC_IF[29]~I .input_sync_reset = "none";
defparam \Next_PC_IF[29]~I .oe_async_reset = "none";
defparam \Next_PC_IF[29]~I .oe_power_up = "low";
defparam \Next_PC_IF[29]~I .oe_register_mode = "none";
defparam \Next_PC_IF[29]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[29]~I .operation_mode = "output";
defparam \Next_PC_IF[29]~I .output_async_reset = "none";
defparam \Next_PC_IF[29]~I .output_power_up = "low";
defparam \Next_PC_IF[29]~I .output_register_mode = "none";
defparam \Next_PC_IF[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[30]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[30]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[30]));
// synopsys translate_off
defparam \Next_PC_IF[30]~I .input_async_reset = "none";
defparam \Next_PC_IF[30]~I .input_power_up = "low";
defparam \Next_PC_IF[30]~I .input_register_mode = "none";
defparam \Next_PC_IF[30]~I .input_sync_reset = "none";
defparam \Next_PC_IF[30]~I .oe_async_reset = "none";
defparam \Next_PC_IF[30]~I .oe_power_up = "low";
defparam \Next_PC_IF[30]~I .oe_register_mode = "none";
defparam \Next_PC_IF[30]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[30]~I .operation_mode = "output";
defparam \Next_PC_IF[30]~I .output_async_reset = "none";
defparam \Next_PC_IF[30]~I .output_power_up = "low";
defparam \Next_PC_IF[30]~I .output_register_mode = "none";
defparam \Next_PC_IF[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Next_PC_IF[31]~I (
	.datain(\IF_PC_Mux|Next_PC_IF[31]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Next_PC_IF[31]));
// synopsys translate_off
defparam \Next_PC_IF[31]~I .input_async_reset = "none";
defparam \Next_PC_IF[31]~I .input_power_up = "low";
defparam \Next_PC_IF[31]~I .input_register_mode = "none";
defparam \Next_PC_IF[31]~I .input_sync_reset = "none";
defparam \Next_PC_IF[31]~I .oe_async_reset = "none";
defparam \Next_PC_IF[31]~I .oe_power_up = "low";
defparam \Next_PC_IF[31]~I .oe_register_mode = "none";
defparam \Next_PC_IF[31]~I .oe_sync_reset = "none";
defparam \Next_PC_IF[31]~I .operation_mode = "output";
defparam \Next_PC_IF[31]~I .output_async_reset = "none";
defparam \Next_PC_IF[31]~I .output_power_up = "low";
defparam \Next_PC_IF[31]~I .output_register_mode = "none";
defparam \Next_PC_IF[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC_Enable~I (
	.datain(\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC_Enable));
// synopsys translate_off
defparam \PC_Enable~I .input_async_reset = "none";
defparam \PC_Enable~I .input_power_up = "low";
defparam \PC_Enable~I .input_register_mode = "none";
defparam \PC_Enable~I .input_sync_reset = "none";
defparam \PC_Enable~I .oe_async_reset = "none";
defparam \PC_Enable~I .oe_power_up = "low";
defparam \PC_Enable~I .oe_register_mode = "none";
defparam \PC_Enable~I .oe_sync_reset = "none";
defparam \PC_Enable~I .operation_mode = "output";
defparam \PC_Enable~I .output_async_reset = "none";
defparam \PC_Enable~I .output_power_up = "low";
defparam \PC_Enable~I .output_register_mode = "none";
defparam \PC_Enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[0]));
// synopsys translate_off
defparam \Instruction_ID[0]~I .input_async_reset = "none";
defparam \Instruction_ID[0]~I .input_power_up = "low";
defparam \Instruction_ID[0]~I .input_register_mode = "none";
defparam \Instruction_ID[0]~I .input_sync_reset = "none";
defparam \Instruction_ID[0]~I .oe_async_reset = "none";
defparam \Instruction_ID[0]~I .oe_power_up = "low";
defparam \Instruction_ID[0]~I .oe_register_mode = "none";
defparam \Instruction_ID[0]~I .oe_sync_reset = "none";
defparam \Instruction_ID[0]~I .operation_mode = "output";
defparam \Instruction_ID[0]~I .output_async_reset = "none";
defparam \Instruction_ID[0]~I .output_power_up = "low";
defparam \Instruction_ID[0]~I .output_register_mode = "none";
defparam \Instruction_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[1]));
// synopsys translate_off
defparam \Instruction_ID[1]~I .input_async_reset = "none";
defparam \Instruction_ID[1]~I .input_power_up = "low";
defparam \Instruction_ID[1]~I .input_register_mode = "none";
defparam \Instruction_ID[1]~I .input_sync_reset = "none";
defparam \Instruction_ID[1]~I .oe_async_reset = "none";
defparam \Instruction_ID[1]~I .oe_power_up = "low";
defparam \Instruction_ID[1]~I .oe_register_mode = "none";
defparam \Instruction_ID[1]~I .oe_sync_reset = "none";
defparam \Instruction_ID[1]~I .operation_mode = "output";
defparam \Instruction_ID[1]~I .output_async_reset = "none";
defparam \Instruction_ID[1]~I .output_power_up = "low";
defparam \Instruction_ID[1]~I .output_register_mode = "none";
defparam \Instruction_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[2]));
// synopsys translate_off
defparam \Instruction_ID[2]~I .input_async_reset = "none";
defparam \Instruction_ID[2]~I .input_power_up = "low";
defparam \Instruction_ID[2]~I .input_register_mode = "none";
defparam \Instruction_ID[2]~I .input_sync_reset = "none";
defparam \Instruction_ID[2]~I .oe_async_reset = "none";
defparam \Instruction_ID[2]~I .oe_power_up = "low";
defparam \Instruction_ID[2]~I .oe_register_mode = "none";
defparam \Instruction_ID[2]~I .oe_sync_reset = "none";
defparam \Instruction_ID[2]~I .operation_mode = "output";
defparam \Instruction_ID[2]~I .output_async_reset = "none";
defparam \Instruction_ID[2]~I .output_power_up = "low";
defparam \Instruction_ID[2]~I .output_register_mode = "none";
defparam \Instruction_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[3]));
// synopsys translate_off
defparam \Instruction_ID[3]~I .input_async_reset = "none";
defparam \Instruction_ID[3]~I .input_power_up = "low";
defparam \Instruction_ID[3]~I .input_register_mode = "none";
defparam \Instruction_ID[3]~I .input_sync_reset = "none";
defparam \Instruction_ID[3]~I .oe_async_reset = "none";
defparam \Instruction_ID[3]~I .oe_power_up = "low";
defparam \Instruction_ID[3]~I .oe_register_mode = "none";
defparam \Instruction_ID[3]~I .oe_sync_reset = "none";
defparam \Instruction_ID[3]~I .operation_mode = "output";
defparam \Instruction_ID[3]~I .output_async_reset = "none";
defparam \Instruction_ID[3]~I .output_power_up = "low";
defparam \Instruction_ID[3]~I .output_register_mode = "none";
defparam \Instruction_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[4]));
// synopsys translate_off
defparam \Instruction_ID[4]~I .input_async_reset = "none";
defparam \Instruction_ID[4]~I .input_power_up = "low";
defparam \Instruction_ID[4]~I .input_register_mode = "none";
defparam \Instruction_ID[4]~I .input_sync_reset = "none";
defparam \Instruction_ID[4]~I .oe_async_reset = "none";
defparam \Instruction_ID[4]~I .oe_power_up = "low";
defparam \Instruction_ID[4]~I .oe_register_mode = "none";
defparam \Instruction_ID[4]~I .oe_sync_reset = "none";
defparam \Instruction_ID[4]~I .operation_mode = "output";
defparam \Instruction_ID[4]~I .output_async_reset = "none";
defparam \Instruction_ID[4]~I .output_power_up = "low";
defparam \Instruction_ID[4]~I .output_register_mode = "none";
defparam \Instruction_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[5]));
// synopsys translate_off
defparam \Instruction_ID[5]~I .input_async_reset = "none";
defparam \Instruction_ID[5]~I .input_power_up = "low";
defparam \Instruction_ID[5]~I .input_register_mode = "none";
defparam \Instruction_ID[5]~I .input_sync_reset = "none";
defparam \Instruction_ID[5]~I .oe_async_reset = "none";
defparam \Instruction_ID[5]~I .oe_power_up = "low";
defparam \Instruction_ID[5]~I .oe_register_mode = "none";
defparam \Instruction_ID[5]~I .oe_sync_reset = "none";
defparam \Instruction_ID[5]~I .operation_mode = "output";
defparam \Instruction_ID[5]~I .output_async_reset = "none";
defparam \Instruction_ID[5]~I .output_power_up = "low";
defparam \Instruction_ID[5]~I .output_register_mode = "none";
defparam \Instruction_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[6]));
// synopsys translate_off
defparam \Instruction_ID[6]~I .input_async_reset = "none";
defparam \Instruction_ID[6]~I .input_power_up = "low";
defparam \Instruction_ID[6]~I .input_register_mode = "none";
defparam \Instruction_ID[6]~I .input_sync_reset = "none";
defparam \Instruction_ID[6]~I .oe_async_reset = "none";
defparam \Instruction_ID[6]~I .oe_power_up = "low";
defparam \Instruction_ID[6]~I .oe_register_mode = "none";
defparam \Instruction_ID[6]~I .oe_sync_reset = "none";
defparam \Instruction_ID[6]~I .operation_mode = "output";
defparam \Instruction_ID[6]~I .output_async_reset = "none";
defparam \Instruction_ID[6]~I .output_power_up = "low";
defparam \Instruction_ID[6]~I .output_register_mode = "none";
defparam \Instruction_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[7]));
// synopsys translate_off
defparam \Instruction_ID[7]~I .input_async_reset = "none";
defparam \Instruction_ID[7]~I .input_power_up = "low";
defparam \Instruction_ID[7]~I .input_register_mode = "none";
defparam \Instruction_ID[7]~I .input_sync_reset = "none";
defparam \Instruction_ID[7]~I .oe_async_reset = "none";
defparam \Instruction_ID[7]~I .oe_power_up = "low";
defparam \Instruction_ID[7]~I .oe_register_mode = "none";
defparam \Instruction_ID[7]~I .oe_sync_reset = "none";
defparam \Instruction_ID[7]~I .operation_mode = "output";
defparam \Instruction_ID[7]~I .output_async_reset = "none";
defparam \Instruction_ID[7]~I .output_power_up = "low";
defparam \Instruction_ID[7]~I .output_register_mode = "none";
defparam \Instruction_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[8]));
// synopsys translate_off
defparam \Instruction_ID[8]~I .input_async_reset = "none";
defparam \Instruction_ID[8]~I .input_power_up = "low";
defparam \Instruction_ID[8]~I .input_register_mode = "none";
defparam \Instruction_ID[8]~I .input_sync_reset = "none";
defparam \Instruction_ID[8]~I .oe_async_reset = "none";
defparam \Instruction_ID[8]~I .oe_power_up = "low";
defparam \Instruction_ID[8]~I .oe_register_mode = "none";
defparam \Instruction_ID[8]~I .oe_sync_reset = "none";
defparam \Instruction_ID[8]~I .operation_mode = "output";
defparam \Instruction_ID[8]~I .output_async_reset = "none";
defparam \Instruction_ID[8]~I .output_power_up = "low";
defparam \Instruction_ID[8]~I .output_register_mode = "none";
defparam \Instruction_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[9]));
// synopsys translate_off
defparam \Instruction_ID[9]~I .input_async_reset = "none";
defparam \Instruction_ID[9]~I .input_power_up = "low";
defparam \Instruction_ID[9]~I .input_register_mode = "none";
defparam \Instruction_ID[9]~I .input_sync_reset = "none";
defparam \Instruction_ID[9]~I .oe_async_reset = "none";
defparam \Instruction_ID[9]~I .oe_power_up = "low";
defparam \Instruction_ID[9]~I .oe_register_mode = "none";
defparam \Instruction_ID[9]~I .oe_sync_reset = "none";
defparam \Instruction_ID[9]~I .operation_mode = "output";
defparam \Instruction_ID[9]~I .output_async_reset = "none";
defparam \Instruction_ID[9]~I .output_power_up = "low";
defparam \Instruction_ID[9]~I .output_register_mode = "none";
defparam \Instruction_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[10]));
// synopsys translate_off
defparam \Instruction_ID[10]~I .input_async_reset = "none";
defparam \Instruction_ID[10]~I .input_power_up = "low";
defparam \Instruction_ID[10]~I .input_register_mode = "none";
defparam \Instruction_ID[10]~I .input_sync_reset = "none";
defparam \Instruction_ID[10]~I .oe_async_reset = "none";
defparam \Instruction_ID[10]~I .oe_power_up = "low";
defparam \Instruction_ID[10]~I .oe_register_mode = "none";
defparam \Instruction_ID[10]~I .oe_sync_reset = "none";
defparam \Instruction_ID[10]~I .operation_mode = "output";
defparam \Instruction_ID[10]~I .output_async_reset = "none";
defparam \Instruction_ID[10]~I .output_power_up = "low";
defparam \Instruction_ID[10]~I .output_register_mode = "none";
defparam \Instruction_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[11]));
// synopsys translate_off
defparam \Instruction_ID[11]~I .input_async_reset = "none";
defparam \Instruction_ID[11]~I .input_power_up = "low";
defparam \Instruction_ID[11]~I .input_register_mode = "none";
defparam \Instruction_ID[11]~I .input_sync_reset = "none";
defparam \Instruction_ID[11]~I .oe_async_reset = "none";
defparam \Instruction_ID[11]~I .oe_power_up = "low";
defparam \Instruction_ID[11]~I .oe_register_mode = "none";
defparam \Instruction_ID[11]~I .oe_sync_reset = "none";
defparam \Instruction_ID[11]~I .operation_mode = "output";
defparam \Instruction_ID[11]~I .output_async_reset = "none";
defparam \Instruction_ID[11]~I .output_power_up = "low";
defparam \Instruction_ID[11]~I .output_register_mode = "none";
defparam \Instruction_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[12]));
// synopsys translate_off
defparam \Instruction_ID[12]~I .input_async_reset = "none";
defparam \Instruction_ID[12]~I .input_power_up = "low";
defparam \Instruction_ID[12]~I .input_register_mode = "none";
defparam \Instruction_ID[12]~I .input_sync_reset = "none";
defparam \Instruction_ID[12]~I .oe_async_reset = "none";
defparam \Instruction_ID[12]~I .oe_power_up = "low";
defparam \Instruction_ID[12]~I .oe_register_mode = "none";
defparam \Instruction_ID[12]~I .oe_sync_reset = "none";
defparam \Instruction_ID[12]~I .operation_mode = "output";
defparam \Instruction_ID[12]~I .output_async_reset = "none";
defparam \Instruction_ID[12]~I .output_power_up = "low";
defparam \Instruction_ID[12]~I .output_register_mode = "none";
defparam \Instruction_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[13]));
// synopsys translate_off
defparam \Instruction_ID[13]~I .input_async_reset = "none";
defparam \Instruction_ID[13]~I .input_power_up = "low";
defparam \Instruction_ID[13]~I .input_register_mode = "none";
defparam \Instruction_ID[13]~I .input_sync_reset = "none";
defparam \Instruction_ID[13]~I .oe_async_reset = "none";
defparam \Instruction_ID[13]~I .oe_power_up = "low";
defparam \Instruction_ID[13]~I .oe_register_mode = "none";
defparam \Instruction_ID[13]~I .oe_sync_reset = "none";
defparam \Instruction_ID[13]~I .operation_mode = "output";
defparam \Instruction_ID[13]~I .output_async_reset = "none";
defparam \Instruction_ID[13]~I .output_power_up = "low";
defparam \Instruction_ID[13]~I .output_register_mode = "none";
defparam \Instruction_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[14]));
// synopsys translate_off
defparam \Instruction_ID[14]~I .input_async_reset = "none";
defparam \Instruction_ID[14]~I .input_power_up = "low";
defparam \Instruction_ID[14]~I .input_register_mode = "none";
defparam \Instruction_ID[14]~I .input_sync_reset = "none";
defparam \Instruction_ID[14]~I .oe_async_reset = "none";
defparam \Instruction_ID[14]~I .oe_power_up = "low";
defparam \Instruction_ID[14]~I .oe_register_mode = "none";
defparam \Instruction_ID[14]~I .oe_sync_reset = "none";
defparam \Instruction_ID[14]~I .operation_mode = "output";
defparam \Instruction_ID[14]~I .output_async_reset = "none";
defparam \Instruction_ID[14]~I .output_power_up = "low";
defparam \Instruction_ID[14]~I .output_register_mode = "none";
defparam \Instruction_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[15]));
// synopsys translate_off
defparam \Instruction_ID[15]~I .input_async_reset = "none";
defparam \Instruction_ID[15]~I .input_power_up = "low";
defparam \Instruction_ID[15]~I .input_register_mode = "none";
defparam \Instruction_ID[15]~I .input_sync_reset = "none";
defparam \Instruction_ID[15]~I .oe_async_reset = "none";
defparam \Instruction_ID[15]~I .oe_power_up = "low";
defparam \Instruction_ID[15]~I .oe_register_mode = "none";
defparam \Instruction_ID[15]~I .oe_sync_reset = "none";
defparam \Instruction_ID[15]~I .operation_mode = "output";
defparam \Instruction_ID[15]~I .output_async_reset = "none";
defparam \Instruction_ID[15]~I .output_power_up = "low";
defparam \Instruction_ID[15]~I .output_register_mode = "none";
defparam \Instruction_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[16]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[16]));
// synopsys translate_off
defparam \Instruction_ID[16]~I .input_async_reset = "none";
defparam \Instruction_ID[16]~I .input_power_up = "low";
defparam \Instruction_ID[16]~I .input_register_mode = "none";
defparam \Instruction_ID[16]~I .input_sync_reset = "none";
defparam \Instruction_ID[16]~I .oe_async_reset = "none";
defparam \Instruction_ID[16]~I .oe_power_up = "low";
defparam \Instruction_ID[16]~I .oe_register_mode = "none";
defparam \Instruction_ID[16]~I .oe_sync_reset = "none";
defparam \Instruction_ID[16]~I .operation_mode = "output";
defparam \Instruction_ID[16]~I .output_async_reset = "none";
defparam \Instruction_ID[16]~I .output_power_up = "low";
defparam \Instruction_ID[16]~I .output_register_mode = "none";
defparam \Instruction_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[17]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[17]));
// synopsys translate_off
defparam \Instruction_ID[17]~I .input_async_reset = "none";
defparam \Instruction_ID[17]~I .input_power_up = "low";
defparam \Instruction_ID[17]~I .input_register_mode = "none";
defparam \Instruction_ID[17]~I .input_sync_reset = "none";
defparam \Instruction_ID[17]~I .oe_async_reset = "none";
defparam \Instruction_ID[17]~I .oe_power_up = "low";
defparam \Instruction_ID[17]~I .oe_register_mode = "none";
defparam \Instruction_ID[17]~I .oe_sync_reset = "none";
defparam \Instruction_ID[17]~I .operation_mode = "output";
defparam \Instruction_ID[17]~I .output_async_reset = "none";
defparam \Instruction_ID[17]~I .output_power_up = "low";
defparam \Instruction_ID[17]~I .output_register_mode = "none";
defparam \Instruction_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[18]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[18]));
// synopsys translate_off
defparam \Instruction_ID[18]~I .input_async_reset = "none";
defparam \Instruction_ID[18]~I .input_power_up = "low";
defparam \Instruction_ID[18]~I .input_register_mode = "none";
defparam \Instruction_ID[18]~I .input_sync_reset = "none";
defparam \Instruction_ID[18]~I .oe_async_reset = "none";
defparam \Instruction_ID[18]~I .oe_power_up = "low";
defparam \Instruction_ID[18]~I .oe_register_mode = "none";
defparam \Instruction_ID[18]~I .oe_sync_reset = "none";
defparam \Instruction_ID[18]~I .operation_mode = "output";
defparam \Instruction_ID[18]~I .output_async_reset = "none";
defparam \Instruction_ID[18]~I .output_power_up = "low";
defparam \Instruction_ID[18]~I .output_register_mode = "none";
defparam \Instruction_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[19]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[19]));
// synopsys translate_off
defparam \Instruction_ID[19]~I .input_async_reset = "none";
defparam \Instruction_ID[19]~I .input_power_up = "low";
defparam \Instruction_ID[19]~I .input_register_mode = "none";
defparam \Instruction_ID[19]~I .input_sync_reset = "none";
defparam \Instruction_ID[19]~I .oe_async_reset = "none";
defparam \Instruction_ID[19]~I .oe_power_up = "low";
defparam \Instruction_ID[19]~I .oe_register_mode = "none";
defparam \Instruction_ID[19]~I .oe_sync_reset = "none";
defparam \Instruction_ID[19]~I .operation_mode = "output";
defparam \Instruction_ID[19]~I .output_async_reset = "none";
defparam \Instruction_ID[19]~I .output_power_up = "low";
defparam \Instruction_ID[19]~I .output_register_mode = "none";
defparam \Instruction_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[20]));
// synopsys translate_off
defparam \Instruction_ID[20]~I .input_async_reset = "none";
defparam \Instruction_ID[20]~I .input_power_up = "low";
defparam \Instruction_ID[20]~I .input_register_mode = "none";
defparam \Instruction_ID[20]~I .input_sync_reset = "none";
defparam \Instruction_ID[20]~I .oe_async_reset = "none";
defparam \Instruction_ID[20]~I .oe_power_up = "low";
defparam \Instruction_ID[20]~I .oe_register_mode = "none";
defparam \Instruction_ID[20]~I .oe_sync_reset = "none";
defparam \Instruction_ID[20]~I .operation_mode = "output";
defparam \Instruction_ID[20]~I .output_async_reset = "none";
defparam \Instruction_ID[20]~I .output_power_up = "low";
defparam \Instruction_ID[20]~I .output_register_mode = "none";
defparam \Instruction_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[21]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[21]));
// synopsys translate_off
defparam \Instruction_ID[21]~I .input_async_reset = "none";
defparam \Instruction_ID[21]~I .input_power_up = "low";
defparam \Instruction_ID[21]~I .input_register_mode = "none";
defparam \Instruction_ID[21]~I .input_sync_reset = "none";
defparam \Instruction_ID[21]~I .oe_async_reset = "none";
defparam \Instruction_ID[21]~I .oe_power_up = "low";
defparam \Instruction_ID[21]~I .oe_register_mode = "none";
defparam \Instruction_ID[21]~I .oe_sync_reset = "none";
defparam \Instruction_ID[21]~I .operation_mode = "output";
defparam \Instruction_ID[21]~I .output_async_reset = "none";
defparam \Instruction_ID[21]~I .output_power_up = "low";
defparam \Instruction_ID[21]~I .output_register_mode = "none";
defparam \Instruction_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[22]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[22]));
// synopsys translate_off
defparam \Instruction_ID[22]~I .input_async_reset = "none";
defparam \Instruction_ID[22]~I .input_power_up = "low";
defparam \Instruction_ID[22]~I .input_register_mode = "none";
defparam \Instruction_ID[22]~I .input_sync_reset = "none";
defparam \Instruction_ID[22]~I .oe_async_reset = "none";
defparam \Instruction_ID[22]~I .oe_power_up = "low";
defparam \Instruction_ID[22]~I .oe_register_mode = "none";
defparam \Instruction_ID[22]~I .oe_sync_reset = "none";
defparam \Instruction_ID[22]~I .operation_mode = "output";
defparam \Instruction_ID[22]~I .output_async_reset = "none";
defparam \Instruction_ID[22]~I .output_power_up = "low";
defparam \Instruction_ID[22]~I .output_register_mode = "none";
defparam \Instruction_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[23]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[23]));
// synopsys translate_off
defparam \Instruction_ID[23]~I .input_async_reset = "none";
defparam \Instruction_ID[23]~I .input_power_up = "low";
defparam \Instruction_ID[23]~I .input_register_mode = "none";
defparam \Instruction_ID[23]~I .input_sync_reset = "none";
defparam \Instruction_ID[23]~I .oe_async_reset = "none";
defparam \Instruction_ID[23]~I .oe_power_up = "low";
defparam \Instruction_ID[23]~I .oe_register_mode = "none";
defparam \Instruction_ID[23]~I .oe_sync_reset = "none";
defparam \Instruction_ID[23]~I .operation_mode = "output";
defparam \Instruction_ID[23]~I .output_async_reset = "none";
defparam \Instruction_ID[23]~I .output_power_up = "low";
defparam \Instruction_ID[23]~I .output_register_mode = "none";
defparam \Instruction_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[24]));
// synopsys translate_off
defparam \Instruction_ID[24]~I .input_async_reset = "none";
defparam \Instruction_ID[24]~I .input_power_up = "low";
defparam \Instruction_ID[24]~I .input_register_mode = "none";
defparam \Instruction_ID[24]~I .input_sync_reset = "none";
defparam \Instruction_ID[24]~I .oe_async_reset = "none";
defparam \Instruction_ID[24]~I .oe_power_up = "low";
defparam \Instruction_ID[24]~I .oe_register_mode = "none";
defparam \Instruction_ID[24]~I .oe_sync_reset = "none";
defparam \Instruction_ID[24]~I .operation_mode = "output";
defparam \Instruction_ID[24]~I .output_async_reset = "none";
defparam \Instruction_ID[24]~I .output_power_up = "low";
defparam \Instruction_ID[24]~I .output_register_mode = "none";
defparam \Instruction_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[25]));
// synopsys translate_off
defparam \Instruction_ID[25]~I .input_async_reset = "none";
defparam \Instruction_ID[25]~I .input_power_up = "low";
defparam \Instruction_ID[25]~I .input_register_mode = "none";
defparam \Instruction_ID[25]~I .input_sync_reset = "none";
defparam \Instruction_ID[25]~I .oe_async_reset = "none";
defparam \Instruction_ID[25]~I .oe_power_up = "low";
defparam \Instruction_ID[25]~I .oe_register_mode = "none";
defparam \Instruction_ID[25]~I .oe_sync_reset = "none";
defparam \Instruction_ID[25]~I .operation_mode = "output";
defparam \Instruction_ID[25]~I .output_async_reset = "none";
defparam \Instruction_ID[25]~I .output_power_up = "low";
defparam \Instruction_ID[25]~I .output_register_mode = "none";
defparam \Instruction_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[26]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[26]));
// synopsys translate_off
defparam \Instruction_ID[26]~I .input_async_reset = "none";
defparam \Instruction_ID[26]~I .input_power_up = "low";
defparam \Instruction_ID[26]~I .input_register_mode = "none";
defparam \Instruction_ID[26]~I .input_sync_reset = "none";
defparam \Instruction_ID[26]~I .oe_async_reset = "none";
defparam \Instruction_ID[26]~I .oe_power_up = "low";
defparam \Instruction_ID[26]~I .oe_register_mode = "none";
defparam \Instruction_ID[26]~I .oe_sync_reset = "none";
defparam \Instruction_ID[26]~I .operation_mode = "output";
defparam \Instruction_ID[26]~I .output_async_reset = "none";
defparam \Instruction_ID[26]~I .output_power_up = "low";
defparam \Instruction_ID[26]~I .output_register_mode = "none";
defparam \Instruction_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[27]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[27]));
// synopsys translate_off
defparam \Instruction_ID[27]~I .input_async_reset = "none";
defparam \Instruction_ID[27]~I .input_power_up = "low";
defparam \Instruction_ID[27]~I .input_register_mode = "none";
defparam \Instruction_ID[27]~I .input_sync_reset = "none";
defparam \Instruction_ID[27]~I .oe_async_reset = "none";
defparam \Instruction_ID[27]~I .oe_power_up = "low";
defparam \Instruction_ID[27]~I .oe_register_mode = "none";
defparam \Instruction_ID[27]~I .oe_sync_reset = "none";
defparam \Instruction_ID[27]~I .operation_mode = "output";
defparam \Instruction_ID[27]~I .output_async_reset = "none";
defparam \Instruction_ID[27]~I .output_power_up = "low";
defparam \Instruction_ID[27]~I .output_register_mode = "none";
defparam \Instruction_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[28]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[28]));
// synopsys translate_off
defparam \Instruction_ID[28]~I .input_async_reset = "none";
defparam \Instruction_ID[28]~I .input_power_up = "low";
defparam \Instruction_ID[28]~I .input_register_mode = "none";
defparam \Instruction_ID[28]~I .input_sync_reset = "none";
defparam \Instruction_ID[28]~I .oe_async_reset = "none";
defparam \Instruction_ID[28]~I .oe_power_up = "low";
defparam \Instruction_ID[28]~I .oe_register_mode = "none";
defparam \Instruction_ID[28]~I .oe_sync_reset = "none";
defparam \Instruction_ID[28]~I .operation_mode = "output";
defparam \Instruction_ID[28]~I .output_async_reset = "none";
defparam \Instruction_ID[28]~I .output_power_up = "low";
defparam \Instruction_ID[28]~I .output_register_mode = "none";
defparam \Instruction_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[29]));
// synopsys translate_off
defparam \Instruction_ID[29]~I .input_async_reset = "none";
defparam \Instruction_ID[29]~I .input_power_up = "low";
defparam \Instruction_ID[29]~I .input_register_mode = "none";
defparam \Instruction_ID[29]~I .input_sync_reset = "none";
defparam \Instruction_ID[29]~I .oe_async_reset = "none";
defparam \Instruction_ID[29]~I .oe_power_up = "low";
defparam \Instruction_ID[29]~I .oe_register_mode = "none";
defparam \Instruction_ID[29]~I .oe_sync_reset = "none";
defparam \Instruction_ID[29]~I .operation_mode = "output";
defparam \Instruction_ID[29]~I .output_async_reset = "none";
defparam \Instruction_ID[29]~I .output_power_up = "low";
defparam \Instruction_ID[29]~I .output_register_mode = "none";
defparam \Instruction_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[30]));
// synopsys translate_off
defparam \Instruction_ID[30]~I .input_async_reset = "none";
defparam \Instruction_ID[30]~I .input_power_up = "low";
defparam \Instruction_ID[30]~I .input_register_mode = "none";
defparam \Instruction_ID[30]~I .input_sync_reset = "none";
defparam \Instruction_ID[30]~I .oe_async_reset = "none";
defparam \Instruction_ID[30]~I .oe_power_up = "low";
defparam \Instruction_ID[30]~I .oe_register_mode = "none";
defparam \Instruction_ID[30]~I .oe_sync_reset = "none";
defparam \Instruction_ID[30]~I .operation_mode = "output";
defparam \Instruction_ID[30]~I .output_async_reset = "none";
defparam \Instruction_ID[30]~I .output_power_up = "low";
defparam \Instruction_ID[30]~I .output_register_mode = "none";
defparam \Instruction_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Instruction_ID[31]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instruction_ID[31]));
// synopsys translate_off
defparam \Instruction_ID[31]~I .input_async_reset = "none";
defparam \Instruction_ID[31]~I .input_power_up = "low";
defparam \Instruction_ID[31]~I .input_register_mode = "none";
defparam \Instruction_ID[31]~I .input_sync_reset = "none";
defparam \Instruction_ID[31]~I .oe_async_reset = "none";
defparam \Instruction_ID[31]~I .oe_power_up = "low";
defparam \Instruction_ID[31]~I .oe_register_mode = "none";
defparam \Instruction_ID[31]~I .oe_sync_reset = "none";
defparam \Instruction_ID[31]~I .operation_mode = "output";
defparam \Instruction_ID[31]~I .output_async_reset = "none";
defparam \Instruction_ID[31]~I .output_power_up = "low";
defparam \Instruction_ID[31]~I .output_register_mode = "none";
defparam \Instruction_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[0]));
// synopsys translate_off
defparam \Read_Address_1_ID[0]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[0]~I .input_power_up = "low";
defparam \Read_Address_1_ID[0]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[0]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[0]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[0]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[0]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[0]~I .operation_mode = "output";
defparam \Read_Address_1_ID[0]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[0]~I .output_power_up = "low";
defparam \Read_Address_1_ID[0]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[1]));
// synopsys translate_off
defparam \Read_Address_1_ID[1]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[1]~I .input_power_up = "low";
defparam \Read_Address_1_ID[1]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[1]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[1]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[1]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[1]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[1]~I .operation_mode = "output";
defparam \Read_Address_1_ID[1]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[1]~I .output_power_up = "low";
defparam \Read_Address_1_ID[1]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[2]));
// synopsys translate_off
defparam \Read_Address_1_ID[2]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[2]~I .input_power_up = "low";
defparam \Read_Address_1_ID[2]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[2]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[2]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[2]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[2]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[2]~I .operation_mode = "output";
defparam \Read_Address_1_ID[2]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[2]~I .output_power_up = "low";
defparam \Read_Address_1_ID[2]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[3]));
// synopsys translate_off
defparam \Read_Address_1_ID[3]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[3]~I .input_power_up = "low";
defparam \Read_Address_1_ID[3]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[3]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[3]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[3]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[3]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[3]~I .operation_mode = "output";
defparam \Read_Address_1_ID[3]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[3]~I .output_power_up = "low";
defparam \Read_Address_1_ID[3]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_1_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_1_ID[4]));
// synopsys translate_off
defparam \Read_Address_1_ID[4]~I .input_async_reset = "none";
defparam \Read_Address_1_ID[4]~I .input_power_up = "low";
defparam \Read_Address_1_ID[4]~I .input_register_mode = "none";
defparam \Read_Address_1_ID[4]~I .input_sync_reset = "none";
defparam \Read_Address_1_ID[4]~I .oe_async_reset = "none";
defparam \Read_Address_1_ID[4]~I .oe_power_up = "low";
defparam \Read_Address_1_ID[4]~I .oe_register_mode = "none";
defparam \Read_Address_1_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Address_1_ID[4]~I .operation_mode = "output";
defparam \Read_Address_1_ID[4]~I .output_async_reset = "none";
defparam \Read_Address_1_ID[4]~I .output_power_up = "low";
defparam \Read_Address_1_ID[4]~I .output_register_mode = "none";
defparam \Read_Address_1_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[0]));
// synopsys translate_off
defparam \Read_Address_2_ID[0]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[0]~I .input_power_up = "low";
defparam \Read_Address_2_ID[0]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[0]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[0]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[0]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[0]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[0]~I .operation_mode = "output";
defparam \Read_Address_2_ID[0]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[0]~I .output_power_up = "low";
defparam \Read_Address_2_ID[0]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[1]));
// synopsys translate_off
defparam \Read_Address_2_ID[1]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[1]~I .input_power_up = "low";
defparam \Read_Address_2_ID[1]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[1]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[1]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[1]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[1]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[1]~I .operation_mode = "output";
defparam \Read_Address_2_ID[1]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[1]~I .output_power_up = "low";
defparam \Read_Address_2_ID[1]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[2]));
// synopsys translate_off
defparam \Read_Address_2_ID[2]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[2]~I .input_power_up = "low";
defparam \Read_Address_2_ID[2]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[2]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[2]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[2]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[2]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[2]~I .operation_mode = "output";
defparam \Read_Address_2_ID[2]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[2]~I .output_power_up = "low";
defparam \Read_Address_2_ID[2]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[3]));
// synopsys translate_off
defparam \Read_Address_2_ID[3]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[3]~I .input_power_up = "low";
defparam \Read_Address_2_ID[3]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[3]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[3]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[3]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[3]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[3]~I .operation_mode = "output";
defparam \Read_Address_2_ID[3]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[3]~I .output_power_up = "low";
defparam \Read_Address_2_ID[3]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Address_2_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Address_2_ID[4]));
// synopsys translate_off
defparam \Read_Address_2_ID[4]~I .input_async_reset = "none";
defparam \Read_Address_2_ID[4]~I .input_power_up = "low";
defparam \Read_Address_2_ID[4]~I .input_register_mode = "none";
defparam \Read_Address_2_ID[4]~I .input_sync_reset = "none";
defparam \Read_Address_2_ID[4]~I .oe_async_reset = "none";
defparam \Read_Address_2_ID[4]~I .oe_power_up = "low";
defparam \Read_Address_2_ID[4]~I .oe_register_mode = "none";
defparam \Read_Address_2_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Address_2_ID[4]~I .operation_mode = "output";
defparam \Read_Address_2_ID[4]~I .output_async_reset = "none";
defparam \Read_Address_2_ID[4]~I .output_power_up = "low";
defparam \Read_Address_2_ID[4]~I .output_register_mode = "none";
defparam \Read_Address_2_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[0]~I (
	.datain(\ID_Registers|Read_Data_1_ID[0]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[0]));
// synopsys translate_off
defparam \Read_Data_1_ID[0]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[0]~I .input_power_up = "low";
defparam \Read_Data_1_ID[0]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[0]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[0]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[0]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[0]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[0]~I .operation_mode = "output";
defparam \Read_Data_1_ID[0]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[0]~I .output_power_up = "low";
defparam \Read_Data_1_ID[0]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[1]~I (
	.datain(\ID_Registers|Read_Data_1_ID[1]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[1]));
// synopsys translate_off
defparam \Read_Data_1_ID[1]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[1]~I .input_power_up = "low";
defparam \Read_Data_1_ID[1]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[1]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[1]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[1]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[1]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[1]~I .operation_mode = "output";
defparam \Read_Data_1_ID[1]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[1]~I .output_power_up = "low";
defparam \Read_Data_1_ID[1]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[2]~I (
	.datain(\ID_Registers|Read_Data_1_ID[2]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[2]));
// synopsys translate_off
defparam \Read_Data_1_ID[2]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[2]~I .input_power_up = "low";
defparam \Read_Data_1_ID[2]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[2]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[2]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[2]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[2]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[2]~I .operation_mode = "output";
defparam \Read_Data_1_ID[2]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[2]~I .output_power_up = "low";
defparam \Read_Data_1_ID[2]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[3]~I (
	.datain(\ID_Registers|Read_Data_1_ID[3]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[3]));
// synopsys translate_off
defparam \Read_Data_1_ID[3]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[3]~I .input_power_up = "low";
defparam \Read_Data_1_ID[3]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[3]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[3]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[3]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[3]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[3]~I .operation_mode = "output";
defparam \Read_Data_1_ID[3]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[3]~I .output_power_up = "low";
defparam \Read_Data_1_ID[3]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[4]~I (
	.datain(\ID_Registers|Read_Data_1_ID[4]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[4]));
// synopsys translate_off
defparam \Read_Data_1_ID[4]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[4]~I .input_power_up = "low";
defparam \Read_Data_1_ID[4]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[4]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[4]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[4]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[4]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[4]~I .operation_mode = "output";
defparam \Read_Data_1_ID[4]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[4]~I .output_power_up = "low";
defparam \Read_Data_1_ID[4]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[5]~I (
	.datain(\ID_Registers|Read_Data_1_ID[5]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[5]));
// synopsys translate_off
defparam \Read_Data_1_ID[5]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[5]~I .input_power_up = "low";
defparam \Read_Data_1_ID[5]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[5]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[5]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[5]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[5]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[5]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[5]~I .operation_mode = "output";
defparam \Read_Data_1_ID[5]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[5]~I .output_power_up = "low";
defparam \Read_Data_1_ID[5]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[6]~I (
	.datain(\ID_Registers|Read_Data_1_ID[6]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[6]));
// synopsys translate_off
defparam \Read_Data_1_ID[6]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[6]~I .input_power_up = "low";
defparam \Read_Data_1_ID[6]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[6]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[6]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[6]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[6]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[6]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[6]~I .operation_mode = "output";
defparam \Read_Data_1_ID[6]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[6]~I .output_power_up = "low";
defparam \Read_Data_1_ID[6]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[7]~I (
	.datain(\ID_Registers|Read_Data_1_ID[7]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[7]));
// synopsys translate_off
defparam \Read_Data_1_ID[7]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[7]~I .input_power_up = "low";
defparam \Read_Data_1_ID[7]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[7]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[7]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[7]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[7]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[7]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[7]~I .operation_mode = "output";
defparam \Read_Data_1_ID[7]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[7]~I .output_power_up = "low";
defparam \Read_Data_1_ID[7]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[8]~I (
	.datain(\ID_Registers|Read_Data_1_ID[8]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[8]));
// synopsys translate_off
defparam \Read_Data_1_ID[8]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[8]~I .input_power_up = "low";
defparam \Read_Data_1_ID[8]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[8]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[8]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[8]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[8]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[8]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[8]~I .operation_mode = "output";
defparam \Read_Data_1_ID[8]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[8]~I .output_power_up = "low";
defparam \Read_Data_1_ID[8]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[9]~I (
	.datain(\ID_Registers|Read_Data_1_ID[9]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[9]));
// synopsys translate_off
defparam \Read_Data_1_ID[9]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[9]~I .input_power_up = "low";
defparam \Read_Data_1_ID[9]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[9]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[9]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[9]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[9]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[9]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[9]~I .operation_mode = "output";
defparam \Read_Data_1_ID[9]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[9]~I .output_power_up = "low";
defparam \Read_Data_1_ID[9]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[10]~I (
	.datain(\ID_Registers|Read_Data_1_ID[10]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[10]));
// synopsys translate_off
defparam \Read_Data_1_ID[10]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[10]~I .input_power_up = "low";
defparam \Read_Data_1_ID[10]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[10]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[10]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[10]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[10]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[10]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[10]~I .operation_mode = "output";
defparam \Read_Data_1_ID[10]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[10]~I .output_power_up = "low";
defparam \Read_Data_1_ID[10]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[11]~I (
	.datain(\ID_Registers|Read_Data_1_ID[11]~71_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[11]));
// synopsys translate_off
defparam \Read_Data_1_ID[11]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[11]~I .input_power_up = "low";
defparam \Read_Data_1_ID[11]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[11]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[11]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[11]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[11]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[11]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[11]~I .operation_mode = "output";
defparam \Read_Data_1_ID[11]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[11]~I .output_power_up = "low";
defparam \Read_Data_1_ID[11]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[12]~I (
	.datain(\ID_Registers|Read_Data_1_ID[12]~77_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[12]));
// synopsys translate_off
defparam \Read_Data_1_ID[12]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[12]~I .input_power_up = "low";
defparam \Read_Data_1_ID[12]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[12]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[12]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[12]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[12]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[12]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[12]~I .operation_mode = "output";
defparam \Read_Data_1_ID[12]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[12]~I .output_power_up = "low";
defparam \Read_Data_1_ID[12]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[13]~I (
	.datain(\ID_Registers|Read_Data_1_ID[13]~83_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[13]));
// synopsys translate_off
defparam \Read_Data_1_ID[13]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[13]~I .input_power_up = "low";
defparam \Read_Data_1_ID[13]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[13]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[13]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[13]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[13]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[13]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[13]~I .operation_mode = "output";
defparam \Read_Data_1_ID[13]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[13]~I .output_power_up = "low";
defparam \Read_Data_1_ID[13]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[14]~I (
	.datain(\ID_Registers|Read_Data_1_ID[14]~89_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[14]));
// synopsys translate_off
defparam \Read_Data_1_ID[14]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[14]~I .input_power_up = "low";
defparam \Read_Data_1_ID[14]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[14]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[14]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[14]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[14]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[14]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[14]~I .operation_mode = "output";
defparam \Read_Data_1_ID[14]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[14]~I .output_power_up = "low";
defparam \Read_Data_1_ID[14]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[15]~I (
	.datain(\ID_Registers|Read_Data_1_ID[15]~95_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[15]));
// synopsys translate_off
defparam \Read_Data_1_ID[15]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[15]~I .input_power_up = "low";
defparam \Read_Data_1_ID[15]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[15]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[15]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[15]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[15]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[15]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[15]~I .operation_mode = "output";
defparam \Read_Data_1_ID[15]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[15]~I .output_power_up = "low";
defparam \Read_Data_1_ID[15]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[16]~I (
	.datain(\ID_Registers|Read_Data_1_ID[16]~101_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[16]));
// synopsys translate_off
defparam \Read_Data_1_ID[16]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[16]~I .input_power_up = "low";
defparam \Read_Data_1_ID[16]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[16]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[16]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[16]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[16]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[16]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[16]~I .operation_mode = "output";
defparam \Read_Data_1_ID[16]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[16]~I .output_power_up = "low";
defparam \Read_Data_1_ID[16]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[17]~I (
	.datain(\ID_Registers|Read_Data_1_ID[17]~107_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[17]));
// synopsys translate_off
defparam \Read_Data_1_ID[17]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[17]~I .input_power_up = "low";
defparam \Read_Data_1_ID[17]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[17]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[17]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[17]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[17]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[17]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[17]~I .operation_mode = "output";
defparam \Read_Data_1_ID[17]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[17]~I .output_power_up = "low";
defparam \Read_Data_1_ID[17]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[18]~I (
	.datain(\ID_Registers|Read_Data_1_ID[18]~113_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[18]));
// synopsys translate_off
defparam \Read_Data_1_ID[18]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[18]~I .input_power_up = "low";
defparam \Read_Data_1_ID[18]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[18]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[18]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[18]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[18]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[18]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[18]~I .operation_mode = "output";
defparam \Read_Data_1_ID[18]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[18]~I .output_power_up = "low";
defparam \Read_Data_1_ID[18]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[19]~I (
	.datain(\ID_Registers|Read_Data_1_ID[19]~119_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[19]));
// synopsys translate_off
defparam \Read_Data_1_ID[19]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[19]~I .input_power_up = "low";
defparam \Read_Data_1_ID[19]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[19]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[19]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[19]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[19]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[19]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[19]~I .operation_mode = "output";
defparam \Read_Data_1_ID[19]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[19]~I .output_power_up = "low";
defparam \Read_Data_1_ID[19]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[20]~I (
	.datain(\ID_Registers|Read_Data_1_ID[20]~125_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[20]));
// synopsys translate_off
defparam \Read_Data_1_ID[20]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[20]~I .input_power_up = "low";
defparam \Read_Data_1_ID[20]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[20]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[20]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[20]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[20]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[20]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[20]~I .operation_mode = "output";
defparam \Read_Data_1_ID[20]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[20]~I .output_power_up = "low";
defparam \Read_Data_1_ID[20]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[21]~I (
	.datain(\ID_Registers|Read_Data_1_ID[21]~131_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[21]));
// synopsys translate_off
defparam \Read_Data_1_ID[21]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[21]~I .input_power_up = "low";
defparam \Read_Data_1_ID[21]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[21]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[21]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[21]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[21]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[21]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[21]~I .operation_mode = "output";
defparam \Read_Data_1_ID[21]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[21]~I .output_power_up = "low";
defparam \Read_Data_1_ID[21]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[22]~I (
	.datain(\ID_Registers|Read_Data_1_ID[22]~137_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[22]));
// synopsys translate_off
defparam \Read_Data_1_ID[22]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[22]~I .input_power_up = "low";
defparam \Read_Data_1_ID[22]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[22]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[22]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[22]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[22]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[22]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[22]~I .operation_mode = "output";
defparam \Read_Data_1_ID[22]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[22]~I .output_power_up = "low";
defparam \Read_Data_1_ID[22]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[23]~I (
	.datain(\ID_Registers|Read_Data_1_ID[23]~143_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[23]));
// synopsys translate_off
defparam \Read_Data_1_ID[23]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[23]~I .input_power_up = "low";
defparam \Read_Data_1_ID[23]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[23]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[23]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[23]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[23]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[23]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[23]~I .operation_mode = "output";
defparam \Read_Data_1_ID[23]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[23]~I .output_power_up = "low";
defparam \Read_Data_1_ID[23]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[24]~I (
	.datain(\ID_Registers|Read_Data_1_ID[24]~149_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[24]));
// synopsys translate_off
defparam \Read_Data_1_ID[24]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[24]~I .input_power_up = "low";
defparam \Read_Data_1_ID[24]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[24]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[24]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[24]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[24]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[24]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[24]~I .operation_mode = "output";
defparam \Read_Data_1_ID[24]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[24]~I .output_power_up = "low";
defparam \Read_Data_1_ID[24]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[25]~I (
	.datain(\ID_Registers|Read_Data_1_ID[25]~155_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[25]));
// synopsys translate_off
defparam \Read_Data_1_ID[25]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[25]~I .input_power_up = "low";
defparam \Read_Data_1_ID[25]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[25]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[25]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[25]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[25]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[25]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[25]~I .operation_mode = "output";
defparam \Read_Data_1_ID[25]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[25]~I .output_power_up = "low";
defparam \Read_Data_1_ID[25]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[26]~I (
	.datain(\ID_Registers|Read_Data_1_ID[26]~161_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[26]));
// synopsys translate_off
defparam \Read_Data_1_ID[26]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[26]~I .input_power_up = "low";
defparam \Read_Data_1_ID[26]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[26]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[26]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[26]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[26]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[26]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[26]~I .operation_mode = "output";
defparam \Read_Data_1_ID[26]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[26]~I .output_power_up = "low";
defparam \Read_Data_1_ID[26]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[27]~I (
	.datain(\ID_Registers|Read_Data_1_ID[27]~167_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[27]));
// synopsys translate_off
defparam \Read_Data_1_ID[27]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[27]~I .input_power_up = "low";
defparam \Read_Data_1_ID[27]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[27]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[27]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[27]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[27]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[27]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[27]~I .operation_mode = "output";
defparam \Read_Data_1_ID[27]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[27]~I .output_power_up = "low";
defparam \Read_Data_1_ID[27]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[28]~I (
	.datain(\ID_Registers|Read_Data_1_ID[28]~173_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[28]));
// synopsys translate_off
defparam \Read_Data_1_ID[28]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[28]~I .input_power_up = "low";
defparam \Read_Data_1_ID[28]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[28]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[28]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[28]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[28]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[28]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[28]~I .operation_mode = "output";
defparam \Read_Data_1_ID[28]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[28]~I .output_power_up = "low";
defparam \Read_Data_1_ID[28]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[29]~I (
	.datain(\ID_Registers|Read_Data_1_ID[29]~179_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[29]));
// synopsys translate_off
defparam \Read_Data_1_ID[29]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[29]~I .input_power_up = "low";
defparam \Read_Data_1_ID[29]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[29]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[29]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[29]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[29]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[29]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[29]~I .operation_mode = "output";
defparam \Read_Data_1_ID[29]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[29]~I .output_power_up = "low";
defparam \Read_Data_1_ID[29]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[30]~I (
	.datain(\ID_Registers|Read_Data_1_ID[30]~185_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[30]));
// synopsys translate_off
defparam \Read_Data_1_ID[30]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[30]~I .input_power_up = "low";
defparam \Read_Data_1_ID[30]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[30]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[30]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[30]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[30]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[30]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[30]~I .operation_mode = "output";
defparam \Read_Data_1_ID[30]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[30]~I .output_power_up = "low";
defparam \Read_Data_1_ID[30]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_1_ID[31]~I (
	.datain(\ID_Registers|Read_Data_1_ID[31]~191_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_1_ID[31]));
// synopsys translate_off
defparam \Read_Data_1_ID[31]~I .input_async_reset = "none";
defparam \Read_Data_1_ID[31]~I .input_power_up = "low";
defparam \Read_Data_1_ID[31]~I .input_register_mode = "none";
defparam \Read_Data_1_ID[31]~I .input_sync_reset = "none";
defparam \Read_Data_1_ID[31]~I .oe_async_reset = "none";
defparam \Read_Data_1_ID[31]~I .oe_power_up = "low";
defparam \Read_Data_1_ID[31]~I .oe_register_mode = "none";
defparam \Read_Data_1_ID[31]~I .oe_sync_reset = "none";
defparam \Read_Data_1_ID[31]~I .operation_mode = "output";
defparam \Read_Data_1_ID[31]~I .output_async_reset = "none";
defparam \Read_Data_1_ID[31]~I .output_power_up = "low";
defparam \Read_Data_1_ID[31]~I .output_register_mode = "none";
defparam \Read_Data_1_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[0]~I (
	.datain(\ID_Registers|Read_Data_2_ID[0]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[0]));
// synopsys translate_off
defparam \Read_Data_2_ID[0]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[0]~I .input_power_up = "low";
defparam \Read_Data_2_ID[0]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[0]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[0]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[0]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[0]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[0]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[0]~I .operation_mode = "output";
defparam \Read_Data_2_ID[0]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[0]~I .output_power_up = "low";
defparam \Read_Data_2_ID[0]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[1]~I (
	.datain(\ID_Registers|Read_Data_2_ID[1]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[1]));
// synopsys translate_off
defparam \Read_Data_2_ID[1]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[1]~I .input_power_up = "low";
defparam \Read_Data_2_ID[1]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[1]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[1]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[1]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[1]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[1]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[1]~I .operation_mode = "output";
defparam \Read_Data_2_ID[1]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[1]~I .output_power_up = "low";
defparam \Read_Data_2_ID[1]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[2]~I (
	.datain(\ID_Registers|Read_Data_2_ID[2]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[2]));
// synopsys translate_off
defparam \Read_Data_2_ID[2]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[2]~I .input_power_up = "low";
defparam \Read_Data_2_ID[2]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[2]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[2]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[2]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[2]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[2]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[2]~I .operation_mode = "output";
defparam \Read_Data_2_ID[2]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[2]~I .output_power_up = "low";
defparam \Read_Data_2_ID[2]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[3]~I (
	.datain(\ID_Registers|Read_Data_2_ID[3]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[3]));
// synopsys translate_off
defparam \Read_Data_2_ID[3]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[3]~I .input_power_up = "low";
defparam \Read_Data_2_ID[3]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[3]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[3]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[3]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[3]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[3]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[3]~I .operation_mode = "output";
defparam \Read_Data_2_ID[3]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[3]~I .output_power_up = "low";
defparam \Read_Data_2_ID[3]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[4]~I (
	.datain(\ID_Registers|Read_Data_2_ID[4]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[4]));
// synopsys translate_off
defparam \Read_Data_2_ID[4]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[4]~I .input_power_up = "low";
defparam \Read_Data_2_ID[4]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[4]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[4]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[4]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[4]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[4]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[4]~I .operation_mode = "output";
defparam \Read_Data_2_ID[4]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[4]~I .output_power_up = "low";
defparam \Read_Data_2_ID[4]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[5]~I (
	.datain(\ID_Registers|Read_Data_2_ID[5]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[5]));
// synopsys translate_off
defparam \Read_Data_2_ID[5]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[5]~I .input_power_up = "low";
defparam \Read_Data_2_ID[5]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[5]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[5]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[5]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[5]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[5]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[5]~I .operation_mode = "output";
defparam \Read_Data_2_ID[5]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[5]~I .output_power_up = "low";
defparam \Read_Data_2_ID[5]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[6]~I (
	.datain(\ID_Registers|Read_Data_2_ID[6]~76_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[6]));
// synopsys translate_off
defparam \Read_Data_2_ID[6]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[6]~I .input_power_up = "low";
defparam \Read_Data_2_ID[6]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[6]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[6]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[6]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[6]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[6]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[6]~I .operation_mode = "output";
defparam \Read_Data_2_ID[6]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[6]~I .output_power_up = "low";
defparam \Read_Data_2_ID[6]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[7]~I (
	.datain(\ID_Registers|Read_Data_2_ID[7]~87_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[7]));
// synopsys translate_off
defparam \Read_Data_2_ID[7]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[7]~I .input_power_up = "low";
defparam \Read_Data_2_ID[7]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[7]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[7]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[7]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[7]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[7]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[7]~I .operation_mode = "output";
defparam \Read_Data_2_ID[7]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[7]~I .output_power_up = "low";
defparam \Read_Data_2_ID[7]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[8]~I (
	.datain(\ID_Registers|Read_Data_2_ID[8]~98_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[8]));
// synopsys translate_off
defparam \Read_Data_2_ID[8]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[8]~I .input_power_up = "low";
defparam \Read_Data_2_ID[8]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[8]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[8]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[8]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[8]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[8]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[8]~I .operation_mode = "output";
defparam \Read_Data_2_ID[8]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[8]~I .output_power_up = "low";
defparam \Read_Data_2_ID[8]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[9]~I (
	.datain(\ID_Registers|Read_Data_2_ID[9]~109_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[9]));
// synopsys translate_off
defparam \Read_Data_2_ID[9]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[9]~I .input_power_up = "low";
defparam \Read_Data_2_ID[9]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[9]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[9]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[9]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[9]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[9]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[9]~I .operation_mode = "output";
defparam \Read_Data_2_ID[9]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[9]~I .output_power_up = "low";
defparam \Read_Data_2_ID[9]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[10]~I (
	.datain(\ID_Registers|Read_Data_2_ID[10]~120_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[10]));
// synopsys translate_off
defparam \Read_Data_2_ID[10]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[10]~I .input_power_up = "low";
defparam \Read_Data_2_ID[10]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[10]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[10]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[10]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[10]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[10]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[10]~I .operation_mode = "output";
defparam \Read_Data_2_ID[10]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[10]~I .output_power_up = "low";
defparam \Read_Data_2_ID[10]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[11]~I (
	.datain(\ID_Registers|Read_Data_2_ID[11]~131_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[11]));
// synopsys translate_off
defparam \Read_Data_2_ID[11]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[11]~I .input_power_up = "low";
defparam \Read_Data_2_ID[11]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[11]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[11]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[11]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[11]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[11]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[11]~I .operation_mode = "output";
defparam \Read_Data_2_ID[11]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[11]~I .output_power_up = "low";
defparam \Read_Data_2_ID[11]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[12]~I (
	.datain(\ID_Registers|Read_Data_2_ID[12]~142_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[12]));
// synopsys translate_off
defparam \Read_Data_2_ID[12]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[12]~I .input_power_up = "low";
defparam \Read_Data_2_ID[12]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[12]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[12]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[12]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[12]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[12]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[12]~I .operation_mode = "output";
defparam \Read_Data_2_ID[12]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[12]~I .output_power_up = "low";
defparam \Read_Data_2_ID[12]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[13]~I (
	.datain(\ID_Registers|Read_Data_2_ID[13]~153_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[13]));
// synopsys translate_off
defparam \Read_Data_2_ID[13]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[13]~I .input_power_up = "low";
defparam \Read_Data_2_ID[13]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[13]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[13]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[13]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[13]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[13]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[13]~I .operation_mode = "output";
defparam \Read_Data_2_ID[13]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[13]~I .output_power_up = "low";
defparam \Read_Data_2_ID[13]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[14]~I (
	.datain(\ID_Registers|Read_Data_2_ID[14]~164_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[14]));
// synopsys translate_off
defparam \Read_Data_2_ID[14]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[14]~I .input_power_up = "low";
defparam \Read_Data_2_ID[14]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[14]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[14]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[14]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[14]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[14]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[14]~I .operation_mode = "output";
defparam \Read_Data_2_ID[14]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[14]~I .output_power_up = "low";
defparam \Read_Data_2_ID[14]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[15]~I (
	.datain(\ID_Registers|Read_Data_2_ID[15]~175_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[15]));
// synopsys translate_off
defparam \Read_Data_2_ID[15]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[15]~I .input_power_up = "low";
defparam \Read_Data_2_ID[15]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[15]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[15]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[15]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[15]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[15]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[15]~I .operation_mode = "output";
defparam \Read_Data_2_ID[15]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[15]~I .output_power_up = "low";
defparam \Read_Data_2_ID[15]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[16]~I (
	.datain(\ID_Registers|Read_Data_2_ID[16]~186_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[16]));
// synopsys translate_off
defparam \Read_Data_2_ID[16]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[16]~I .input_power_up = "low";
defparam \Read_Data_2_ID[16]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[16]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[16]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[16]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[16]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[16]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[16]~I .operation_mode = "output";
defparam \Read_Data_2_ID[16]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[16]~I .output_power_up = "low";
defparam \Read_Data_2_ID[16]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[17]~I (
	.datain(\ID_Registers|Read_Data_2_ID[17]~197_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[17]));
// synopsys translate_off
defparam \Read_Data_2_ID[17]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[17]~I .input_power_up = "low";
defparam \Read_Data_2_ID[17]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[17]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[17]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[17]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[17]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[17]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[17]~I .operation_mode = "output";
defparam \Read_Data_2_ID[17]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[17]~I .output_power_up = "low";
defparam \Read_Data_2_ID[17]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[18]~I (
	.datain(\ID_Registers|Read_Data_2_ID[18]~208_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[18]));
// synopsys translate_off
defparam \Read_Data_2_ID[18]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[18]~I .input_power_up = "low";
defparam \Read_Data_2_ID[18]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[18]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[18]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[18]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[18]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[18]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[18]~I .operation_mode = "output";
defparam \Read_Data_2_ID[18]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[18]~I .output_power_up = "low";
defparam \Read_Data_2_ID[18]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[19]~I (
	.datain(\ID_Registers|Read_Data_2_ID[19]~219_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[19]));
// synopsys translate_off
defparam \Read_Data_2_ID[19]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[19]~I .input_power_up = "low";
defparam \Read_Data_2_ID[19]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[19]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[19]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[19]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[19]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[19]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[19]~I .operation_mode = "output";
defparam \Read_Data_2_ID[19]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[19]~I .output_power_up = "low";
defparam \Read_Data_2_ID[19]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[20]~I (
	.datain(\ID_Registers|Read_Data_2_ID[20]~230_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[20]));
// synopsys translate_off
defparam \Read_Data_2_ID[20]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[20]~I .input_power_up = "low";
defparam \Read_Data_2_ID[20]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[20]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[20]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[20]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[20]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[20]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[20]~I .operation_mode = "output";
defparam \Read_Data_2_ID[20]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[20]~I .output_power_up = "low";
defparam \Read_Data_2_ID[20]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[21]~I (
	.datain(\ID_Registers|Read_Data_2_ID[21]~241_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[21]));
// synopsys translate_off
defparam \Read_Data_2_ID[21]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[21]~I .input_power_up = "low";
defparam \Read_Data_2_ID[21]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[21]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[21]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[21]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[21]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[21]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[21]~I .operation_mode = "output";
defparam \Read_Data_2_ID[21]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[21]~I .output_power_up = "low";
defparam \Read_Data_2_ID[21]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[22]~I (
	.datain(\ID_Registers|Read_Data_2_ID[22]~252_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[22]));
// synopsys translate_off
defparam \Read_Data_2_ID[22]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[22]~I .input_power_up = "low";
defparam \Read_Data_2_ID[22]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[22]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[22]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[22]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[22]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[22]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[22]~I .operation_mode = "output";
defparam \Read_Data_2_ID[22]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[22]~I .output_power_up = "low";
defparam \Read_Data_2_ID[22]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[23]~I (
	.datain(\ID_Registers|Read_Data_2_ID[23]~263_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[23]));
// synopsys translate_off
defparam \Read_Data_2_ID[23]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[23]~I .input_power_up = "low";
defparam \Read_Data_2_ID[23]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[23]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[23]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[23]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[23]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[23]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[23]~I .operation_mode = "output";
defparam \Read_Data_2_ID[23]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[23]~I .output_power_up = "low";
defparam \Read_Data_2_ID[23]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[24]~I (
	.datain(\ID_Registers|Read_Data_2_ID[24]~274_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[24]));
// synopsys translate_off
defparam \Read_Data_2_ID[24]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[24]~I .input_power_up = "low";
defparam \Read_Data_2_ID[24]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[24]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[24]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[24]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[24]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[24]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[24]~I .operation_mode = "output";
defparam \Read_Data_2_ID[24]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[24]~I .output_power_up = "low";
defparam \Read_Data_2_ID[24]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[25]~I (
	.datain(\ID_Registers|Read_Data_2_ID[25]~285_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[25]));
// synopsys translate_off
defparam \Read_Data_2_ID[25]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[25]~I .input_power_up = "low";
defparam \Read_Data_2_ID[25]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[25]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[25]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[25]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[25]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[25]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[25]~I .operation_mode = "output";
defparam \Read_Data_2_ID[25]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[25]~I .output_power_up = "low";
defparam \Read_Data_2_ID[25]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[26]~I (
	.datain(\ID_Registers|Read_Data_2_ID[26]~296_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[26]));
// synopsys translate_off
defparam \Read_Data_2_ID[26]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[26]~I .input_power_up = "low";
defparam \Read_Data_2_ID[26]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[26]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[26]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[26]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[26]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[26]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[26]~I .operation_mode = "output";
defparam \Read_Data_2_ID[26]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[26]~I .output_power_up = "low";
defparam \Read_Data_2_ID[26]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[27]~I (
	.datain(\ID_Registers|Read_Data_2_ID[27]~307_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[27]));
// synopsys translate_off
defparam \Read_Data_2_ID[27]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[27]~I .input_power_up = "low";
defparam \Read_Data_2_ID[27]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[27]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[27]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[27]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[27]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[27]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[27]~I .operation_mode = "output";
defparam \Read_Data_2_ID[27]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[27]~I .output_power_up = "low";
defparam \Read_Data_2_ID[27]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[28]~I (
	.datain(\ID_Registers|Read_Data_2_ID[28]~318_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[28]));
// synopsys translate_off
defparam \Read_Data_2_ID[28]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[28]~I .input_power_up = "low";
defparam \Read_Data_2_ID[28]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[28]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[28]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[28]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[28]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[28]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[28]~I .operation_mode = "output";
defparam \Read_Data_2_ID[28]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[28]~I .output_power_up = "low";
defparam \Read_Data_2_ID[28]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[29]~I (
	.datain(\ID_Registers|Read_Data_2_ID[29]~329_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[29]));
// synopsys translate_off
defparam \Read_Data_2_ID[29]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[29]~I .input_power_up = "low";
defparam \Read_Data_2_ID[29]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[29]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[29]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[29]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[29]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[29]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[29]~I .operation_mode = "output";
defparam \Read_Data_2_ID[29]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[29]~I .output_power_up = "low";
defparam \Read_Data_2_ID[29]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[30]~I (
	.datain(\ID_Registers|Read_Data_2_ID[30]~340_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[30]));
// synopsys translate_off
defparam \Read_Data_2_ID[30]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[30]~I .input_power_up = "low";
defparam \Read_Data_2_ID[30]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[30]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[30]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[30]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[30]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[30]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[30]~I .operation_mode = "output";
defparam \Read_Data_2_ID[30]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[30]~I .output_power_up = "low";
defparam \Read_Data_2_ID[30]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_2_ID[31]~I (
	.datain(\ID_Registers|Read_Data_2_ID[31]~351_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_2_ID[31]));
// synopsys translate_off
defparam \Read_Data_2_ID[31]~I .input_async_reset = "none";
defparam \Read_Data_2_ID[31]~I .input_power_up = "low";
defparam \Read_Data_2_ID[31]~I .input_register_mode = "none";
defparam \Read_Data_2_ID[31]~I .input_sync_reset = "none";
defparam \Read_Data_2_ID[31]~I .oe_async_reset = "none";
defparam \Read_Data_2_ID[31]~I .oe_power_up = "low";
defparam \Read_Data_2_ID[31]~I .oe_register_mode = "none";
defparam \Read_Data_2_ID[31]~I .oe_sync_reset = "none";
defparam \Read_Data_2_ID[31]~I .operation_mode = "output";
defparam \Read_Data_2_ID[31]~I .output_async_reset = "none";
defparam \Read_Data_2_ID[31]~I .output_power_up = "low";
defparam \Read_Data_2_ID[31]~I .output_register_mode = "none";
defparam \Read_Data_2_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegDst_ID~I (
	.datain(\ID_Control|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegDst_ID));
// synopsys translate_off
defparam \RegDst_ID~I .input_async_reset = "none";
defparam \RegDst_ID~I .input_power_up = "low";
defparam \RegDst_ID~I .input_register_mode = "none";
defparam \RegDst_ID~I .input_sync_reset = "none";
defparam \RegDst_ID~I .oe_async_reset = "none";
defparam \RegDst_ID~I .oe_power_up = "low";
defparam \RegDst_ID~I .oe_register_mode = "none";
defparam \RegDst_ID~I .oe_sync_reset = "none";
defparam \RegDst_ID~I .operation_mode = "output";
defparam \RegDst_ID~I .output_async_reset = "none";
defparam \RegDst_ID~I .output_power_up = "low";
defparam \RegDst_ID~I .output_register_mode = "none";
defparam \RegDst_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[0]~I (
	.datain(\ID_Control|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[0]));
// synopsys translate_off
defparam \ALUOp_ID[0]~I .input_async_reset = "none";
defparam \ALUOp_ID[0]~I .input_power_up = "low";
defparam \ALUOp_ID[0]~I .input_register_mode = "none";
defparam \ALUOp_ID[0]~I .input_sync_reset = "none";
defparam \ALUOp_ID[0]~I .oe_async_reset = "none";
defparam \ALUOp_ID[0]~I .oe_power_up = "low";
defparam \ALUOp_ID[0]~I .oe_register_mode = "none";
defparam \ALUOp_ID[0]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[0]~I .operation_mode = "output";
defparam \ALUOp_ID[0]~I .output_async_reset = "none";
defparam \ALUOp_ID[0]~I .output_power_up = "low";
defparam \ALUOp_ID[0]~I .output_register_mode = "none";
defparam \ALUOp_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUOp_ID[1]~I (
	.datain(\ID_Control|Decoder0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUOp_ID[1]));
// synopsys translate_off
defparam \ALUOp_ID[1]~I .input_async_reset = "none";
defparam \ALUOp_ID[1]~I .input_power_up = "low";
defparam \ALUOp_ID[1]~I .input_register_mode = "none";
defparam \ALUOp_ID[1]~I .input_sync_reset = "none";
defparam \ALUOp_ID[1]~I .oe_async_reset = "none";
defparam \ALUOp_ID[1]~I .oe_power_up = "low";
defparam \ALUOp_ID[1]~I .oe_register_mode = "none";
defparam \ALUOp_ID[1]~I .oe_sync_reset = "none";
defparam \ALUOp_ID[1]~I .operation_mode = "output";
defparam \ALUOp_ID[1]~I .output_async_reset = "none";
defparam \ALUOp_ID[1]~I .output_power_up = "low";
defparam \ALUOp_ID[1]~I .output_register_mode = "none";
defparam \ALUOp_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALUSrc_ID~I (
	.datain(\ID_Control|ALUSrc_ID~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALUSrc_ID));
// synopsys translate_off
defparam \ALUSrc_ID~I .input_async_reset = "none";
defparam \ALUSrc_ID~I .input_power_up = "low";
defparam \ALUSrc_ID~I .input_register_mode = "none";
defparam \ALUSrc_ID~I .input_sync_reset = "none";
defparam \ALUSrc_ID~I .oe_async_reset = "none";
defparam \ALUSrc_ID~I .oe_power_up = "low";
defparam \ALUSrc_ID~I .oe_register_mode = "none";
defparam \ALUSrc_ID~I .oe_sync_reset = "none";
defparam \ALUSrc_ID~I .operation_mode = "output";
defparam \ALUSrc_ID~I .output_async_reset = "none";
defparam \ALUSrc_ID~I .output_power_up = "low";
defparam \ALUSrc_ID~I .output_register_mode = "none";
defparam \ALUSrc_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_ID~I (
	.datain(\ID_Control|Decoder0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_ID));
// synopsys translate_off
defparam \Branch_ID~I .input_async_reset = "none";
defparam \Branch_ID~I .input_power_up = "low";
defparam \Branch_ID~I .input_register_mode = "none";
defparam \Branch_ID~I .input_sync_reset = "none";
defparam \Branch_ID~I .oe_async_reset = "none";
defparam \Branch_ID~I .oe_power_up = "low";
defparam \Branch_ID~I .oe_register_mode = "none";
defparam \Branch_ID~I .oe_sync_reset = "none";
defparam \Branch_ID~I .operation_mode = "output";
defparam \Branch_ID~I .output_async_reset = "none";
defparam \Branch_ID~I .output_power_up = "low";
defparam \Branch_ID~I .output_register_mode = "none";
defparam \Branch_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemRead_ID~I (
	.datain(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead_ID));
// synopsys translate_off
defparam \MemRead_ID~I .input_async_reset = "none";
defparam \MemRead_ID~I .input_power_up = "low";
defparam \MemRead_ID~I .input_register_mode = "none";
defparam \MemRead_ID~I .input_sync_reset = "none";
defparam \MemRead_ID~I .oe_async_reset = "none";
defparam \MemRead_ID~I .oe_power_up = "low";
defparam \MemRead_ID~I .oe_register_mode = "none";
defparam \MemRead_ID~I .oe_sync_reset = "none";
defparam \MemRead_ID~I .operation_mode = "output";
defparam \MemRead_ID~I .output_async_reset = "none";
defparam \MemRead_ID~I .output_power_up = "low";
defparam \MemRead_ID~I .output_register_mode = "none";
defparam \MemRead_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWrite_ID~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite_ID));
// synopsys translate_off
defparam \MemWrite_ID~I .input_async_reset = "none";
defparam \MemWrite_ID~I .input_power_up = "low";
defparam \MemWrite_ID~I .input_register_mode = "none";
defparam \MemWrite_ID~I .input_sync_reset = "none";
defparam \MemWrite_ID~I .oe_async_reset = "none";
defparam \MemWrite_ID~I .oe_power_up = "low";
defparam \MemWrite_ID~I .oe_register_mode = "none";
defparam \MemWrite_ID~I .oe_sync_reset = "none";
defparam \MemWrite_ID~I .operation_mode = "output";
defparam \MemWrite_ID~I .output_async_reset = "none";
defparam \MemWrite_ID~I .output_power_up = "low";
defparam \MemWrite_ID~I .output_register_mode = "none";
defparam \MemWrite_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegWrite_ID~I (
	.datain(!\ID_Control|RegWrite_ID~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_ID));
// synopsys translate_off
defparam \RegWrite_ID~I .input_async_reset = "none";
defparam \RegWrite_ID~I .input_power_up = "low";
defparam \RegWrite_ID~I .input_register_mode = "none";
defparam \RegWrite_ID~I .input_sync_reset = "none";
defparam \RegWrite_ID~I .oe_async_reset = "none";
defparam \RegWrite_ID~I .oe_power_up = "low";
defparam \RegWrite_ID~I .oe_register_mode = "none";
defparam \RegWrite_ID~I .oe_sync_reset = "none";
defparam \RegWrite_ID~I .operation_mode = "output";
defparam \RegWrite_ID~I .output_async_reset = "none";
defparam \RegWrite_ID~I .output_power_up = "low";
defparam \RegWrite_ID~I .output_register_mode = "none";
defparam \RegWrite_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemtoReg_ID~I (
	.datain(\ID_Control|Decoder0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemtoReg_ID));
// synopsys translate_off
defparam \MemtoReg_ID~I .input_async_reset = "none";
defparam \MemtoReg_ID~I .input_power_up = "low";
defparam \MemtoReg_ID~I .input_register_mode = "none";
defparam \MemtoReg_ID~I .input_sync_reset = "none";
defparam \MemtoReg_ID~I .oe_async_reset = "none";
defparam \MemtoReg_ID~I .oe_power_up = "low";
defparam \MemtoReg_ID~I .oe_register_mode = "none";
defparam \MemtoReg_ID~I .oe_sync_reset = "none";
defparam \MemtoReg_ID~I .operation_mode = "output";
defparam \MemtoReg_ID~I .output_async_reset = "none";
defparam \MemtoReg_ID~I .output_power_up = "low";
defparam \MemtoReg_ID~I .output_register_mode = "none";
defparam \MemtoReg_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[0]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[0]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[0]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[0]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[0]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[1]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[1]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[1]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[1]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[1]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[2]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[2]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[2]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[2]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[2]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[3]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[3]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[3]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[3]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[3]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[4]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[4]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[4]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[4]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[5]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[5]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[5]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[5]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[5]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[6]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[6]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[6]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[6]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[7]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[7]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[7]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[7]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[8]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[8]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[8]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[8]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[9]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[9]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[9]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[9]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[10]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[10]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[10]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[10]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[11]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[11]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[11]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[11]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[11]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[12]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[12]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[12]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[12]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[12]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[13]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[13]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[13]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[13]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[13]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[14]~I (
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[14]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[14]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[14]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[14]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[15]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[15]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[15]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[15]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[16]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[16]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[16]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[16]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[17]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[17]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[17]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[17]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[18]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[18]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[18]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[18]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[19]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[19]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[19]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[19]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[20]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[20]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[20]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[20]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[21]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[21]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[21]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[21]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[22]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[22]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[22]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[22]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[22]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[23]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[23]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[23]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[23]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[23]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[24]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[24]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[24]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[24]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[24]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[25]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[25]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[25]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[25]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[25]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[26]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[26]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[26]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[26]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[26]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[27]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[27]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[27]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[27]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[27]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[28]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[28]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[28]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[28]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[28]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[29]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[29]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[29]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[29]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[29]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[30]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[30]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[30]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[30]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[30]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Sign_Extend_Instruction_ID[31]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Sign_Extend_Instruction_ID[31]));
// synopsys translate_off
defparam \Sign_Extend_Instruction_ID[31]~I .input_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .input_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .input_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .input_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .oe_sync_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .operation_mode = "output";
defparam \Sign_Extend_Instruction_ID[31]~I .output_async_reset = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .output_power_up = "low";
defparam \Sign_Extend_Instruction_ID[31]~I .output_register_mode = "none";
defparam \Sign_Extend_Instruction_ID[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Control_NOP~I (
	.datain(!\EX_Forward_Unit|ID_Control_NOP~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Control_NOP));
// synopsys translate_off
defparam \ID_Control_NOP~I .input_async_reset = "none";
defparam \ID_Control_NOP~I .input_power_up = "low";
defparam \ID_Control_NOP~I .input_register_mode = "none";
defparam \ID_Control_NOP~I .input_sync_reset = "none";
defparam \ID_Control_NOP~I .oe_async_reset = "none";
defparam \ID_Control_NOP~I .oe_power_up = "low";
defparam \ID_Control_NOP~I .oe_register_mode = "none";
defparam \ID_Control_NOP~I .oe_sync_reset = "none";
defparam \ID_Control_NOP~I .operation_mode = "output";
defparam \ID_Control_NOP~I .output_async_reset = "none";
defparam \ID_Control_NOP~I .output_power_up = "low";
defparam \ID_Control_NOP~I .output_register_mode = "none";
defparam \ID_Control_NOP~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Register_Write_to_Read[0]~I (
	.datain(\EX_Forward_Unit|ID_Register_Write_to_Read[0]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Register_Write_to_Read[0]));
// synopsys translate_off
defparam \ID_Register_Write_to_Read[0]~I .input_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .input_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .input_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .input_sync_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .oe_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .oe_sync_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .operation_mode = "output";
defparam \ID_Register_Write_to_Read[0]~I .output_async_reset = "none";
defparam \ID_Register_Write_to_Read[0]~I .output_power_up = "low";
defparam \ID_Register_Write_to_Read[0]~I .output_register_mode = "none";
defparam \ID_Register_Write_to_Read[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ID_Register_Write_to_Read[1]~I (
	.datain(\EX_Forward_Unit|ID_Register_Write_to_Read[1]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ID_Register_Write_to_Read[1]));
// synopsys translate_off
defparam \ID_Register_Write_to_Read[1]~I .input_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .input_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .input_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .input_sync_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .oe_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .oe_sync_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .operation_mode = "output";
defparam \ID_Register_Write_to_Read[1]~I .output_async_reset = "none";
defparam \ID_Register_Write_to_Read[1]~I .output_power_up = "low";
defparam \ID_Register_Write_to_Read[1]~I .output_register_mode = "none";
defparam \ID_Register_Write_to_Read[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Comparetor_ID~I (
	.datain(\ID_Read_data_Mux|Equal0~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Comparetor_ID));
// synopsys translate_off
defparam \Comparetor_ID~I .input_async_reset = "none";
defparam \Comparetor_ID~I .input_power_up = "low";
defparam \Comparetor_ID~I .input_register_mode = "none";
defparam \Comparetor_ID~I .input_sync_reset = "none";
defparam \Comparetor_ID~I .oe_async_reset = "none";
defparam \Comparetor_ID~I .oe_power_up = "low";
defparam \Comparetor_ID~I .oe_register_mode = "none";
defparam \Comparetor_ID~I .oe_sync_reset = "none";
defparam \Comparetor_ID~I .operation_mode = "output";
defparam \Comparetor_ID~I .output_async_reset = "none";
defparam \Comparetor_ID~I .output_power_up = "low";
defparam \Comparetor_ID~I .output_register_mode = "none";
defparam \Comparetor_ID~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardA_EX[0]~I (
	.datain(\EX_Forward_Unit|ForwardA_EX[0]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardA_EX[0]));
// synopsys translate_off
defparam \ForwardA_EX[0]~I .input_async_reset = "none";
defparam \ForwardA_EX[0]~I .input_power_up = "low";
defparam \ForwardA_EX[0]~I .input_register_mode = "none";
defparam \ForwardA_EX[0]~I .input_sync_reset = "none";
defparam \ForwardA_EX[0]~I .oe_async_reset = "none";
defparam \ForwardA_EX[0]~I .oe_power_up = "low";
defparam \ForwardA_EX[0]~I .oe_register_mode = "none";
defparam \ForwardA_EX[0]~I .oe_sync_reset = "none";
defparam \ForwardA_EX[0]~I .operation_mode = "output";
defparam \ForwardA_EX[0]~I .output_async_reset = "none";
defparam \ForwardA_EX[0]~I .output_power_up = "low";
defparam \ForwardA_EX[0]~I .output_register_mode = "none";
defparam \ForwardA_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardA_EX[1]~I (
	.datain(\EX_Forward_Unit|ForwardA_EX[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardA_EX[1]));
// synopsys translate_off
defparam \ForwardA_EX[1]~I .input_async_reset = "none";
defparam \ForwardA_EX[1]~I .input_power_up = "low";
defparam \ForwardA_EX[1]~I .input_register_mode = "none";
defparam \ForwardA_EX[1]~I .input_sync_reset = "none";
defparam \ForwardA_EX[1]~I .oe_async_reset = "none";
defparam \ForwardA_EX[1]~I .oe_power_up = "low";
defparam \ForwardA_EX[1]~I .oe_register_mode = "none";
defparam \ForwardA_EX[1]~I .oe_sync_reset = "none";
defparam \ForwardA_EX[1]~I .operation_mode = "output";
defparam \ForwardA_EX[1]~I .output_async_reset = "none";
defparam \ForwardA_EX[1]~I .output_power_up = "low";
defparam \ForwardA_EX[1]~I .output_register_mode = "none";
defparam \ForwardA_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardB_EX[0]~I (
	.datain(\EX_Forward_Unit|ForwardB_EX [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardB_EX[0]));
// synopsys translate_off
defparam \ForwardB_EX[0]~I .input_async_reset = "none";
defparam \ForwardB_EX[0]~I .input_power_up = "low";
defparam \ForwardB_EX[0]~I .input_register_mode = "none";
defparam \ForwardB_EX[0]~I .input_sync_reset = "none";
defparam \ForwardB_EX[0]~I .oe_async_reset = "none";
defparam \ForwardB_EX[0]~I .oe_power_up = "low";
defparam \ForwardB_EX[0]~I .oe_register_mode = "none";
defparam \ForwardB_EX[0]~I .oe_sync_reset = "none";
defparam \ForwardB_EX[0]~I .operation_mode = "output";
defparam \ForwardB_EX[0]~I .output_async_reset = "none";
defparam \ForwardB_EX[0]~I .output_power_up = "low";
defparam \ForwardB_EX[0]~I .output_register_mode = "none";
defparam \ForwardB_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardB_EX[1]~I (
	.datain(\EX_Forward_Unit|ForwardB_EX[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardB_EX[1]));
// synopsys translate_off
defparam \ForwardB_EX[1]~I .input_async_reset = "none";
defparam \ForwardB_EX[1]~I .input_power_up = "low";
defparam \ForwardB_EX[1]~I .input_register_mode = "none";
defparam \ForwardB_EX[1]~I .input_sync_reset = "none";
defparam \ForwardB_EX[1]~I .oe_async_reset = "none";
defparam \ForwardB_EX[1]~I .oe_power_up = "low";
defparam \ForwardB_EX[1]~I .oe_register_mode = "none";
defparam \ForwardB_EX[1]~I .oe_sync_reset = "none";
defparam \ForwardB_EX[1]~I .operation_mode = "output";
defparam \ForwardB_EX[1]~I .output_async_reset = "none";
defparam \ForwardB_EX[1]~I .output_power_up = "low";
defparam \ForwardB_EX[1]~I .output_register_mode = "none";
defparam \ForwardB_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Forward_Mem_to_Mem~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Forward_Mem_to_Mem));
// synopsys translate_off
defparam \Forward_Mem_to_Mem~I .input_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .input_power_up = "low";
defparam \Forward_Mem_to_Mem~I .input_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .input_sync_reset = "none";
defparam \Forward_Mem_to_Mem~I .oe_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .oe_power_up = "low";
defparam \Forward_Mem_to_Mem~I .oe_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .oe_sync_reset = "none";
defparam \Forward_Mem_to_Mem~I .operation_mode = "output";
defparam \Forward_Mem_to_Mem~I .output_async_reset = "none";
defparam \Forward_Mem_to_Mem~I .output_power_up = "low";
defparam \Forward_Mem_to_Mem~I .output_register_mode = "none";
defparam \Forward_Mem_to_Mem~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardC~I (
	.datain(\EX_Forward_Unit|ForwardC~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardC));
// synopsys translate_off
defparam \ForwardC~I .input_async_reset = "none";
defparam \ForwardC~I .input_power_up = "low";
defparam \ForwardC~I .input_register_mode = "none";
defparam \ForwardC~I .input_sync_reset = "none";
defparam \ForwardC~I .oe_async_reset = "none";
defparam \ForwardC~I .oe_power_up = "low";
defparam \ForwardC~I .oe_register_mode = "none";
defparam \ForwardC~I .oe_sync_reset = "none";
defparam \ForwardC~I .operation_mode = "output";
defparam \ForwardC~I .output_async_reset = "none";
defparam \ForwardC~I .output_power_up = "low";
defparam \ForwardC~I .output_register_mode = "none";
defparam \ForwardC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ForwardD~I (
	.datain(\EX_Forward_Unit|ForwardD~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ForwardD));
// synopsys translate_off
defparam \ForwardD~I .input_async_reset = "none";
defparam \ForwardD~I .input_power_up = "low";
defparam \ForwardD~I .input_register_mode = "none";
defparam \ForwardD~I .input_sync_reset = "none";
defparam \ForwardD~I .oe_async_reset = "none";
defparam \ForwardD~I .oe_power_up = "low";
defparam \ForwardD~I .oe_register_mode = "none";
defparam \ForwardD~I .oe_sync_reset = "none";
defparam \ForwardD~I .operation_mode = "output";
defparam \ForwardD~I .output_async_reset = "none";
defparam \ForwardD~I .output_power_up = "low";
defparam \ForwardD~I .output_register_mode = "none";
defparam \ForwardD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[0]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[0]));
// synopsys translate_off
defparam \ALU_Data_2_EX[0]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[0]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[0]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[0]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[0]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[1]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[1]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[1]));
// synopsys translate_off
defparam \ALU_Data_2_EX[1]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[1]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[1]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[1]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[1]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[2]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[2]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[2]));
// synopsys translate_off
defparam \ALU_Data_2_EX[2]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[2]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[2]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[2]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[2]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[3]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[3]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[3]));
// synopsys translate_off
defparam \ALU_Data_2_EX[3]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[3]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[3]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[3]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[3]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[4]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[4]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[4]));
// synopsys translate_off
defparam \ALU_Data_2_EX[4]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[4]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[4]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[4]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[4]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[4]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[5]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[5]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[5]));
// synopsys translate_off
defparam \ALU_Data_2_EX[5]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[5]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[5]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[5]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[5]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[5]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[6]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[6]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[6]));
// synopsys translate_off
defparam \ALU_Data_2_EX[6]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[6]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[6]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[6]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[6]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[6]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[7]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[7]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[7]));
// synopsys translate_off
defparam \ALU_Data_2_EX[7]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[7]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[7]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[7]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[7]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[7]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[8]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[8]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[8]));
// synopsys translate_off
defparam \ALU_Data_2_EX[8]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[8]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[8]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[8]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[8]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[8]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[9]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[9]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[9]));
// synopsys translate_off
defparam \ALU_Data_2_EX[9]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[9]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[9]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[9]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[9]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[9]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[10]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[10]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[10]));
// synopsys translate_off
defparam \ALU_Data_2_EX[10]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[10]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[10]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[10]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[10]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[10]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[11]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[11]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[11]));
// synopsys translate_off
defparam \ALU_Data_2_EX[11]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[11]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[11]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[11]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[11]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[11]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[12]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[12]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[12]));
// synopsys translate_off
defparam \ALU_Data_2_EX[12]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[12]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[12]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[12]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[12]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[12]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[13]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[13]~33_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[13]));
// synopsys translate_off
defparam \ALU_Data_2_EX[13]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[13]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[13]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[13]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[13]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[13]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[14]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[14]~35_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[14]));
// synopsys translate_off
defparam \ALU_Data_2_EX[14]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[14]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[14]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[14]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[14]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[14]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[15]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[15]));
// synopsys translate_off
defparam \ALU_Data_2_EX[15]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[15]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[15]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[15]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[15]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[15]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[16]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[16]~39_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[16]));
// synopsys translate_off
defparam \ALU_Data_2_EX[16]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[16]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[16]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[16]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[16]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[16]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[17]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[17]~41_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[17]));
// synopsys translate_off
defparam \ALU_Data_2_EX[17]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[17]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[17]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[17]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[17]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[17]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[18]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[18]~43_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[18]));
// synopsys translate_off
defparam \ALU_Data_2_EX[18]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[18]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[18]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[18]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[18]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[18]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[19]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[19]~45_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[19]));
// synopsys translate_off
defparam \ALU_Data_2_EX[19]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[19]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[19]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[19]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[19]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[19]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[20]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[20]~47_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[20]));
// synopsys translate_off
defparam \ALU_Data_2_EX[20]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[20]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[20]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[20]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[20]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[20]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[21]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[21]~49_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[21]));
// synopsys translate_off
defparam \ALU_Data_2_EX[21]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[21]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[21]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[21]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[21]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[21]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[22]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[22]~51_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[22]));
// synopsys translate_off
defparam \ALU_Data_2_EX[22]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[22]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[22]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[22]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[22]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[22]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[23]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[23]~53_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[23]));
// synopsys translate_off
defparam \ALU_Data_2_EX[23]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[23]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[23]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[23]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[23]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[23]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[24]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[24]~55_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[24]));
// synopsys translate_off
defparam \ALU_Data_2_EX[24]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[24]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[24]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[24]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[24]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[24]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[25]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[25]~57_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[25]));
// synopsys translate_off
defparam \ALU_Data_2_EX[25]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[25]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[25]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[25]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[25]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[25]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[26]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[26]~59_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[26]));
// synopsys translate_off
defparam \ALU_Data_2_EX[26]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[26]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[26]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[26]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[26]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[26]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[27]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[27]~61_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[27]));
// synopsys translate_off
defparam \ALU_Data_2_EX[27]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[27]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[27]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[27]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[27]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[27]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[28]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[28]~63_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[28]));
// synopsys translate_off
defparam \ALU_Data_2_EX[28]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[28]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[28]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[28]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[28]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[28]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[29]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[29]~65_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[29]));
// synopsys translate_off
defparam \ALU_Data_2_EX[29]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[29]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[29]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[29]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[29]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[29]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[30]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[30]~67_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[30]));
// synopsys translate_off
defparam \ALU_Data_2_EX[30]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[30]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[30]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[30]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[30]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[30]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Data_2_EX[31]~I (
	.datain(\EX_ALU_Mux|ALU_Data_2_EX[31]~69_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Data_2_EX[31]));
// synopsys translate_off
defparam \ALU_Data_2_EX[31]~I .input_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .input_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .input_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .input_sync_reset = "none";
defparam \ALU_Data_2_EX[31]~I .oe_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .oe_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .oe_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .oe_sync_reset = "none";
defparam \ALU_Data_2_EX[31]~I .operation_mode = "output";
defparam \ALU_Data_2_EX[31]~I .output_async_reset = "none";
defparam \ALU_Data_2_EX[31]~I .output_power_up = "low";
defparam \ALU_Data_2_EX[31]~I .output_register_mode = "none";
defparam \ALU_Data_2_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[0]~I (
	.datain(\EX_ALU_Control|Mux1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[0]));
// synopsys translate_off
defparam \ALU_Control_EX[0]~I .input_async_reset = "none";
defparam \ALU_Control_EX[0]~I .input_power_up = "low";
defparam \ALU_Control_EX[0]~I .input_register_mode = "none";
defparam \ALU_Control_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[0]~I .oe_power_up = "low";
defparam \ALU_Control_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[0]~I .operation_mode = "output";
defparam \ALU_Control_EX[0]~I .output_async_reset = "none";
defparam \ALU_Control_EX[0]~I .output_power_up = "low";
defparam \ALU_Control_EX[0]~I .output_register_mode = "none";
defparam \ALU_Control_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[1]~I (
	.datain(!\EX_ALU_Control|ALU_Control_EX[1]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[1]));
// synopsys translate_off
defparam \ALU_Control_EX[1]~I .input_async_reset = "none";
defparam \ALU_Control_EX[1]~I .input_power_up = "low";
defparam \ALU_Control_EX[1]~I .input_register_mode = "none";
defparam \ALU_Control_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[1]~I .oe_power_up = "low";
defparam \ALU_Control_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[1]~I .operation_mode = "output";
defparam \ALU_Control_EX[1]~I .output_async_reset = "none";
defparam \ALU_Control_EX[1]~I .output_power_up = "low";
defparam \ALU_Control_EX[1]~I .output_register_mode = "none";
defparam \ALU_Control_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[2]~I (
	.datain(\EX_ALU_Control|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[2]));
// synopsys translate_off
defparam \ALU_Control_EX[2]~I .input_async_reset = "none";
defparam \ALU_Control_EX[2]~I .input_power_up = "low";
defparam \ALU_Control_EX[2]~I .input_register_mode = "none";
defparam \ALU_Control_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[2]~I .oe_power_up = "low";
defparam \ALU_Control_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[2]~I .operation_mode = "output";
defparam \ALU_Control_EX[2]~I .output_async_reset = "none";
defparam \ALU_Control_EX[2]~I .output_power_up = "low";
defparam \ALU_Control_EX[2]~I .output_register_mode = "none";
defparam \ALU_Control_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Control_EX[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Control_EX[3]));
// synopsys translate_off
defparam \ALU_Control_EX[3]~I .input_async_reset = "none";
defparam \ALU_Control_EX[3]~I .input_power_up = "low";
defparam \ALU_Control_EX[3]~I .input_register_mode = "none";
defparam \ALU_Control_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Control_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Control_EX[3]~I .oe_power_up = "low";
defparam \ALU_Control_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Control_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Control_EX[3]~I .operation_mode = "output";
defparam \ALU_Control_EX[3]~I .output_async_reset = "none";
defparam \ALU_Control_EX[3]~I .output_power_up = "low";
defparam \ALU_Control_EX[3]~I .output_register_mode = "none";
defparam \ALU_Control_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[0]~I (
	.datain(\EX_ALU|Mux31~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[0]));
// synopsys translate_off
defparam \ALU_Result_EX[0]~I .input_async_reset = "none";
defparam \ALU_Result_EX[0]~I .input_power_up = "low";
defparam \ALU_Result_EX[0]~I .input_register_mode = "none";
defparam \ALU_Result_EX[0]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[0]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[0]~I .oe_power_up = "low";
defparam \ALU_Result_EX[0]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[0]~I .operation_mode = "output";
defparam \ALU_Result_EX[0]~I .output_async_reset = "none";
defparam \ALU_Result_EX[0]~I .output_power_up = "low";
defparam \ALU_Result_EX[0]~I .output_register_mode = "none";
defparam \ALU_Result_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[1]~I (
	.datain(\EX_ALU|Mux30~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[1]));
// synopsys translate_off
defparam \ALU_Result_EX[1]~I .input_async_reset = "none";
defparam \ALU_Result_EX[1]~I .input_power_up = "low";
defparam \ALU_Result_EX[1]~I .input_register_mode = "none";
defparam \ALU_Result_EX[1]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[1]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[1]~I .oe_power_up = "low";
defparam \ALU_Result_EX[1]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[1]~I .operation_mode = "output";
defparam \ALU_Result_EX[1]~I .output_async_reset = "none";
defparam \ALU_Result_EX[1]~I .output_power_up = "low";
defparam \ALU_Result_EX[1]~I .output_register_mode = "none";
defparam \ALU_Result_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[2]~I (
	.datain(\EX_ALU|Mux29~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[2]));
// synopsys translate_off
defparam \ALU_Result_EX[2]~I .input_async_reset = "none";
defparam \ALU_Result_EX[2]~I .input_power_up = "low";
defparam \ALU_Result_EX[2]~I .input_register_mode = "none";
defparam \ALU_Result_EX[2]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[2]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[2]~I .oe_power_up = "low";
defparam \ALU_Result_EX[2]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[2]~I .operation_mode = "output";
defparam \ALU_Result_EX[2]~I .output_async_reset = "none";
defparam \ALU_Result_EX[2]~I .output_power_up = "low";
defparam \ALU_Result_EX[2]~I .output_register_mode = "none";
defparam \ALU_Result_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[3]~I (
	.datain(\EX_ALU|Mux28~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[3]));
// synopsys translate_off
defparam \ALU_Result_EX[3]~I .input_async_reset = "none";
defparam \ALU_Result_EX[3]~I .input_power_up = "low";
defparam \ALU_Result_EX[3]~I .input_register_mode = "none";
defparam \ALU_Result_EX[3]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[3]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[3]~I .oe_power_up = "low";
defparam \ALU_Result_EX[3]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[3]~I .operation_mode = "output";
defparam \ALU_Result_EX[3]~I .output_async_reset = "none";
defparam \ALU_Result_EX[3]~I .output_power_up = "low";
defparam \ALU_Result_EX[3]~I .output_register_mode = "none";
defparam \ALU_Result_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[4]~I (
	.datain(\EX_ALU|Mux27~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[4]));
// synopsys translate_off
defparam \ALU_Result_EX[4]~I .input_async_reset = "none";
defparam \ALU_Result_EX[4]~I .input_power_up = "low";
defparam \ALU_Result_EX[4]~I .input_register_mode = "none";
defparam \ALU_Result_EX[4]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[4]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[4]~I .oe_power_up = "low";
defparam \ALU_Result_EX[4]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[4]~I .operation_mode = "output";
defparam \ALU_Result_EX[4]~I .output_async_reset = "none";
defparam \ALU_Result_EX[4]~I .output_power_up = "low";
defparam \ALU_Result_EX[4]~I .output_register_mode = "none";
defparam \ALU_Result_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[5]~I (
	.datain(\EX_ALU|Mux26~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[5]));
// synopsys translate_off
defparam \ALU_Result_EX[5]~I .input_async_reset = "none";
defparam \ALU_Result_EX[5]~I .input_power_up = "low";
defparam \ALU_Result_EX[5]~I .input_register_mode = "none";
defparam \ALU_Result_EX[5]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[5]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[5]~I .oe_power_up = "low";
defparam \ALU_Result_EX[5]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[5]~I .operation_mode = "output";
defparam \ALU_Result_EX[5]~I .output_async_reset = "none";
defparam \ALU_Result_EX[5]~I .output_power_up = "low";
defparam \ALU_Result_EX[5]~I .output_register_mode = "none";
defparam \ALU_Result_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[6]~I (
	.datain(\EX_ALU|Mux25~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[6]));
// synopsys translate_off
defparam \ALU_Result_EX[6]~I .input_async_reset = "none";
defparam \ALU_Result_EX[6]~I .input_power_up = "low";
defparam \ALU_Result_EX[6]~I .input_register_mode = "none";
defparam \ALU_Result_EX[6]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[6]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[6]~I .oe_power_up = "low";
defparam \ALU_Result_EX[6]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[6]~I .operation_mode = "output";
defparam \ALU_Result_EX[6]~I .output_async_reset = "none";
defparam \ALU_Result_EX[6]~I .output_power_up = "low";
defparam \ALU_Result_EX[6]~I .output_register_mode = "none";
defparam \ALU_Result_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[7]~I (
	.datain(\EX_ALU|Mux24~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[7]));
// synopsys translate_off
defparam \ALU_Result_EX[7]~I .input_async_reset = "none";
defparam \ALU_Result_EX[7]~I .input_power_up = "low";
defparam \ALU_Result_EX[7]~I .input_register_mode = "none";
defparam \ALU_Result_EX[7]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[7]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[7]~I .oe_power_up = "low";
defparam \ALU_Result_EX[7]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[7]~I .operation_mode = "output";
defparam \ALU_Result_EX[7]~I .output_async_reset = "none";
defparam \ALU_Result_EX[7]~I .output_power_up = "low";
defparam \ALU_Result_EX[7]~I .output_register_mode = "none";
defparam \ALU_Result_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[8]~I (
	.datain(\EX_ALU|Mux23~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[8]));
// synopsys translate_off
defparam \ALU_Result_EX[8]~I .input_async_reset = "none";
defparam \ALU_Result_EX[8]~I .input_power_up = "low";
defparam \ALU_Result_EX[8]~I .input_register_mode = "none";
defparam \ALU_Result_EX[8]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[8]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[8]~I .oe_power_up = "low";
defparam \ALU_Result_EX[8]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[8]~I .operation_mode = "output";
defparam \ALU_Result_EX[8]~I .output_async_reset = "none";
defparam \ALU_Result_EX[8]~I .output_power_up = "low";
defparam \ALU_Result_EX[8]~I .output_register_mode = "none";
defparam \ALU_Result_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[9]~I (
	.datain(\EX_ALU|Mux22~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[9]));
// synopsys translate_off
defparam \ALU_Result_EX[9]~I .input_async_reset = "none";
defparam \ALU_Result_EX[9]~I .input_power_up = "low";
defparam \ALU_Result_EX[9]~I .input_register_mode = "none";
defparam \ALU_Result_EX[9]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[9]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[9]~I .oe_power_up = "low";
defparam \ALU_Result_EX[9]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[9]~I .operation_mode = "output";
defparam \ALU_Result_EX[9]~I .output_async_reset = "none";
defparam \ALU_Result_EX[9]~I .output_power_up = "low";
defparam \ALU_Result_EX[9]~I .output_register_mode = "none";
defparam \ALU_Result_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[10]~I (
	.datain(\EX_ALU|Mux21~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[10]));
// synopsys translate_off
defparam \ALU_Result_EX[10]~I .input_async_reset = "none";
defparam \ALU_Result_EX[10]~I .input_power_up = "low";
defparam \ALU_Result_EX[10]~I .input_register_mode = "none";
defparam \ALU_Result_EX[10]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[10]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[10]~I .oe_power_up = "low";
defparam \ALU_Result_EX[10]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[10]~I .operation_mode = "output";
defparam \ALU_Result_EX[10]~I .output_async_reset = "none";
defparam \ALU_Result_EX[10]~I .output_power_up = "low";
defparam \ALU_Result_EX[10]~I .output_register_mode = "none";
defparam \ALU_Result_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[11]~I (
	.datain(\EX_ALU|Mux20~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[11]));
// synopsys translate_off
defparam \ALU_Result_EX[11]~I .input_async_reset = "none";
defparam \ALU_Result_EX[11]~I .input_power_up = "low";
defparam \ALU_Result_EX[11]~I .input_register_mode = "none";
defparam \ALU_Result_EX[11]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[11]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[11]~I .oe_power_up = "low";
defparam \ALU_Result_EX[11]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[11]~I .operation_mode = "output";
defparam \ALU_Result_EX[11]~I .output_async_reset = "none";
defparam \ALU_Result_EX[11]~I .output_power_up = "low";
defparam \ALU_Result_EX[11]~I .output_register_mode = "none";
defparam \ALU_Result_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[12]~I (
	.datain(\EX_ALU|Mux19~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[12]));
// synopsys translate_off
defparam \ALU_Result_EX[12]~I .input_async_reset = "none";
defparam \ALU_Result_EX[12]~I .input_power_up = "low";
defparam \ALU_Result_EX[12]~I .input_register_mode = "none";
defparam \ALU_Result_EX[12]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[12]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[12]~I .oe_power_up = "low";
defparam \ALU_Result_EX[12]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[12]~I .operation_mode = "output";
defparam \ALU_Result_EX[12]~I .output_async_reset = "none";
defparam \ALU_Result_EX[12]~I .output_power_up = "low";
defparam \ALU_Result_EX[12]~I .output_register_mode = "none";
defparam \ALU_Result_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[13]~I (
	.datain(\EX_ALU|Mux18~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[13]));
// synopsys translate_off
defparam \ALU_Result_EX[13]~I .input_async_reset = "none";
defparam \ALU_Result_EX[13]~I .input_power_up = "low";
defparam \ALU_Result_EX[13]~I .input_register_mode = "none";
defparam \ALU_Result_EX[13]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[13]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[13]~I .oe_power_up = "low";
defparam \ALU_Result_EX[13]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[13]~I .operation_mode = "output";
defparam \ALU_Result_EX[13]~I .output_async_reset = "none";
defparam \ALU_Result_EX[13]~I .output_power_up = "low";
defparam \ALU_Result_EX[13]~I .output_register_mode = "none";
defparam \ALU_Result_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[14]~I (
	.datain(\EX_ALU|Mux17~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[14]));
// synopsys translate_off
defparam \ALU_Result_EX[14]~I .input_async_reset = "none";
defparam \ALU_Result_EX[14]~I .input_power_up = "low";
defparam \ALU_Result_EX[14]~I .input_register_mode = "none";
defparam \ALU_Result_EX[14]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[14]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[14]~I .oe_power_up = "low";
defparam \ALU_Result_EX[14]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[14]~I .operation_mode = "output";
defparam \ALU_Result_EX[14]~I .output_async_reset = "none";
defparam \ALU_Result_EX[14]~I .output_power_up = "low";
defparam \ALU_Result_EX[14]~I .output_register_mode = "none";
defparam \ALU_Result_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[15]~I (
	.datain(\EX_ALU|Mux16~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[15]));
// synopsys translate_off
defparam \ALU_Result_EX[15]~I .input_async_reset = "none";
defparam \ALU_Result_EX[15]~I .input_power_up = "low";
defparam \ALU_Result_EX[15]~I .input_register_mode = "none";
defparam \ALU_Result_EX[15]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[15]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[15]~I .oe_power_up = "low";
defparam \ALU_Result_EX[15]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[15]~I .operation_mode = "output";
defparam \ALU_Result_EX[15]~I .output_async_reset = "none";
defparam \ALU_Result_EX[15]~I .output_power_up = "low";
defparam \ALU_Result_EX[15]~I .output_register_mode = "none";
defparam \ALU_Result_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[16]~I (
	.datain(\EX_ALU|Mux15~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[16]));
// synopsys translate_off
defparam \ALU_Result_EX[16]~I .input_async_reset = "none";
defparam \ALU_Result_EX[16]~I .input_power_up = "low";
defparam \ALU_Result_EX[16]~I .input_register_mode = "none";
defparam \ALU_Result_EX[16]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[16]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[16]~I .oe_power_up = "low";
defparam \ALU_Result_EX[16]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[16]~I .operation_mode = "output";
defparam \ALU_Result_EX[16]~I .output_async_reset = "none";
defparam \ALU_Result_EX[16]~I .output_power_up = "low";
defparam \ALU_Result_EX[16]~I .output_register_mode = "none";
defparam \ALU_Result_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[17]~I (
	.datain(\EX_ALU|Mux14~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[17]));
// synopsys translate_off
defparam \ALU_Result_EX[17]~I .input_async_reset = "none";
defparam \ALU_Result_EX[17]~I .input_power_up = "low";
defparam \ALU_Result_EX[17]~I .input_register_mode = "none";
defparam \ALU_Result_EX[17]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[17]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[17]~I .oe_power_up = "low";
defparam \ALU_Result_EX[17]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[17]~I .operation_mode = "output";
defparam \ALU_Result_EX[17]~I .output_async_reset = "none";
defparam \ALU_Result_EX[17]~I .output_power_up = "low";
defparam \ALU_Result_EX[17]~I .output_register_mode = "none";
defparam \ALU_Result_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[18]~I (
	.datain(\EX_ALU|Mux13~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[18]));
// synopsys translate_off
defparam \ALU_Result_EX[18]~I .input_async_reset = "none";
defparam \ALU_Result_EX[18]~I .input_power_up = "low";
defparam \ALU_Result_EX[18]~I .input_register_mode = "none";
defparam \ALU_Result_EX[18]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[18]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[18]~I .oe_power_up = "low";
defparam \ALU_Result_EX[18]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[18]~I .operation_mode = "output";
defparam \ALU_Result_EX[18]~I .output_async_reset = "none";
defparam \ALU_Result_EX[18]~I .output_power_up = "low";
defparam \ALU_Result_EX[18]~I .output_register_mode = "none";
defparam \ALU_Result_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[19]~I (
	.datain(\EX_ALU|Mux12~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[19]));
// synopsys translate_off
defparam \ALU_Result_EX[19]~I .input_async_reset = "none";
defparam \ALU_Result_EX[19]~I .input_power_up = "low";
defparam \ALU_Result_EX[19]~I .input_register_mode = "none";
defparam \ALU_Result_EX[19]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[19]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[19]~I .oe_power_up = "low";
defparam \ALU_Result_EX[19]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[19]~I .operation_mode = "output";
defparam \ALU_Result_EX[19]~I .output_async_reset = "none";
defparam \ALU_Result_EX[19]~I .output_power_up = "low";
defparam \ALU_Result_EX[19]~I .output_register_mode = "none";
defparam \ALU_Result_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[20]~I (
	.datain(\EX_ALU|Mux11~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[20]));
// synopsys translate_off
defparam \ALU_Result_EX[20]~I .input_async_reset = "none";
defparam \ALU_Result_EX[20]~I .input_power_up = "low";
defparam \ALU_Result_EX[20]~I .input_register_mode = "none";
defparam \ALU_Result_EX[20]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[20]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[20]~I .oe_power_up = "low";
defparam \ALU_Result_EX[20]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[20]~I .operation_mode = "output";
defparam \ALU_Result_EX[20]~I .output_async_reset = "none";
defparam \ALU_Result_EX[20]~I .output_power_up = "low";
defparam \ALU_Result_EX[20]~I .output_register_mode = "none";
defparam \ALU_Result_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[21]~I (
	.datain(\EX_ALU|Mux10~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[21]));
// synopsys translate_off
defparam \ALU_Result_EX[21]~I .input_async_reset = "none";
defparam \ALU_Result_EX[21]~I .input_power_up = "low";
defparam \ALU_Result_EX[21]~I .input_register_mode = "none";
defparam \ALU_Result_EX[21]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[21]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[21]~I .oe_power_up = "low";
defparam \ALU_Result_EX[21]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[21]~I .operation_mode = "output";
defparam \ALU_Result_EX[21]~I .output_async_reset = "none";
defparam \ALU_Result_EX[21]~I .output_power_up = "low";
defparam \ALU_Result_EX[21]~I .output_register_mode = "none";
defparam \ALU_Result_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[22]~I (
	.datain(\EX_ALU|Mux9~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[22]));
// synopsys translate_off
defparam \ALU_Result_EX[22]~I .input_async_reset = "none";
defparam \ALU_Result_EX[22]~I .input_power_up = "low";
defparam \ALU_Result_EX[22]~I .input_register_mode = "none";
defparam \ALU_Result_EX[22]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[22]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[22]~I .oe_power_up = "low";
defparam \ALU_Result_EX[22]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[22]~I .operation_mode = "output";
defparam \ALU_Result_EX[22]~I .output_async_reset = "none";
defparam \ALU_Result_EX[22]~I .output_power_up = "low";
defparam \ALU_Result_EX[22]~I .output_register_mode = "none";
defparam \ALU_Result_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[23]~I (
	.datain(\EX_ALU|Mux8~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[23]));
// synopsys translate_off
defparam \ALU_Result_EX[23]~I .input_async_reset = "none";
defparam \ALU_Result_EX[23]~I .input_power_up = "low";
defparam \ALU_Result_EX[23]~I .input_register_mode = "none";
defparam \ALU_Result_EX[23]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[23]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[23]~I .oe_power_up = "low";
defparam \ALU_Result_EX[23]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[23]~I .operation_mode = "output";
defparam \ALU_Result_EX[23]~I .output_async_reset = "none";
defparam \ALU_Result_EX[23]~I .output_power_up = "low";
defparam \ALU_Result_EX[23]~I .output_register_mode = "none";
defparam \ALU_Result_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[24]~I (
	.datain(\EX_ALU|Mux7~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[24]));
// synopsys translate_off
defparam \ALU_Result_EX[24]~I .input_async_reset = "none";
defparam \ALU_Result_EX[24]~I .input_power_up = "low";
defparam \ALU_Result_EX[24]~I .input_register_mode = "none";
defparam \ALU_Result_EX[24]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[24]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[24]~I .oe_power_up = "low";
defparam \ALU_Result_EX[24]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[24]~I .operation_mode = "output";
defparam \ALU_Result_EX[24]~I .output_async_reset = "none";
defparam \ALU_Result_EX[24]~I .output_power_up = "low";
defparam \ALU_Result_EX[24]~I .output_register_mode = "none";
defparam \ALU_Result_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[25]~I (
	.datain(\EX_ALU|Mux6~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[25]));
// synopsys translate_off
defparam \ALU_Result_EX[25]~I .input_async_reset = "none";
defparam \ALU_Result_EX[25]~I .input_power_up = "low";
defparam \ALU_Result_EX[25]~I .input_register_mode = "none";
defparam \ALU_Result_EX[25]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[25]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[25]~I .oe_power_up = "low";
defparam \ALU_Result_EX[25]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[25]~I .operation_mode = "output";
defparam \ALU_Result_EX[25]~I .output_async_reset = "none";
defparam \ALU_Result_EX[25]~I .output_power_up = "low";
defparam \ALU_Result_EX[25]~I .output_register_mode = "none";
defparam \ALU_Result_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[26]~I (
	.datain(\EX_ALU|Mux5~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[26]));
// synopsys translate_off
defparam \ALU_Result_EX[26]~I .input_async_reset = "none";
defparam \ALU_Result_EX[26]~I .input_power_up = "low";
defparam \ALU_Result_EX[26]~I .input_register_mode = "none";
defparam \ALU_Result_EX[26]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[26]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[26]~I .oe_power_up = "low";
defparam \ALU_Result_EX[26]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[26]~I .operation_mode = "output";
defparam \ALU_Result_EX[26]~I .output_async_reset = "none";
defparam \ALU_Result_EX[26]~I .output_power_up = "low";
defparam \ALU_Result_EX[26]~I .output_register_mode = "none";
defparam \ALU_Result_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[27]~I (
	.datain(\EX_ALU|Mux4~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[27]));
// synopsys translate_off
defparam \ALU_Result_EX[27]~I .input_async_reset = "none";
defparam \ALU_Result_EX[27]~I .input_power_up = "low";
defparam \ALU_Result_EX[27]~I .input_register_mode = "none";
defparam \ALU_Result_EX[27]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[27]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[27]~I .oe_power_up = "low";
defparam \ALU_Result_EX[27]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[27]~I .operation_mode = "output";
defparam \ALU_Result_EX[27]~I .output_async_reset = "none";
defparam \ALU_Result_EX[27]~I .output_power_up = "low";
defparam \ALU_Result_EX[27]~I .output_register_mode = "none";
defparam \ALU_Result_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[28]~I (
	.datain(\EX_ALU|Mux3~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[28]));
// synopsys translate_off
defparam \ALU_Result_EX[28]~I .input_async_reset = "none";
defparam \ALU_Result_EX[28]~I .input_power_up = "low";
defparam \ALU_Result_EX[28]~I .input_register_mode = "none";
defparam \ALU_Result_EX[28]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[28]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[28]~I .oe_power_up = "low";
defparam \ALU_Result_EX[28]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[28]~I .operation_mode = "output";
defparam \ALU_Result_EX[28]~I .output_async_reset = "none";
defparam \ALU_Result_EX[28]~I .output_power_up = "low";
defparam \ALU_Result_EX[28]~I .output_register_mode = "none";
defparam \ALU_Result_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[29]~I (
	.datain(\EX_ALU|Mux2~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[29]));
// synopsys translate_off
defparam \ALU_Result_EX[29]~I .input_async_reset = "none";
defparam \ALU_Result_EX[29]~I .input_power_up = "low";
defparam \ALU_Result_EX[29]~I .input_register_mode = "none";
defparam \ALU_Result_EX[29]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[29]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[29]~I .oe_power_up = "low";
defparam \ALU_Result_EX[29]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[29]~I .operation_mode = "output";
defparam \ALU_Result_EX[29]~I .output_async_reset = "none";
defparam \ALU_Result_EX[29]~I .output_power_up = "low";
defparam \ALU_Result_EX[29]~I .output_register_mode = "none";
defparam \ALU_Result_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[30]~I (
	.datain(\EX_ALU|Mux1~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[30]));
// synopsys translate_off
defparam \ALU_Result_EX[30]~I .input_async_reset = "none";
defparam \ALU_Result_EX[30]~I .input_power_up = "low";
defparam \ALU_Result_EX[30]~I .input_register_mode = "none";
defparam \ALU_Result_EX[30]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[30]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[30]~I .oe_power_up = "low";
defparam \ALU_Result_EX[30]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[30]~I .operation_mode = "output";
defparam \ALU_Result_EX[30]~I .output_async_reset = "none";
defparam \ALU_Result_EX[30]~I .output_power_up = "low";
defparam \ALU_Result_EX[30]~I .output_register_mode = "none";
defparam \ALU_Result_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_EX[31]~I (
	.datain(\EX_ALU|Mux0~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_EX[31]));
// synopsys translate_off
defparam \ALU_Result_EX[31]~I .input_async_reset = "none";
defparam \ALU_Result_EX[31]~I .input_power_up = "low";
defparam \ALU_Result_EX[31]~I .input_register_mode = "none";
defparam \ALU_Result_EX[31]~I .input_sync_reset = "none";
defparam \ALU_Result_EX[31]~I .oe_async_reset = "none";
defparam \ALU_Result_EX[31]~I .oe_power_up = "low";
defparam \ALU_Result_EX[31]~I .oe_register_mode = "none";
defparam \ALU_Result_EX[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_EX[31]~I .operation_mode = "output";
defparam \ALU_Result_EX[31]~I .output_async_reset = "none";
defparam \ALU_Result_EX[31]~I .output_power_up = "low";
defparam \ALU_Result_EX[31]~I .output_register_mode = "none";
defparam \ALU_Result_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[0]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[0]));
// synopsys translate_off
defparam \Branch_Dest_EX[0]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .input_power_up = "low";
defparam \Branch_Dest_EX[0]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[0]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[0]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[0]~I .operation_mode = "output";
defparam \Branch_Dest_EX[0]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[0]~I .output_power_up = "low";
defparam \Branch_Dest_EX[0]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[1]~I (
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[1]));
// synopsys translate_off
defparam \Branch_Dest_EX[1]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .input_power_up = "low";
defparam \Branch_Dest_EX[1]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[1]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[1]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[1]~I .operation_mode = "output";
defparam \Branch_Dest_EX[1]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[1]~I .output_power_up = "low";
defparam \Branch_Dest_EX[1]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[2]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[2]));
// synopsys translate_off
defparam \Branch_Dest_EX[2]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .input_power_up = "low";
defparam \Branch_Dest_EX[2]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[2]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[2]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[2]~I .operation_mode = "output";
defparam \Branch_Dest_EX[2]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[2]~I .output_power_up = "low";
defparam \Branch_Dest_EX[2]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[3]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[3]));
// synopsys translate_off
defparam \Branch_Dest_EX[3]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .input_power_up = "low";
defparam \Branch_Dest_EX[3]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[3]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[3]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[3]~I .operation_mode = "output";
defparam \Branch_Dest_EX[3]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[3]~I .output_power_up = "low";
defparam \Branch_Dest_EX[3]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[4]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[4]));
// synopsys translate_off
defparam \Branch_Dest_EX[4]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .input_power_up = "low";
defparam \Branch_Dest_EX[4]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[4]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[4]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[4]~I .operation_mode = "output";
defparam \Branch_Dest_EX[4]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[4]~I .output_power_up = "low";
defparam \Branch_Dest_EX[4]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[5]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[5]));
// synopsys translate_off
defparam \Branch_Dest_EX[5]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .input_power_up = "low";
defparam \Branch_Dest_EX[5]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[5]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[5]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[5]~I .operation_mode = "output";
defparam \Branch_Dest_EX[5]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[5]~I .output_power_up = "low";
defparam \Branch_Dest_EX[5]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[6]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[6]));
// synopsys translate_off
defparam \Branch_Dest_EX[6]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .input_power_up = "low";
defparam \Branch_Dest_EX[6]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[6]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[6]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[6]~I .operation_mode = "output";
defparam \Branch_Dest_EX[6]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[6]~I .output_power_up = "low";
defparam \Branch_Dest_EX[6]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[7]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[7]));
// synopsys translate_off
defparam \Branch_Dest_EX[7]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .input_power_up = "low";
defparam \Branch_Dest_EX[7]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[7]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[7]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[7]~I .operation_mode = "output";
defparam \Branch_Dest_EX[7]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[7]~I .output_power_up = "low";
defparam \Branch_Dest_EX[7]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[8]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[8]));
// synopsys translate_off
defparam \Branch_Dest_EX[8]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .input_power_up = "low";
defparam \Branch_Dest_EX[8]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[8]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[8]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[8]~I .operation_mode = "output";
defparam \Branch_Dest_EX[8]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[8]~I .output_power_up = "low";
defparam \Branch_Dest_EX[8]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[9]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[9]));
// synopsys translate_off
defparam \Branch_Dest_EX[9]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .input_power_up = "low";
defparam \Branch_Dest_EX[9]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[9]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[9]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[9]~I .operation_mode = "output";
defparam \Branch_Dest_EX[9]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[9]~I .output_power_up = "low";
defparam \Branch_Dest_EX[9]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[10]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[10]));
// synopsys translate_off
defparam \Branch_Dest_EX[10]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .input_power_up = "low";
defparam \Branch_Dest_EX[10]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[10]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[10]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[10]~I .operation_mode = "output";
defparam \Branch_Dest_EX[10]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[10]~I .output_power_up = "low";
defparam \Branch_Dest_EX[10]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[11]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[11]));
// synopsys translate_off
defparam \Branch_Dest_EX[11]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .input_power_up = "low";
defparam \Branch_Dest_EX[11]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[11]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[11]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[11]~I .operation_mode = "output";
defparam \Branch_Dest_EX[11]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[11]~I .output_power_up = "low";
defparam \Branch_Dest_EX[11]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[12]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[12]));
// synopsys translate_off
defparam \Branch_Dest_EX[12]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .input_power_up = "low";
defparam \Branch_Dest_EX[12]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[12]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[12]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[12]~I .operation_mode = "output";
defparam \Branch_Dest_EX[12]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[12]~I .output_power_up = "low";
defparam \Branch_Dest_EX[12]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[13]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[13]));
// synopsys translate_off
defparam \Branch_Dest_EX[13]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .input_power_up = "low";
defparam \Branch_Dest_EX[13]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[13]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[13]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[13]~I .operation_mode = "output";
defparam \Branch_Dest_EX[13]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[13]~I .output_power_up = "low";
defparam \Branch_Dest_EX[13]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[14]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[14]));
// synopsys translate_off
defparam \Branch_Dest_EX[14]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .input_power_up = "low";
defparam \Branch_Dest_EX[14]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[14]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[14]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[14]~I .operation_mode = "output";
defparam \Branch_Dest_EX[14]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[14]~I .output_power_up = "low";
defparam \Branch_Dest_EX[14]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[15]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[15]));
// synopsys translate_off
defparam \Branch_Dest_EX[15]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .input_power_up = "low";
defparam \Branch_Dest_EX[15]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[15]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[15]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[15]~I .operation_mode = "output";
defparam \Branch_Dest_EX[15]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[15]~I .output_power_up = "low";
defparam \Branch_Dest_EX[15]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[16]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[16]));
// synopsys translate_off
defparam \Branch_Dest_EX[16]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .input_power_up = "low";
defparam \Branch_Dest_EX[16]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[16]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[16]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[16]~I .operation_mode = "output";
defparam \Branch_Dest_EX[16]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[16]~I .output_power_up = "low";
defparam \Branch_Dest_EX[16]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[17]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[17]));
// synopsys translate_off
defparam \Branch_Dest_EX[17]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .input_power_up = "low";
defparam \Branch_Dest_EX[17]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[17]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[17]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[17]~I .operation_mode = "output";
defparam \Branch_Dest_EX[17]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[17]~I .output_power_up = "low";
defparam \Branch_Dest_EX[17]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[18]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[18]));
// synopsys translate_off
defparam \Branch_Dest_EX[18]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .input_power_up = "low";
defparam \Branch_Dest_EX[18]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[18]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[18]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[18]~I .operation_mode = "output";
defparam \Branch_Dest_EX[18]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[18]~I .output_power_up = "low";
defparam \Branch_Dest_EX[18]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[19]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[19]));
// synopsys translate_off
defparam \Branch_Dest_EX[19]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .input_power_up = "low";
defparam \Branch_Dest_EX[19]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[19]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[19]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[19]~I .operation_mode = "output";
defparam \Branch_Dest_EX[19]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[19]~I .output_power_up = "low";
defparam \Branch_Dest_EX[19]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[20]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[20]));
// synopsys translate_off
defparam \Branch_Dest_EX[20]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .input_power_up = "low";
defparam \Branch_Dest_EX[20]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[20]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[20]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[20]~I .operation_mode = "output";
defparam \Branch_Dest_EX[20]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[20]~I .output_power_up = "low";
defparam \Branch_Dest_EX[20]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[21]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[21]));
// synopsys translate_off
defparam \Branch_Dest_EX[21]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .input_power_up = "low";
defparam \Branch_Dest_EX[21]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[21]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[21]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[21]~I .operation_mode = "output";
defparam \Branch_Dest_EX[21]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[21]~I .output_power_up = "low";
defparam \Branch_Dest_EX[21]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[22]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[22]));
// synopsys translate_off
defparam \Branch_Dest_EX[22]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .input_power_up = "low";
defparam \Branch_Dest_EX[22]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[22]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[22]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[22]~I .operation_mode = "output";
defparam \Branch_Dest_EX[22]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[22]~I .output_power_up = "low";
defparam \Branch_Dest_EX[22]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[23]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[23]));
// synopsys translate_off
defparam \Branch_Dest_EX[23]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .input_power_up = "low";
defparam \Branch_Dest_EX[23]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[23]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[23]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[23]~I .operation_mode = "output";
defparam \Branch_Dest_EX[23]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[23]~I .output_power_up = "low";
defparam \Branch_Dest_EX[23]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[24]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[24]));
// synopsys translate_off
defparam \Branch_Dest_EX[24]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .input_power_up = "low";
defparam \Branch_Dest_EX[24]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[24]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[24]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[24]~I .operation_mode = "output";
defparam \Branch_Dest_EX[24]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[24]~I .output_power_up = "low";
defparam \Branch_Dest_EX[24]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[25]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[25]));
// synopsys translate_off
defparam \Branch_Dest_EX[25]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .input_power_up = "low";
defparam \Branch_Dest_EX[25]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[25]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[25]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[25]~I .operation_mode = "output";
defparam \Branch_Dest_EX[25]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[25]~I .output_power_up = "low";
defparam \Branch_Dest_EX[25]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[26]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[26]));
// synopsys translate_off
defparam \Branch_Dest_EX[26]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .input_power_up = "low";
defparam \Branch_Dest_EX[26]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[26]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[26]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[26]~I .operation_mode = "output";
defparam \Branch_Dest_EX[26]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[26]~I .output_power_up = "low";
defparam \Branch_Dest_EX[26]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[27]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[27]));
// synopsys translate_off
defparam \Branch_Dest_EX[27]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .input_power_up = "low";
defparam \Branch_Dest_EX[27]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[27]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[27]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[27]~I .operation_mode = "output";
defparam \Branch_Dest_EX[27]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[27]~I .output_power_up = "low";
defparam \Branch_Dest_EX[27]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[28]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[28]));
// synopsys translate_off
defparam \Branch_Dest_EX[28]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .input_power_up = "low";
defparam \Branch_Dest_EX[28]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[28]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[28]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[28]~I .operation_mode = "output";
defparam \Branch_Dest_EX[28]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[28]~I .output_power_up = "low";
defparam \Branch_Dest_EX[28]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[29]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[29]));
// synopsys translate_off
defparam \Branch_Dest_EX[29]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .input_power_up = "low";
defparam \Branch_Dest_EX[29]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[29]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[29]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[29]~I .operation_mode = "output";
defparam \Branch_Dest_EX[29]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[29]~I .output_power_up = "low";
defparam \Branch_Dest_EX[29]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[30]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[30]));
// synopsys translate_off
defparam \Branch_Dest_EX[30]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .input_power_up = "low";
defparam \Branch_Dest_EX[30]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[30]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[30]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[30]~I .operation_mode = "output";
defparam \Branch_Dest_EX[30]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[30]~I .output_power_up = "low";
defparam \Branch_Dest_EX[30]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_Dest_EX[31]~I (
	.datain(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_Dest_EX[31]));
// synopsys translate_off
defparam \Branch_Dest_EX[31]~I .input_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .input_power_up = "low";
defparam \Branch_Dest_EX[31]~I .input_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .input_sync_reset = "none";
defparam \Branch_Dest_EX[31]~I .oe_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .oe_power_up = "low";
defparam \Branch_Dest_EX[31]~I .oe_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .oe_sync_reset = "none";
defparam \Branch_Dest_EX[31]~I .operation_mode = "output";
defparam \Branch_Dest_EX[31]~I .output_async_reset = "none";
defparam \Branch_Dest_EX[31]~I .output_power_up = "low";
defparam \Branch_Dest_EX[31]~I .output_register_mode = "none";
defparam \Branch_Dest_EX[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[0]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[0]));
// synopsys translate_off
defparam \Write_Register_EX[0]~I .input_async_reset = "none";
defparam \Write_Register_EX[0]~I .input_power_up = "low";
defparam \Write_Register_EX[0]~I .input_register_mode = "none";
defparam \Write_Register_EX[0]~I .input_sync_reset = "none";
defparam \Write_Register_EX[0]~I .oe_async_reset = "none";
defparam \Write_Register_EX[0]~I .oe_power_up = "low";
defparam \Write_Register_EX[0]~I .oe_register_mode = "none";
defparam \Write_Register_EX[0]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[0]~I .operation_mode = "output";
defparam \Write_Register_EX[0]~I .output_async_reset = "none";
defparam \Write_Register_EX[0]~I .output_power_up = "low";
defparam \Write_Register_EX[0]~I .output_register_mode = "none";
defparam \Write_Register_EX[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[1]~I (
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[1]));
// synopsys translate_off
defparam \Write_Register_EX[1]~I .input_async_reset = "none";
defparam \Write_Register_EX[1]~I .input_power_up = "low";
defparam \Write_Register_EX[1]~I .input_register_mode = "none";
defparam \Write_Register_EX[1]~I .input_sync_reset = "none";
defparam \Write_Register_EX[1]~I .oe_async_reset = "none";
defparam \Write_Register_EX[1]~I .oe_power_up = "low";
defparam \Write_Register_EX[1]~I .oe_register_mode = "none";
defparam \Write_Register_EX[1]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[1]~I .operation_mode = "output";
defparam \Write_Register_EX[1]~I .output_async_reset = "none";
defparam \Write_Register_EX[1]~I .output_power_up = "low";
defparam \Write_Register_EX[1]~I .output_register_mode = "none";
defparam \Write_Register_EX[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[2]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[2]));
// synopsys translate_off
defparam \Write_Register_EX[2]~I .input_async_reset = "none";
defparam \Write_Register_EX[2]~I .input_power_up = "low";
defparam \Write_Register_EX[2]~I .input_register_mode = "none";
defparam \Write_Register_EX[2]~I .input_sync_reset = "none";
defparam \Write_Register_EX[2]~I .oe_async_reset = "none";
defparam \Write_Register_EX[2]~I .oe_power_up = "low";
defparam \Write_Register_EX[2]~I .oe_register_mode = "none";
defparam \Write_Register_EX[2]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[2]~I .operation_mode = "output";
defparam \Write_Register_EX[2]~I .output_async_reset = "none";
defparam \Write_Register_EX[2]~I .output_power_up = "low";
defparam \Write_Register_EX[2]~I .output_register_mode = "none";
defparam \Write_Register_EX[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[3]~I (
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[3]));
// synopsys translate_off
defparam \Write_Register_EX[3]~I .input_async_reset = "none";
defparam \Write_Register_EX[3]~I .input_power_up = "low";
defparam \Write_Register_EX[3]~I .input_register_mode = "none";
defparam \Write_Register_EX[3]~I .input_sync_reset = "none";
defparam \Write_Register_EX[3]~I .oe_async_reset = "none";
defparam \Write_Register_EX[3]~I .oe_power_up = "low";
defparam \Write_Register_EX[3]~I .oe_register_mode = "none";
defparam \Write_Register_EX[3]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[3]~I .operation_mode = "output";
defparam \Write_Register_EX[3]~I .output_async_reset = "none";
defparam \Write_Register_EX[3]~I .output_power_up = "low";
defparam \Write_Register_EX[3]~I .output_register_mode = "none";
defparam \Write_Register_EX[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_EX[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_EX[4]));
// synopsys translate_off
defparam \Write_Register_EX[4]~I .input_async_reset = "none";
defparam \Write_Register_EX[4]~I .input_power_up = "low";
defparam \Write_Register_EX[4]~I .input_register_mode = "none";
defparam \Write_Register_EX[4]~I .input_sync_reset = "none";
defparam \Write_Register_EX[4]~I .oe_async_reset = "none";
defparam \Write_Register_EX[4]~I .oe_power_up = "low";
defparam \Write_Register_EX[4]~I .oe_register_mode = "none";
defparam \Write_Register_EX[4]~I .oe_sync_reset = "none";
defparam \Write_Register_EX[4]~I .operation_mode = "output";
defparam \Write_Register_EX[4]~I .output_async_reset = "none";
defparam \Write_Register_EX[4]~I .output_power_up = "low";
defparam \Write_Register_EX[4]~I .output_register_mode = "none";
defparam \Write_Register_EX[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Zero_EX~I (
	.datain(\EX_ALU|Equal0~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Zero_EX));
// synopsys translate_off
defparam \Zero_EX~I .input_async_reset = "none";
defparam \Zero_EX~I .input_power_up = "low";
defparam \Zero_EX~I .input_register_mode = "none";
defparam \Zero_EX~I .input_sync_reset = "none";
defparam \Zero_EX~I .oe_async_reset = "none";
defparam \Zero_EX~I .oe_power_up = "low";
defparam \Zero_EX~I .oe_register_mode = "none";
defparam \Zero_EX~I .oe_sync_reset = "none";
defparam \Zero_EX~I .operation_mode = "output";
defparam \Zero_EX~I .output_async_reset = "none";
defparam \Zero_EX~I .output_power_up = "low";
defparam \Zero_EX~I .output_register_mode = "none";
defparam \Zero_EX~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[0]));
// synopsys translate_off
defparam \ALU_Result_MEM[0]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .input_power_up = "low";
defparam \ALU_Result_MEM[0]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[0]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[0]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[0]~I .operation_mode = "output";
defparam \ALU_Result_MEM[0]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .output_power_up = "low";
defparam \ALU_Result_MEM[0]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[1]));
// synopsys translate_off
defparam \ALU_Result_MEM[1]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .input_power_up = "low";
defparam \ALU_Result_MEM[1]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[1]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[1]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[1]~I .operation_mode = "output";
defparam \ALU_Result_MEM[1]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .output_power_up = "low";
defparam \ALU_Result_MEM[1]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[2]));
// synopsys translate_off
defparam \ALU_Result_MEM[2]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .input_power_up = "low";
defparam \ALU_Result_MEM[2]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[2]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[2]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[2]~I .operation_mode = "output";
defparam \ALU_Result_MEM[2]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .output_power_up = "low";
defparam \ALU_Result_MEM[2]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[3]));
// synopsys translate_off
defparam \ALU_Result_MEM[3]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .input_power_up = "low";
defparam \ALU_Result_MEM[3]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[3]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[3]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[3]~I .operation_mode = "output";
defparam \ALU_Result_MEM[3]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .output_power_up = "low";
defparam \ALU_Result_MEM[3]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[4]));
// synopsys translate_off
defparam \ALU_Result_MEM[4]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .input_power_up = "low";
defparam \ALU_Result_MEM[4]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[4]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[4]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[4]~I .operation_mode = "output";
defparam \ALU_Result_MEM[4]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .output_power_up = "low";
defparam \ALU_Result_MEM[4]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[5]));
// synopsys translate_off
defparam \ALU_Result_MEM[5]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .input_power_up = "low";
defparam \ALU_Result_MEM[5]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[5]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[5]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[5]~I .operation_mode = "output";
defparam \ALU_Result_MEM[5]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .output_power_up = "low";
defparam \ALU_Result_MEM[5]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[6]));
// synopsys translate_off
defparam \ALU_Result_MEM[6]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .input_power_up = "low";
defparam \ALU_Result_MEM[6]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[6]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[6]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[6]~I .operation_mode = "output";
defparam \ALU_Result_MEM[6]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .output_power_up = "low";
defparam \ALU_Result_MEM[6]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[7]));
// synopsys translate_off
defparam \ALU_Result_MEM[7]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .input_power_up = "low";
defparam \ALU_Result_MEM[7]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[7]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[7]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[7]~I .operation_mode = "output";
defparam \ALU_Result_MEM[7]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .output_power_up = "low";
defparam \ALU_Result_MEM[7]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[8]));
// synopsys translate_off
defparam \ALU_Result_MEM[8]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .input_power_up = "low";
defparam \ALU_Result_MEM[8]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[8]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[8]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[8]~I .operation_mode = "output";
defparam \ALU_Result_MEM[8]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .output_power_up = "low";
defparam \ALU_Result_MEM[8]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[9]));
// synopsys translate_off
defparam \ALU_Result_MEM[9]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .input_power_up = "low";
defparam \ALU_Result_MEM[9]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[9]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[9]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[9]~I .operation_mode = "output";
defparam \ALU_Result_MEM[9]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .output_power_up = "low";
defparam \ALU_Result_MEM[9]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[10]));
// synopsys translate_off
defparam \ALU_Result_MEM[10]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .input_power_up = "low";
defparam \ALU_Result_MEM[10]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[10]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[10]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[10]~I .operation_mode = "output";
defparam \ALU_Result_MEM[10]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .output_power_up = "low";
defparam \ALU_Result_MEM[10]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[11]));
// synopsys translate_off
defparam \ALU_Result_MEM[11]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .input_power_up = "low";
defparam \ALU_Result_MEM[11]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[11]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[11]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[11]~I .operation_mode = "output";
defparam \ALU_Result_MEM[11]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .output_power_up = "low";
defparam \ALU_Result_MEM[11]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[12]));
// synopsys translate_off
defparam \ALU_Result_MEM[12]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .input_power_up = "low";
defparam \ALU_Result_MEM[12]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[12]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[12]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[12]~I .operation_mode = "output";
defparam \ALU_Result_MEM[12]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .output_power_up = "low";
defparam \ALU_Result_MEM[12]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[13]));
// synopsys translate_off
defparam \ALU_Result_MEM[13]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .input_power_up = "low";
defparam \ALU_Result_MEM[13]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[13]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[13]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[13]~I .operation_mode = "output";
defparam \ALU_Result_MEM[13]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .output_power_up = "low";
defparam \ALU_Result_MEM[13]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[14]));
// synopsys translate_off
defparam \ALU_Result_MEM[14]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .input_power_up = "low";
defparam \ALU_Result_MEM[14]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[14]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[14]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[14]~I .operation_mode = "output";
defparam \ALU_Result_MEM[14]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .output_power_up = "low";
defparam \ALU_Result_MEM[14]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[15]));
// synopsys translate_off
defparam \ALU_Result_MEM[15]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .input_power_up = "low";
defparam \ALU_Result_MEM[15]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[15]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[15]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[15]~I .operation_mode = "output";
defparam \ALU_Result_MEM[15]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .output_power_up = "low";
defparam \ALU_Result_MEM[15]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[16]));
// synopsys translate_off
defparam \ALU_Result_MEM[16]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .input_power_up = "low";
defparam \ALU_Result_MEM[16]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[16]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[16]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[16]~I .operation_mode = "output";
defparam \ALU_Result_MEM[16]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .output_power_up = "low";
defparam \ALU_Result_MEM[16]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[17]));
// synopsys translate_off
defparam \ALU_Result_MEM[17]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .input_power_up = "low";
defparam \ALU_Result_MEM[17]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[17]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[17]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[17]~I .operation_mode = "output";
defparam \ALU_Result_MEM[17]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .output_power_up = "low";
defparam \ALU_Result_MEM[17]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[18]));
// synopsys translate_off
defparam \ALU_Result_MEM[18]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .input_power_up = "low";
defparam \ALU_Result_MEM[18]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[18]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[18]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[18]~I .operation_mode = "output";
defparam \ALU_Result_MEM[18]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .output_power_up = "low";
defparam \ALU_Result_MEM[18]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[19]));
// synopsys translate_off
defparam \ALU_Result_MEM[19]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .input_power_up = "low";
defparam \ALU_Result_MEM[19]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[19]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[19]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[19]~I .operation_mode = "output";
defparam \ALU_Result_MEM[19]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .output_power_up = "low";
defparam \ALU_Result_MEM[19]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[20]));
// synopsys translate_off
defparam \ALU_Result_MEM[20]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .input_power_up = "low";
defparam \ALU_Result_MEM[20]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[20]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[20]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[20]~I .operation_mode = "output";
defparam \ALU_Result_MEM[20]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .output_power_up = "low";
defparam \ALU_Result_MEM[20]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[21]));
// synopsys translate_off
defparam \ALU_Result_MEM[21]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .input_power_up = "low";
defparam \ALU_Result_MEM[21]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[21]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[21]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[21]~I .operation_mode = "output";
defparam \ALU_Result_MEM[21]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .output_power_up = "low";
defparam \ALU_Result_MEM[21]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[22]));
// synopsys translate_off
defparam \ALU_Result_MEM[22]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .input_power_up = "low";
defparam \ALU_Result_MEM[22]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[22]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[22]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[22]~I .operation_mode = "output";
defparam \ALU_Result_MEM[22]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .output_power_up = "low";
defparam \ALU_Result_MEM[22]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[23]));
// synopsys translate_off
defparam \ALU_Result_MEM[23]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .input_power_up = "low";
defparam \ALU_Result_MEM[23]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[23]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[23]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[23]~I .operation_mode = "output";
defparam \ALU_Result_MEM[23]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .output_power_up = "low";
defparam \ALU_Result_MEM[23]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[24]));
// synopsys translate_off
defparam \ALU_Result_MEM[24]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .input_power_up = "low";
defparam \ALU_Result_MEM[24]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[24]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[24]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[24]~I .operation_mode = "output";
defparam \ALU_Result_MEM[24]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .output_power_up = "low";
defparam \ALU_Result_MEM[24]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[25]));
// synopsys translate_off
defparam \ALU_Result_MEM[25]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .input_power_up = "low";
defparam \ALU_Result_MEM[25]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[25]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[25]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[25]~I .operation_mode = "output";
defparam \ALU_Result_MEM[25]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .output_power_up = "low";
defparam \ALU_Result_MEM[25]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[26]));
// synopsys translate_off
defparam \ALU_Result_MEM[26]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .input_power_up = "low";
defparam \ALU_Result_MEM[26]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[26]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[26]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[26]~I .operation_mode = "output";
defparam \ALU_Result_MEM[26]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .output_power_up = "low";
defparam \ALU_Result_MEM[26]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[27]));
// synopsys translate_off
defparam \ALU_Result_MEM[27]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .input_power_up = "low";
defparam \ALU_Result_MEM[27]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[27]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[27]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[27]~I .operation_mode = "output";
defparam \ALU_Result_MEM[27]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .output_power_up = "low";
defparam \ALU_Result_MEM[27]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[28]));
// synopsys translate_off
defparam \ALU_Result_MEM[28]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .input_power_up = "low";
defparam \ALU_Result_MEM[28]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[28]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[28]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[28]~I .operation_mode = "output";
defparam \ALU_Result_MEM[28]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .output_power_up = "low";
defparam \ALU_Result_MEM[28]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[29]));
// synopsys translate_off
defparam \ALU_Result_MEM[29]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .input_power_up = "low";
defparam \ALU_Result_MEM[29]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[29]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[29]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[29]~I .operation_mode = "output";
defparam \ALU_Result_MEM[29]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .output_power_up = "low";
defparam \ALU_Result_MEM[29]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[30]));
// synopsys translate_off
defparam \ALU_Result_MEM[30]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .input_power_up = "low";
defparam \ALU_Result_MEM[30]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[30]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[30]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[30]~I .operation_mode = "output";
defparam \ALU_Result_MEM[30]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .output_power_up = "low";
defparam \ALU_Result_MEM[30]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[31]));
// synopsys translate_off
defparam \ALU_Result_MEM[31]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .input_power_up = "low";
defparam \ALU_Result_MEM[31]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[31]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[31]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[31]~I .operation_mode = "output";
defparam \ALU_Result_MEM[31]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .output_power_up = "low";
defparam \ALU_Result_MEM[31]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[0]));
// synopsys translate_off
defparam \Write_Data_MEM[0]~I .input_async_reset = "none";
defparam \Write_Data_MEM[0]~I .input_power_up = "low";
defparam \Write_Data_MEM[0]~I .input_register_mode = "none";
defparam \Write_Data_MEM[0]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[0]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[0]~I .oe_power_up = "low";
defparam \Write_Data_MEM[0]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[0]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[0]~I .operation_mode = "output";
defparam \Write_Data_MEM[0]~I .output_async_reset = "none";
defparam \Write_Data_MEM[0]~I .output_power_up = "low";
defparam \Write_Data_MEM[0]~I .output_register_mode = "none";
defparam \Write_Data_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[1]));
// synopsys translate_off
defparam \Write_Data_MEM[1]~I .input_async_reset = "none";
defparam \Write_Data_MEM[1]~I .input_power_up = "low";
defparam \Write_Data_MEM[1]~I .input_register_mode = "none";
defparam \Write_Data_MEM[1]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[1]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[1]~I .oe_power_up = "low";
defparam \Write_Data_MEM[1]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[1]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[1]~I .operation_mode = "output";
defparam \Write_Data_MEM[1]~I .output_async_reset = "none";
defparam \Write_Data_MEM[1]~I .output_power_up = "low";
defparam \Write_Data_MEM[1]~I .output_register_mode = "none";
defparam \Write_Data_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[2]));
// synopsys translate_off
defparam \Write_Data_MEM[2]~I .input_async_reset = "none";
defparam \Write_Data_MEM[2]~I .input_power_up = "low";
defparam \Write_Data_MEM[2]~I .input_register_mode = "none";
defparam \Write_Data_MEM[2]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[2]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[2]~I .oe_power_up = "low";
defparam \Write_Data_MEM[2]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[2]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[2]~I .operation_mode = "output";
defparam \Write_Data_MEM[2]~I .output_async_reset = "none";
defparam \Write_Data_MEM[2]~I .output_power_up = "low";
defparam \Write_Data_MEM[2]~I .output_register_mode = "none";
defparam \Write_Data_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[3]));
// synopsys translate_off
defparam \Write_Data_MEM[3]~I .input_async_reset = "none";
defparam \Write_Data_MEM[3]~I .input_power_up = "low";
defparam \Write_Data_MEM[3]~I .input_register_mode = "none";
defparam \Write_Data_MEM[3]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[3]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[3]~I .oe_power_up = "low";
defparam \Write_Data_MEM[3]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[3]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[3]~I .operation_mode = "output";
defparam \Write_Data_MEM[3]~I .output_async_reset = "none";
defparam \Write_Data_MEM[3]~I .output_power_up = "low";
defparam \Write_Data_MEM[3]~I .output_register_mode = "none";
defparam \Write_Data_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[4]));
// synopsys translate_off
defparam \Write_Data_MEM[4]~I .input_async_reset = "none";
defparam \Write_Data_MEM[4]~I .input_power_up = "low";
defparam \Write_Data_MEM[4]~I .input_register_mode = "none";
defparam \Write_Data_MEM[4]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[4]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[4]~I .oe_power_up = "low";
defparam \Write_Data_MEM[4]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[4]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[4]~I .operation_mode = "output";
defparam \Write_Data_MEM[4]~I .output_async_reset = "none";
defparam \Write_Data_MEM[4]~I .output_power_up = "low";
defparam \Write_Data_MEM[4]~I .output_register_mode = "none";
defparam \Write_Data_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[5]));
// synopsys translate_off
defparam \Write_Data_MEM[5]~I .input_async_reset = "none";
defparam \Write_Data_MEM[5]~I .input_power_up = "low";
defparam \Write_Data_MEM[5]~I .input_register_mode = "none";
defparam \Write_Data_MEM[5]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[5]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[5]~I .oe_power_up = "low";
defparam \Write_Data_MEM[5]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[5]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[5]~I .operation_mode = "output";
defparam \Write_Data_MEM[5]~I .output_async_reset = "none";
defparam \Write_Data_MEM[5]~I .output_power_up = "low";
defparam \Write_Data_MEM[5]~I .output_register_mode = "none";
defparam \Write_Data_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[6]));
// synopsys translate_off
defparam \Write_Data_MEM[6]~I .input_async_reset = "none";
defparam \Write_Data_MEM[6]~I .input_power_up = "low";
defparam \Write_Data_MEM[6]~I .input_register_mode = "none";
defparam \Write_Data_MEM[6]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[6]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[6]~I .oe_power_up = "low";
defparam \Write_Data_MEM[6]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[6]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[6]~I .operation_mode = "output";
defparam \Write_Data_MEM[6]~I .output_async_reset = "none";
defparam \Write_Data_MEM[6]~I .output_power_up = "low";
defparam \Write_Data_MEM[6]~I .output_register_mode = "none";
defparam \Write_Data_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[7]));
// synopsys translate_off
defparam \Write_Data_MEM[7]~I .input_async_reset = "none";
defparam \Write_Data_MEM[7]~I .input_power_up = "low";
defparam \Write_Data_MEM[7]~I .input_register_mode = "none";
defparam \Write_Data_MEM[7]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[7]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[7]~I .oe_power_up = "low";
defparam \Write_Data_MEM[7]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[7]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[7]~I .operation_mode = "output";
defparam \Write_Data_MEM[7]~I .output_async_reset = "none";
defparam \Write_Data_MEM[7]~I .output_power_up = "low";
defparam \Write_Data_MEM[7]~I .output_register_mode = "none";
defparam \Write_Data_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[8]));
// synopsys translate_off
defparam \Write_Data_MEM[8]~I .input_async_reset = "none";
defparam \Write_Data_MEM[8]~I .input_power_up = "low";
defparam \Write_Data_MEM[8]~I .input_register_mode = "none";
defparam \Write_Data_MEM[8]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[8]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[8]~I .oe_power_up = "low";
defparam \Write_Data_MEM[8]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[8]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[8]~I .operation_mode = "output";
defparam \Write_Data_MEM[8]~I .output_async_reset = "none";
defparam \Write_Data_MEM[8]~I .output_power_up = "low";
defparam \Write_Data_MEM[8]~I .output_register_mode = "none";
defparam \Write_Data_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[9]));
// synopsys translate_off
defparam \Write_Data_MEM[9]~I .input_async_reset = "none";
defparam \Write_Data_MEM[9]~I .input_power_up = "low";
defparam \Write_Data_MEM[9]~I .input_register_mode = "none";
defparam \Write_Data_MEM[9]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[9]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[9]~I .oe_power_up = "low";
defparam \Write_Data_MEM[9]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[9]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[9]~I .operation_mode = "output";
defparam \Write_Data_MEM[9]~I .output_async_reset = "none";
defparam \Write_Data_MEM[9]~I .output_power_up = "low";
defparam \Write_Data_MEM[9]~I .output_register_mode = "none";
defparam \Write_Data_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[10]));
// synopsys translate_off
defparam \Write_Data_MEM[10]~I .input_async_reset = "none";
defparam \Write_Data_MEM[10]~I .input_power_up = "low";
defparam \Write_Data_MEM[10]~I .input_register_mode = "none";
defparam \Write_Data_MEM[10]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[10]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[10]~I .oe_power_up = "low";
defparam \Write_Data_MEM[10]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[10]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[10]~I .operation_mode = "output";
defparam \Write_Data_MEM[10]~I .output_async_reset = "none";
defparam \Write_Data_MEM[10]~I .output_power_up = "low";
defparam \Write_Data_MEM[10]~I .output_register_mode = "none";
defparam \Write_Data_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[11]));
// synopsys translate_off
defparam \Write_Data_MEM[11]~I .input_async_reset = "none";
defparam \Write_Data_MEM[11]~I .input_power_up = "low";
defparam \Write_Data_MEM[11]~I .input_register_mode = "none";
defparam \Write_Data_MEM[11]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[11]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[11]~I .oe_power_up = "low";
defparam \Write_Data_MEM[11]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[11]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[11]~I .operation_mode = "output";
defparam \Write_Data_MEM[11]~I .output_async_reset = "none";
defparam \Write_Data_MEM[11]~I .output_power_up = "low";
defparam \Write_Data_MEM[11]~I .output_register_mode = "none";
defparam \Write_Data_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[12]));
// synopsys translate_off
defparam \Write_Data_MEM[12]~I .input_async_reset = "none";
defparam \Write_Data_MEM[12]~I .input_power_up = "low";
defparam \Write_Data_MEM[12]~I .input_register_mode = "none";
defparam \Write_Data_MEM[12]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[12]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[12]~I .oe_power_up = "low";
defparam \Write_Data_MEM[12]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[12]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[12]~I .operation_mode = "output";
defparam \Write_Data_MEM[12]~I .output_async_reset = "none";
defparam \Write_Data_MEM[12]~I .output_power_up = "low";
defparam \Write_Data_MEM[12]~I .output_register_mode = "none";
defparam \Write_Data_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[13]));
// synopsys translate_off
defparam \Write_Data_MEM[13]~I .input_async_reset = "none";
defparam \Write_Data_MEM[13]~I .input_power_up = "low";
defparam \Write_Data_MEM[13]~I .input_register_mode = "none";
defparam \Write_Data_MEM[13]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[13]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[13]~I .oe_power_up = "low";
defparam \Write_Data_MEM[13]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[13]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[13]~I .operation_mode = "output";
defparam \Write_Data_MEM[13]~I .output_async_reset = "none";
defparam \Write_Data_MEM[13]~I .output_power_up = "low";
defparam \Write_Data_MEM[13]~I .output_register_mode = "none";
defparam \Write_Data_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[14]));
// synopsys translate_off
defparam \Write_Data_MEM[14]~I .input_async_reset = "none";
defparam \Write_Data_MEM[14]~I .input_power_up = "low";
defparam \Write_Data_MEM[14]~I .input_register_mode = "none";
defparam \Write_Data_MEM[14]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[14]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[14]~I .oe_power_up = "low";
defparam \Write_Data_MEM[14]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[14]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[14]~I .operation_mode = "output";
defparam \Write_Data_MEM[14]~I .output_async_reset = "none";
defparam \Write_Data_MEM[14]~I .output_power_up = "low";
defparam \Write_Data_MEM[14]~I .output_register_mode = "none";
defparam \Write_Data_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[15]));
// synopsys translate_off
defparam \Write_Data_MEM[15]~I .input_async_reset = "none";
defparam \Write_Data_MEM[15]~I .input_power_up = "low";
defparam \Write_Data_MEM[15]~I .input_register_mode = "none";
defparam \Write_Data_MEM[15]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[15]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[15]~I .oe_power_up = "low";
defparam \Write_Data_MEM[15]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[15]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[15]~I .operation_mode = "output";
defparam \Write_Data_MEM[15]~I .output_async_reset = "none";
defparam \Write_Data_MEM[15]~I .output_power_up = "low";
defparam \Write_Data_MEM[15]~I .output_register_mode = "none";
defparam \Write_Data_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[16]));
// synopsys translate_off
defparam \Write_Data_MEM[16]~I .input_async_reset = "none";
defparam \Write_Data_MEM[16]~I .input_power_up = "low";
defparam \Write_Data_MEM[16]~I .input_register_mode = "none";
defparam \Write_Data_MEM[16]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[16]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[16]~I .oe_power_up = "low";
defparam \Write_Data_MEM[16]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[16]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[16]~I .operation_mode = "output";
defparam \Write_Data_MEM[16]~I .output_async_reset = "none";
defparam \Write_Data_MEM[16]~I .output_power_up = "low";
defparam \Write_Data_MEM[16]~I .output_register_mode = "none";
defparam \Write_Data_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[17]));
// synopsys translate_off
defparam \Write_Data_MEM[17]~I .input_async_reset = "none";
defparam \Write_Data_MEM[17]~I .input_power_up = "low";
defparam \Write_Data_MEM[17]~I .input_register_mode = "none";
defparam \Write_Data_MEM[17]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[17]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[17]~I .oe_power_up = "low";
defparam \Write_Data_MEM[17]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[17]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[17]~I .operation_mode = "output";
defparam \Write_Data_MEM[17]~I .output_async_reset = "none";
defparam \Write_Data_MEM[17]~I .output_power_up = "low";
defparam \Write_Data_MEM[17]~I .output_register_mode = "none";
defparam \Write_Data_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[18]));
// synopsys translate_off
defparam \Write_Data_MEM[18]~I .input_async_reset = "none";
defparam \Write_Data_MEM[18]~I .input_power_up = "low";
defparam \Write_Data_MEM[18]~I .input_register_mode = "none";
defparam \Write_Data_MEM[18]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[18]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[18]~I .oe_power_up = "low";
defparam \Write_Data_MEM[18]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[18]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[18]~I .operation_mode = "output";
defparam \Write_Data_MEM[18]~I .output_async_reset = "none";
defparam \Write_Data_MEM[18]~I .output_power_up = "low";
defparam \Write_Data_MEM[18]~I .output_register_mode = "none";
defparam \Write_Data_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[19]));
// synopsys translate_off
defparam \Write_Data_MEM[19]~I .input_async_reset = "none";
defparam \Write_Data_MEM[19]~I .input_power_up = "low";
defparam \Write_Data_MEM[19]~I .input_register_mode = "none";
defparam \Write_Data_MEM[19]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[19]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[19]~I .oe_power_up = "low";
defparam \Write_Data_MEM[19]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[19]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[19]~I .operation_mode = "output";
defparam \Write_Data_MEM[19]~I .output_async_reset = "none";
defparam \Write_Data_MEM[19]~I .output_power_up = "low";
defparam \Write_Data_MEM[19]~I .output_register_mode = "none";
defparam \Write_Data_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[20]));
// synopsys translate_off
defparam \Write_Data_MEM[20]~I .input_async_reset = "none";
defparam \Write_Data_MEM[20]~I .input_power_up = "low";
defparam \Write_Data_MEM[20]~I .input_register_mode = "none";
defparam \Write_Data_MEM[20]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[20]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[20]~I .oe_power_up = "low";
defparam \Write_Data_MEM[20]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[20]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[20]~I .operation_mode = "output";
defparam \Write_Data_MEM[20]~I .output_async_reset = "none";
defparam \Write_Data_MEM[20]~I .output_power_up = "low";
defparam \Write_Data_MEM[20]~I .output_register_mode = "none";
defparam \Write_Data_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[21]));
// synopsys translate_off
defparam \Write_Data_MEM[21]~I .input_async_reset = "none";
defparam \Write_Data_MEM[21]~I .input_power_up = "low";
defparam \Write_Data_MEM[21]~I .input_register_mode = "none";
defparam \Write_Data_MEM[21]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[21]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[21]~I .oe_power_up = "low";
defparam \Write_Data_MEM[21]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[21]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[21]~I .operation_mode = "output";
defparam \Write_Data_MEM[21]~I .output_async_reset = "none";
defparam \Write_Data_MEM[21]~I .output_power_up = "low";
defparam \Write_Data_MEM[21]~I .output_register_mode = "none";
defparam \Write_Data_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[22]));
// synopsys translate_off
defparam \Write_Data_MEM[22]~I .input_async_reset = "none";
defparam \Write_Data_MEM[22]~I .input_power_up = "low";
defparam \Write_Data_MEM[22]~I .input_register_mode = "none";
defparam \Write_Data_MEM[22]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[22]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[22]~I .oe_power_up = "low";
defparam \Write_Data_MEM[22]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[22]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[22]~I .operation_mode = "output";
defparam \Write_Data_MEM[22]~I .output_async_reset = "none";
defparam \Write_Data_MEM[22]~I .output_power_up = "low";
defparam \Write_Data_MEM[22]~I .output_register_mode = "none";
defparam \Write_Data_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[23]));
// synopsys translate_off
defparam \Write_Data_MEM[23]~I .input_async_reset = "none";
defparam \Write_Data_MEM[23]~I .input_power_up = "low";
defparam \Write_Data_MEM[23]~I .input_register_mode = "none";
defparam \Write_Data_MEM[23]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[23]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[23]~I .oe_power_up = "low";
defparam \Write_Data_MEM[23]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[23]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[23]~I .operation_mode = "output";
defparam \Write_Data_MEM[23]~I .output_async_reset = "none";
defparam \Write_Data_MEM[23]~I .output_power_up = "low";
defparam \Write_Data_MEM[23]~I .output_register_mode = "none";
defparam \Write_Data_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[24]));
// synopsys translate_off
defparam \Write_Data_MEM[24]~I .input_async_reset = "none";
defparam \Write_Data_MEM[24]~I .input_power_up = "low";
defparam \Write_Data_MEM[24]~I .input_register_mode = "none";
defparam \Write_Data_MEM[24]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[24]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[24]~I .oe_power_up = "low";
defparam \Write_Data_MEM[24]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[24]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[24]~I .operation_mode = "output";
defparam \Write_Data_MEM[24]~I .output_async_reset = "none";
defparam \Write_Data_MEM[24]~I .output_power_up = "low";
defparam \Write_Data_MEM[24]~I .output_register_mode = "none";
defparam \Write_Data_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[25]));
// synopsys translate_off
defparam \Write_Data_MEM[25]~I .input_async_reset = "none";
defparam \Write_Data_MEM[25]~I .input_power_up = "low";
defparam \Write_Data_MEM[25]~I .input_register_mode = "none";
defparam \Write_Data_MEM[25]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[25]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[25]~I .oe_power_up = "low";
defparam \Write_Data_MEM[25]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[25]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[25]~I .operation_mode = "output";
defparam \Write_Data_MEM[25]~I .output_async_reset = "none";
defparam \Write_Data_MEM[25]~I .output_power_up = "low";
defparam \Write_Data_MEM[25]~I .output_register_mode = "none";
defparam \Write_Data_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[26]));
// synopsys translate_off
defparam \Write_Data_MEM[26]~I .input_async_reset = "none";
defparam \Write_Data_MEM[26]~I .input_power_up = "low";
defparam \Write_Data_MEM[26]~I .input_register_mode = "none";
defparam \Write_Data_MEM[26]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[26]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[26]~I .oe_power_up = "low";
defparam \Write_Data_MEM[26]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[26]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[26]~I .operation_mode = "output";
defparam \Write_Data_MEM[26]~I .output_async_reset = "none";
defparam \Write_Data_MEM[26]~I .output_power_up = "low";
defparam \Write_Data_MEM[26]~I .output_register_mode = "none";
defparam \Write_Data_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[27]));
// synopsys translate_off
defparam \Write_Data_MEM[27]~I .input_async_reset = "none";
defparam \Write_Data_MEM[27]~I .input_power_up = "low";
defparam \Write_Data_MEM[27]~I .input_register_mode = "none";
defparam \Write_Data_MEM[27]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[27]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[27]~I .oe_power_up = "low";
defparam \Write_Data_MEM[27]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[27]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[27]~I .operation_mode = "output";
defparam \Write_Data_MEM[27]~I .output_async_reset = "none";
defparam \Write_Data_MEM[27]~I .output_power_up = "low";
defparam \Write_Data_MEM[27]~I .output_register_mode = "none";
defparam \Write_Data_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[28]));
// synopsys translate_off
defparam \Write_Data_MEM[28]~I .input_async_reset = "none";
defparam \Write_Data_MEM[28]~I .input_power_up = "low";
defparam \Write_Data_MEM[28]~I .input_register_mode = "none";
defparam \Write_Data_MEM[28]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[28]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[28]~I .oe_power_up = "low";
defparam \Write_Data_MEM[28]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[28]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[28]~I .operation_mode = "output";
defparam \Write_Data_MEM[28]~I .output_async_reset = "none";
defparam \Write_Data_MEM[28]~I .output_power_up = "low";
defparam \Write_Data_MEM[28]~I .output_register_mode = "none";
defparam \Write_Data_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[29]));
// synopsys translate_off
defparam \Write_Data_MEM[29]~I .input_async_reset = "none";
defparam \Write_Data_MEM[29]~I .input_power_up = "low";
defparam \Write_Data_MEM[29]~I .input_register_mode = "none";
defparam \Write_Data_MEM[29]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[29]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[29]~I .oe_power_up = "low";
defparam \Write_Data_MEM[29]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[29]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[29]~I .operation_mode = "output";
defparam \Write_Data_MEM[29]~I .output_async_reset = "none";
defparam \Write_Data_MEM[29]~I .output_power_up = "low";
defparam \Write_Data_MEM[29]~I .output_register_mode = "none";
defparam \Write_Data_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[30]));
// synopsys translate_off
defparam \Write_Data_MEM[30]~I .input_async_reset = "none";
defparam \Write_Data_MEM[30]~I .input_power_up = "low";
defparam \Write_Data_MEM[30]~I .input_register_mode = "none";
defparam \Write_Data_MEM[30]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[30]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[30]~I .oe_power_up = "low";
defparam \Write_Data_MEM[30]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[30]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[30]~I .operation_mode = "output";
defparam \Write_Data_MEM[30]~I .output_async_reset = "none";
defparam \Write_Data_MEM[30]~I .output_power_up = "low";
defparam \Write_Data_MEM[30]~I .output_register_mode = "none";
defparam \Write_Data_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM[31]));
// synopsys translate_off
defparam \Write_Data_MEM[31]~I .input_async_reset = "none";
defparam \Write_Data_MEM[31]~I .input_power_up = "low";
defparam \Write_Data_MEM[31]~I .input_register_mode = "none";
defparam \Write_Data_MEM[31]~I .input_sync_reset = "none";
defparam \Write_Data_MEM[31]~I .oe_async_reset = "none";
defparam \Write_Data_MEM[31]~I .oe_power_up = "low";
defparam \Write_Data_MEM[31]~I .oe_register_mode = "none";
defparam \Write_Data_MEM[31]~I .oe_sync_reset = "none";
defparam \Write_Data_MEM[31]~I .operation_mode = "output";
defparam \Write_Data_MEM[31]~I .output_async_reset = "none";
defparam \Write_Data_MEM[31]~I .output_power_up = "low";
defparam \Write_Data_MEM[31]~I .output_register_mode = "none";
defparam \Write_Data_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[0]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[0]));
// synopsys translate_off
defparam \Read_Data_MEM[0]~I .input_async_reset = "none";
defparam \Read_Data_MEM[0]~I .input_power_up = "low";
defparam \Read_Data_MEM[0]~I .input_register_mode = "none";
defparam \Read_Data_MEM[0]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[0]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[0]~I .oe_power_up = "low";
defparam \Read_Data_MEM[0]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[0]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[0]~I .operation_mode = "output";
defparam \Read_Data_MEM[0]~I .output_async_reset = "none";
defparam \Read_Data_MEM[0]~I .output_power_up = "low";
defparam \Read_Data_MEM[0]~I .output_register_mode = "none";
defparam \Read_Data_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[1]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[1]));
// synopsys translate_off
defparam \Read_Data_MEM[1]~I .input_async_reset = "none";
defparam \Read_Data_MEM[1]~I .input_power_up = "low";
defparam \Read_Data_MEM[1]~I .input_register_mode = "none";
defparam \Read_Data_MEM[1]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[1]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[1]~I .oe_power_up = "low";
defparam \Read_Data_MEM[1]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[1]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[1]~I .operation_mode = "output";
defparam \Read_Data_MEM[1]~I .output_async_reset = "none";
defparam \Read_Data_MEM[1]~I .output_power_up = "low";
defparam \Read_Data_MEM[1]~I .output_register_mode = "none";
defparam \Read_Data_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[2]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[2]));
// synopsys translate_off
defparam \Read_Data_MEM[2]~I .input_async_reset = "none";
defparam \Read_Data_MEM[2]~I .input_power_up = "low";
defparam \Read_Data_MEM[2]~I .input_register_mode = "none";
defparam \Read_Data_MEM[2]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[2]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[2]~I .oe_power_up = "low";
defparam \Read_Data_MEM[2]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[2]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[2]~I .operation_mode = "output";
defparam \Read_Data_MEM[2]~I .output_async_reset = "none";
defparam \Read_Data_MEM[2]~I .output_power_up = "low";
defparam \Read_Data_MEM[2]~I .output_register_mode = "none";
defparam \Read_Data_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[3]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[3]));
// synopsys translate_off
defparam \Read_Data_MEM[3]~I .input_async_reset = "none";
defparam \Read_Data_MEM[3]~I .input_power_up = "low";
defparam \Read_Data_MEM[3]~I .input_register_mode = "none";
defparam \Read_Data_MEM[3]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[3]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[3]~I .oe_power_up = "low";
defparam \Read_Data_MEM[3]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[3]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[3]~I .operation_mode = "output";
defparam \Read_Data_MEM[3]~I .output_async_reset = "none";
defparam \Read_Data_MEM[3]~I .output_power_up = "low";
defparam \Read_Data_MEM[3]~I .output_register_mode = "none";
defparam \Read_Data_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[4]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[4]));
// synopsys translate_off
defparam \Read_Data_MEM[4]~I .input_async_reset = "none";
defparam \Read_Data_MEM[4]~I .input_power_up = "low";
defparam \Read_Data_MEM[4]~I .input_register_mode = "none";
defparam \Read_Data_MEM[4]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[4]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[4]~I .oe_power_up = "low";
defparam \Read_Data_MEM[4]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[4]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[4]~I .operation_mode = "output";
defparam \Read_Data_MEM[4]~I .output_async_reset = "none";
defparam \Read_Data_MEM[4]~I .output_power_up = "low";
defparam \Read_Data_MEM[4]~I .output_register_mode = "none";
defparam \Read_Data_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[5]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[5]));
// synopsys translate_off
defparam \Read_Data_MEM[5]~I .input_async_reset = "none";
defparam \Read_Data_MEM[5]~I .input_power_up = "low";
defparam \Read_Data_MEM[5]~I .input_register_mode = "none";
defparam \Read_Data_MEM[5]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[5]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[5]~I .oe_power_up = "low";
defparam \Read_Data_MEM[5]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[5]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[5]~I .operation_mode = "output";
defparam \Read_Data_MEM[5]~I .output_async_reset = "none";
defparam \Read_Data_MEM[5]~I .output_power_up = "low";
defparam \Read_Data_MEM[5]~I .output_register_mode = "none";
defparam \Read_Data_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[6]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[6]));
// synopsys translate_off
defparam \Read_Data_MEM[6]~I .input_async_reset = "none";
defparam \Read_Data_MEM[6]~I .input_power_up = "low";
defparam \Read_Data_MEM[6]~I .input_register_mode = "none";
defparam \Read_Data_MEM[6]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[6]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[6]~I .oe_power_up = "low";
defparam \Read_Data_MEM[6]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[6]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[6]~I .operation_mode = "output";
defparam \Read_Data_MEM[6]~I .output_async_reset = "none";
defparam \Read_Data_MEM[6]~I .output_power_up = "low";
defparam \Read_Data_MEM[6]~I .output_register_mode = "none";
defparam \Read_Data_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[7]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[7]));
// synopsys translate_off
defparam \Read_Data_MEM[7]~I .input_async_reset = "none";
defparam \Read_Data_MEM[7]~I .input_power_up = "low";
defparam \Read_Data_MEM[7]~I .input_register_mode = "none";
defparam \Read_Data_MEM[7]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[7]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[7]~I .oe_power_up = "low";
defparam \Read_Data_MEM[7]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[7]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[7]~I .operation_mode = "output";
defparam \Read_Data_MEM[7]~I .output_async_reset = "none";
defparam \Read_Data_MEM[7]~I .output_power_up = "low";
defparam \Read_Data_MEM[7]~I .output_register_mode = "none";
defparam \Read_Data_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[8]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[8]));
// synopsys translate_off
defparam \Read_Data_MEM[8]~I .input_async_reset = "none";
defparam \Read_Data_MEM[8]~I .input_power_up = "low";
defparam \Read_Data_MEM[8]~I .input_register_mode = "none";
defparam \Read_Data_MEM[8]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[8]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[8]~I .oe_power_up = "low";
defparam \Read_Data_MEM[8]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[8]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[8]~I .operation_mode = "output";
defparam \Read_Data_MEM[8]~I .output_async_reset = "none";
defparam \Read_Data_MEM[8]~I .output_power_up = "low";
defparam \Read_Data_MEM[8]~I .output_register_mode = "none";
defparam \Read_Data_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[9]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[9]));
// synopsys translate_off
defparam \Read_Data_MEM[9]~I .input_async_reset = "none";
defparam \Read_Data_MEM[9]~I .input_power_up = "low";
defparam \Read_Data_MEM[9]~I .input_register_mode = "none";
defparam \Read_Data_MEM[9]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[9]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[9]~I .oe_power_up = "low";
defparam \Read_Data_MEM[9]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[9]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[9]~I .operation_mode = "output";
defparam \Read_Data_MEM[9]~I .output_async_reset = "none";
defparam \Read_Data_MEM[9]~I .output_power_up = "low";
defparam \Read_Data_MEM[9]~I .output_register_mode = "none";
defparam \Read_Data_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[10]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[10]));
// synopsys translate_off
defparam \Read_Data_MEM[10]~I .input_async_reset = "none";
defparam \Read_Data_MEM[10]~I .input_power_up = "low";
defparam \Read_Data_MEM[10]~I .input_register_mode = "none";
defparam \Read_Data_MEM[10]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[10]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[10]~I .oe_power_up = "low";
defparam \Read_Data_MEM[10]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[10]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[10]~I .operation_mode = "output";
defparam \Read_Data_MEM[10]~I .output_async_reset = "none";
defparam \Read_Data_MEM[10]~I .output_power_up = "low";
defparam \Read_Data_MEM[10]~I .output_register_mode = "none";
defparam \Read_Data_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[11]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[11]));
// synopsys translate_off
defparam \Read_Data_MEM[11]~I .input_async_reset = "none";
defparam \Read_Data_MEM[11]~I .input_power_up = "low";
defparam \Read_Data_MEM[11]~I .input_register_mode = "none";
defparam \Read_Data_MEM[11]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[11]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[11]~I .oe_power_up = "low";
defparam \Read_Data_MEM[11]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[11]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[11]~I .operation_mode = "output";
defparam \Read_Data_MEM[11]~I .output_async_reset = "none";
defparam \Read_Data_MEM[11]~I .output_power_up = "low";
defparam \Read_Data_MEM[11]~I .output_register_mode = "none";
defparam \Read_Data_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[12]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[12]));
// synopsys translate_off
defparam \Read_Data_MEM[12]~I .input_async_reset = "none";
defparam \Read_Data_MEM[12]~I .input_power_up = "low";
defparam \Read_Data_MEM[12]~I .input_register_mode = "none";
defparam \Read_Data_MEM[12]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[12]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[12]~I .oe_power_up = "low";
defparam \Read_Data_MEM[12]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[12]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[12]~I .operation_mode = "output";
defparam \Read_Data_MEM[12]~I .output_async_reset = "none";
defparam \Read_Data_MEM[12]~I .output_power_up = "low";
defparam \Read_Data_MEM[12]~I .output_register_mode = "none";
defparam \Read_Data_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[13]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[13]));
// synopsys translate_off
defparam \Read_Data_MEM[13]~I .input_async_reset = "none";
defparam \Read_Data_MEM[13]~I .input_power_up = "low";
defparam \Read_Data_MEM[13]~I .input_register_mode = "none";
defparam \Read_Data_MEM[13]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[13]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[13]~I .oe_power_up = "low";
defparam \Read_Data_MEM[13]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[13]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[13]~I .operation_mode = "output";
defparam \Read_Data_MEM[13]~I .output_async_reset = "none";
defparam \Read_Data_MEM[13]~I .output_power_up = "low";
defparam \Read_Data_MEM[13]~I .output_register_mode = "none";
defparam \Read_Data_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[14]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[14]));
// synopsys translate_off
defparam \Read_Data_MEM[14]~I .input_async_reset = "none";
defparam \Read_Data_MEM[14]~I .input_power_up = "low";
defparam \Read_Data_MEM[14]~I .input_register_mode = "none";
defparam \Read_Data_MEM[14]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[14]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[14]~I .oe_power_up = "low";
defparam \Read_Data_MEM[14]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[14]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[14]~I .operation_mode = "output";
defparam \Read_Data_MEM[14]~I .output_async_reset = "none";
defparam \Read_Data_MEM[14]~I .output_power_up = "low";
defparam \Read_Data_MEM[14]~I .output_register_mode = "none";
defparam \Read_Data_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[15]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[15]));
// synopsys translate_off
defparam \Read_Data_MEM[15]~I .input_async_reset = "none";
defparam \Read_Data_MEM[15]~I .input_power_up = "low";
defparam \Read_Data_MEM[15]~I .input_register_mode = "none";
defparam \Read_Data_MEM[15]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[15]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[15]~I .oe_power_up = "low";
defparam \Read_Data_MEM[15]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[15]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[15]~I .operation_mode = "output";
defparam \Read_Data_MEM[15]~I .output_async_reset = "none";
defparam \Read_Data_MEM[15]~I .output_power_up = "low";
defparam \Read_Data_MEM[15]~I .output_register_mode = "none";
defparam \Read_Data_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[16]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[16]));
// synopsys translate_off
defparam \Read_Data_MEM[16]~I .input_async_reset = "none";
defparam \Read_Data_MEM[16]~I .input_power_up = "low";
defparam \Read_Data_MEM[16]~I .input_register_mode = "none";
defparam \Read_Data_MEM[16]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[16]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[16]~I .oe_power_up = "low";
defparam \Read_Data_MEM[16]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[16]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[16]~I .operation_mode = "output";
defparam \Read_Data_MEM[16]~I .output_async_reset = "none";
defparam \Read_Data_MEM[16]~I .output_power_up = "low";
defparam \Read_Data_MEM[16]~I .output_register_mode = "none";
defparam \Read_Data_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[17]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[17]));
// synopsys translate_off
defparam \Read_Data_MEM[17]~I .input_async_reset = "none";
defparam \Read_Data_MEM[17]~I .input_power_up = "low";
defparam \Read_Data_MEM[17]~I .input_register_mode = "none";
defparam \Read_Data_MEM[17]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[17]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[17]~I .oe_power_up = "low";
defparam \Read_Data_MEM[17]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[17]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[17]~I .operation_mode = "output";
defparam \Read_Data_MEM[17]~I .output_async_reset = "none";
defparam \Read_Data_MEM[17]~I .output_power_up = "low";
defparam \Read_Data_MEM[17]~I .output_register_mode = "none";
defparam \Read_Data_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[18]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[18]));
// synopsys translate_off
defparam \Read_Data_MEM[18]~I .input_async_reset = "none";
defparam \Read_Data_MEM[18]~I .input_power_up = "low";
defparam \Read_Data_MEM[18]~I .input_register_mode = "none";
defparam \Read_Data_MEM[18]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[18]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[18]~I .oe_power_up = "low";
defparam \Read_Data_MEM[18]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[18]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[18]~I .operation_mode = "output";
defparam \Read_Data_MEM[18]~I .output_async_reset = "none";
defparam \Read_Data_MEM[18]~I .output_power_up = "low";
defparam \Read_Data_MEM[18]~I .output_register_mode = "none";
defparam \Read_Data_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[19]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[19]));
// synopsys translate_off
defparam \Read_Data_MEM[19]~I .input_async_reset = "none";
defparam \Read_Data_MEM[19]~I .input_power_up = "low";
defparam \Read_Data_MEM[19]~I .input_register_mode = "none";
defparam \Read_Data_MEM[19]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[19]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[19]~I .oe_power_up = "low";
defparam \Read_Data_MEM[19]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[19]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[19]~I .operation_mode = "output";
defparam \Read_Data_MEM[19]~I .output_async_reset = "none";
defparam \Read_Data_MEM[19]~I .output_power_up = "low";
defparam \Read_Data_MEM[19]~I .output_register_mode = "none";
defparam \Read_Data_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[20]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[20]));
// synopsys translate_off
defparam \Read_Data_MEM[20]~I .input_async_reset = "none";
defparam \Read_Data_MEM[20]~I .input_power_up = "low";
defparam \Read_Data_MEM[20]~I .input_register_mode = "none";
defparam \Read_Data_MEM[20]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[20]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[20]~I .oe_power_up = "low";
defparam \Read_Data_MEM[20]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[20]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[20]~I .operation_mode = "output";
defparam \Read_Data_MEM[20]~I .output_async_reset = "none";
defparam \Read_Data_MEM[20]~I .output_power_up = "low";
defparam \Read_Data_MEM[20]~I .output_register_mode = "none";
defparam \Read_Data_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[21]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[21]));
// synopsys translate_off
defparam \Read_Data_MEM[21]~I .input_async_reset = "none";
defparam \Read_Data_MEM[21]~I .input_power_up = "low";
defparam \Read_Data_MEM[21]~I .input_register_mode = "none";
defparam \Read_Data_MEM[21]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[21]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[21]~I .oe_power_up = "low";
defparam \Read_Data_MEM[21]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[21]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[21]~I .operation_mode = "output";
defparam \Read_Data_MEM[21]~I .output_async_reset = "none";
defparam \Read_Data_MEM[21]~I .output_power_up = "low";
defparam \Read_Data_MEM[21]~I .output_register_mode = "none";
defparam \Read_Data_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[22]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[22]));
// synopsys translate_off
defparam \Read_Data_MEM[22]~I .input_async_reset = "none";
defparam \Read_Data_MEM[22]~I .input_power_up = "low";
defparam \Read_Data_MEM[22]~I .input_register_mode = "none";
defparam \Read_Data_MEM[22]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[22]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[22]~I .oe_power_up = "low";
defparam \Read_Data_MEM[22]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[22]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[22]~I .operation_mode = "output";
defparam \Read_Data_MEM[22]~I .output_async_reset = "none";
defparam \Read_Data_MEM[22]~I .output_power_up = "low";
defparam \Read_Data_MEM[22]~I .output_register_mode = "none";
defparam \Read_Data_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[23]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[23]));
// synopsys translate_off
defparam \Read_Data_MEM[23]~I .input_async_reset = "none";
defparam \Read_Data_MEM[23]~I .input_power_up = "low";
defparam \Read_Data_MEM[23]~I .input_register_mode = "none";
defparam \Read_Data_MEM[23]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[23]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[23]~I .oe_power_up = "low";
defparam \Read_Data_MEM[23]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[23]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[23]~I .operation_mode = "output";
defparam \Read_Data_MEM[23]~I .output_async_reset = "none";
defparam \Read_Data_MEM[23]~I .output_power_up = "low";
defparam \Read_Data_MEM[23]~I .output_register_mode = "none";
defparam \Read_Data_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[24]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[24]));
// synopsys translate_off
defparam \Read_Data_MEM[24]~I .input_async_reset = "none";
defparam \Read_Data_MEM[24]~I .input_power_up = "low";
defparam \Read_Data_MEM[24]~I .input_register_mode = "none";
defparam \Read_Data_MEM[24]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[24]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[24]~I .oe_power_up = "low";
defparam \Read_Data_MEM[24]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[24]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[24]~I .operation_mode = "output";
defparam \Read_Data_MEM[24]~I .output_async_reset = "none";
defparam \Read_Data_MEM[24]~I .output_power_up = "low";
defparam \Read_Data_MEM[24]~I .output_register_mode = "none";
defparam \Read_Data_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[25]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[25]));
// synopsys translate_off
defparam \Read_Data_MEM[25]~I .input_async_reset = "none";
defparam \Read_Data_MEM[25]~I .input_power_up = "low";
defparam \Read_Data_MEM[25]~I .input_register_mode = "none";
defparam \Read_Data_MEM[25]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[25]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[25]~I .oe_power_up = "low";
defparam \Read_Data_MEM[25]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[25]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[25]~I .operation_mode = "output";
defparam \Read_Data_MEM[25]~I .output_async_reset = "none";
defparam \Read_Data_MEM[25]~I .output_power_up = "low";
defparam \Read_Data_MEM[25]~I .output_register_mode = "none";
defparam \Read_Data_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[26]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[26]));
// synopsys translate_off
defparam \Read_Data_MEM[26]~I .input_async_reset = "none";
defparam \Read_Data_MEM[26]~I .input_power_up = "low";
defparam \Read_Data_MEM[26]~I .input_register_mode = "none";
defparam \Read_Data_MEM[26]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[26]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[26]~I .oe_power_up = "low";
defparam \Read_Data_MEM[26]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[26]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[26]~I .operation_mode = "output";
defparam \Read_Data_MEM[26]~I .output_async_reset = "none";
defparam \Read_Data_MEM[26]~I .output_power_up = "low";
defparam \Read_Data_MEM[26]~I .output_register_mode = "none";
defparam \Read_Data_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[27]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[27]));
// synopsys translate_off
defparam \Read_Data_MEM[27]~I .input_async_reset = "none";
defparam \Read_Data_MEM[27]~I .input_power_up = "low";
defparam \Read_Data_MEM[27]~I .input_register_mode = "none";
defparam \Read_Data_MEM[27]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[27]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[27]~I .oe_power_up = "low";
defparam \Read_Data_MEM[27]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[27]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[27]~I .operation_mode = "output";
defparam \Read_Data_MEM[27]~I .output_async_reset = "none";
defparam \Read_Data_MEM[27]~I .output_power_up = "low";
defparam \Read_Data_MEM[27]~I .output_register_mode = "none";
defparam \Read_Data_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[28]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[28]));
// synopsys translate_off
defparam \Read_Data_MEM[28]~I .input_async_reset = "none";
defparam \Read_Data_MEM[28]~I .input_power_up = "low";
defparam \Read_Data_MEM[28]~I .input_register_mode = "none";
defparam \Read_Data_MEM[28]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[28]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[28]~I .oe_power_up = "low";
defparam \Read_Data_MEM[28]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[28]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[28]~I .operation_mode = "output";
defparam \Read_Data_MEM[28]~I .output_async_reset = "none";
defparam \Read_Data_MEM[28]~I .output_power_up = "low";
defparam \Read_Data_MEM[28]~I .output_register_mode = "none";
defparam \Read_Data_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[29]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[29]));
// synopsys translate_off
defparam \Read_Data_MEM[29]~I .input_async_reset = "none";
defparam \Read_Data_MEM[29]~I .input_power_up = "low";
defparam \Read_Data_MEM[29]~I .input_register_mode = "none";
defparam \Read_Data_MEM[29]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[29]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[29]~I .oe_power_up = "low";
defparam \Read_Data_MEM[29]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[29]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[29]~I .operation_mode = "output";
defparam \Read_Data_MEM[29]~I .output_async_reset = "none";
defparam \Read_Data_MEM[29]~I .output_power_up = "low";
defparam \Read_Data_MEM[29]~I .output_register_mode = "none";
defparam \Read_Data_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[30]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[30]));
// synopsys translate_off
defparam \Read_Data_MEM[30]~I .input_async_reset = "none";
defparam \Read_Data_MEM[30]~I .input_power_up = "low";
defparam \Read_Data_MEM[30]~I .input_register_mode = "none";
defparam \Read_Data_MEM[30]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[30]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[30]~I .oe_power_up = "low";
defparam \Read_Data_MEM[30]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[30]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[30]~I .operation_mode = "output";
defparam \Read_Data_MEM[30]~I .output_async_reset = "none";
defparam \Read_Data_MEM[30]~I .output_power_up = "low";
defparam \Read_Data_MEM[30]~I .output_register_mode = "none";
defparam \Read_Data_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_MEM[31]~I (
	.datain(\MEM_Data_Memory|Read_Data_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_MEM[31]));
// synopsys translate_off
defparam \Read_Data_MEM[31]~I .input_async_reset = "none";
defparam \Read_Data_MEM[31]~I .input_power_up = "low";
defparam \Read_Data_MEM[31]~I .input_register_mode = "none";
defparam \Read_Data_MEM[31]~I .input_sync_reset = "none";
defparam \Read_Data_MEM[31]~I .oe_async_reset = "none";
defparam \Read_Data_MEM[31]~I .oe_power_up = "low";
defparam \Read_Data_MEM[31]~I .oe_register_mode = "none";
defparam \Read_Data_MEM[31]~I .oe_sync_reset = "none";
defparam \Read_Data_MEM[31]~I .operation_mode = "output";
defparam \Read_Data_MEM[31]~I .output_async_reset = "none";
defparam \Read_Data_MEM[31]~I .output_power_up = "low";
defparam \Read_Data_MEM[31]~I .output_register_mode = "none";
defparam \Read_Data_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PCSrc_MEM~I (
	.datain(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc_MEM));
// synopsys translate_off
defparam \PCSrc_MEM~I .input_async_reset = "none";
defparam \PCSrc_MEM~I .input_power_up = "low";
defparam \PCSrc_MEM~I .input_register_mode = "none";
defparam \PCSrc_MEM~I .input_sync_reset = "none";
defparam \PCSrc_MEM~I .oe_async_reset = "none";
defparam \PCSrc_MEM~I .oe_power_up = "low";
defparam \PCSrc_MEM~I .oe_register_mode = "none";
defparam \PCSrc_MEM~I .oe_sync_reset = "none";
defparam \PCSrc_MEM~I .operation_mode = "output";
defparam \PCSrc_MEM~I .output_async_reset = "none";
defparam \PCSrc_MEM~I .output_power_up = "low";
defparam \PCSrc_MEM~I .output_register_mode = "none";
defparam \PCSrc_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[0]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[0]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[0]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[0]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[0]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[1]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[1]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[1]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[1]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[1]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[2]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[2]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[2]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[2]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[2]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[3]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[3]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[3]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[3]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[3]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[4]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[4]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[4]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[4]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[4]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[5]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[5]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[5]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[5]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[5]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[6]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[6]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[6]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[6]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[6]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[7]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[7]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[7]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[7]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[7]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[8]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[8]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[8]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[8]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[8]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[9]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[9]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[9]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[9]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[9]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[10]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[10]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[10]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[10]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[10]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[11]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[11]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[11]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[11]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[11]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[12]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[12]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[12]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[12]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[12]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[13]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[13]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[13]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[13]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[13]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[14]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[14]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[14]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[14]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[14]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[15]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[15]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[15]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[15]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[15]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[16]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[16]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[16]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[16]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[16]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[17]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[17]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[17]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[17]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[17]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[18]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[18]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[18]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[18]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[18]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[19]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[19]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[19]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[19]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[19]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[20]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[20]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[20]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[20]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[20]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[21]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[21]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[21]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[21]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[21]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[22]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[22]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[22]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[22]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[22]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[23]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[23]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[23]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[23]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[23]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[24]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[24]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[24]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[24]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[24]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[25]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[25]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[25]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[25]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[25]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[26]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[26]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[26]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[26]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[26]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[27]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[27]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[27]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[27]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[27]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[28]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[28]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[28]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[28]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[28]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[29]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[29]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[29]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[29]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[29]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[30]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[30]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[30]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[30]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[30]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MUX_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MUX_MEM[31]));
// synopsys translate_off
defparam \Write_Data_MUX_MEM[31]~I .input_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .input_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .input_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .input_sync_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .oe_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .oe_sync_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .operation_mode = "output";
defparam \Write_Data_MUX_MEM[31]~I .output_async_reset = "none";
defparam \Write_Data_MUX_MEM[31]~I .output_power_up = "low";
defparam \Write_Data_MUX_MEM[31]~I .output_register_mode = "none";
defparam \Write_Data_MUX_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[0]));
// synopsys translate_off
defparam \Read_Data_WB[0]~I .input_async_reset = "none";
defparam \Read_Data_WB[0]~I .input_power_up = "low";
defparam \Read_Data_WB[0]~I .input_register_mode = "none";
defparam \Read_Data_WB[0]~I .input_sync_reset = "none";
defparam \Read_Data_WB[0]~I .oe_async_reset = "none";
defparam \Read_Data_WB[0]~I .oe_power_up = "low";
defparam \Read_Data_WB[0]~I .oe_register_mode = "none";
defparam \Read_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[0]~I .operation_mode = "output";
defparam \Read_Data_WB[0]~I .output_async_reset = "none";
defparam \Read_Data_WB[0]~I .output_power_up = "low";
defparam \Read_Data_WB[0]~I .output_register_mode = "none";
defparam \Read_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[1]));
// synopsys translate_off
defparam \Read_Data_WB[1]~I .input_async_reset = "none";
defparam \Read_Data_WB[1]~I .input_power_up = "low";
defparam \Read_Data_WB[1]~I .input_register_mode = "none";
defparam \Read_Data_WB[1]~I .input_sync_reset = "none";
defparam \Read_Data_WB[1]~I .oe_async_reset = "none";
defparam \Read_Data_WB[1]~I .oe_power_up = "low";
defparam \Read_Data_WB[1]~I .oe_register_mode = "none";
defparam \Read_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[1]~I .operation_mode = "output";
defparam \Read_Data_WB[1]~I .output_async_reset = "none";
defparam \Read_Data_WB[1]~I .output_power_up = "low";
defparam \Read_Data_WB[1]~I .output_register_mode = "none";
defparam \Read_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[2]));
// synopsys translate_off
defparam \Read_Data_WB[2]~I .input_async_reset = "none";
defparam \Read_Data_WB[2]~I .input_power_up = "low";
defparam \Read_Data_WB[2]~I .input_register_mode = "none";
defparam \Read_Data_WB[2]~I .input_sync_reset = "none";
defparam \Read_Data_WB[2]~I .oe_async_reset = "none";
defparam \Read_Data_WB[2]~I .oe_power_up = "low";
defparam \Read_Data_WB[2]~I .oe_register_mode = "none";
defparam \Read_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[2]~I .operation_mode = "output";
defparam \Read_Data_WB[2]~I .output_async_reset = "none";
defparam \Read_Data_WB[2]~I .output_power_up = "low";
defparam \Read_Data_WB[2]~I .output_register_mode = "none";
defparam \Read_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[3]));
// synopsys translate_off
defparam \Read_Data_WB[3]~I .input_async_reset = "none";
defparam \Read_Data_WB[3]~I .input_power_up = "low";
defparam \Read_Data_WB[3]~I .input_register_mode = "none";
defparam \Read_Data_WB[3]~I .input_sync_reset = "none";
defparam \Read_Data_WB[3]~I .oe_async_reset = "none";
defparam \Read_Data_WB[3]~I .oe_power_up = "low";
defparam \Read_Data_WB[3]~I .oe_register_mode = "none";
defparam \Read_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[3]~I .operation_mode = "output";
defparam \Read_Data_WB[3]~I .output_async_reset = "none";
defparam \Read_Data_WB[3]~I .output_power_up = "low";
defparam \Read_Data_WB[3]~I .output_register_mode = "none";
defparam \Read_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[4]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[4]));
// synopsys translate_off
defparam \Read_Data_WB[4]~I .input_async_reset = "none";
defparam \Read_Data_WB[4]~I .input_power_up = "low";
defparam \Read_Data_WB[4]~I .input_register_mode = "none";
defparam \Read_Data_WB[4]~I .input_sync_reset = "none";
defparam \Read_Data_WB[4]~I .oe_async_reset = "none";
defparam \Read_Data_WB[4]~I .oe_power_up = "low";
defparam \Read_Data_WB[4]~I .oe_register_mode = "none";
defparam \Read_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[4]~I .operation_mode = "output";
defparam \Read_Data_WB[4]~I .output_async_reset = "none";
defparam \Read_Data_WB[4]~I .output_power_up = "low";
defparam \Read_Data_WB[4]~I .output_register_mode = "none";
defparam \Read_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[5]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[5]));
// synopsys translate_off
defparam \Read_Data_WB[5]~I .input_async_reset = "none";
defparam \Read_Data_WB[5]~I .input_power_up = "low";
defparam \Read_Data_WB[5]~I .input_register_mode = "none";
defparam \Read_Data_WB[5]~I .input_sync_reset = "none";
defparam \Read_Data_WB[5]~I .oe_async_reset = "none";
defparam \Read_Data_WB[5]~I .oe_power_up = "low";
defparam \Read_Data_WB[5]~I .oe_register_mode = "none";
defparam \Read_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[5]~I .operation_mode = "output";
defparam \Read_Data_WB[5]~I .output_async_reset = "none";
defparam \Read_Data_WB[5]~I .output_power_up = "low";
defparam \Read_Data_WB[5]~I .output_register_mode = "none";
defparam \Read_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[6]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[6]));
// synopsys translate_off
defparam \Read_Data_WB[6]~I .input_async_reset = "none";
defparam \Read_Data_WB[6]~I .input_power_up = "low";
defparam \Read_Data_WB[6]~I .input_register_mode = "none";
defparam \Read_Data_WB[6]~I .input_sync_reset = "none";
defparam \Read_Data_WB[6]~I .oe_async_reset = "none";
defparam \Read_Data_WB[6]~I .oe_power_up = "low";
defparam \Read_Data_WB[6]~I .oe_register_mode = "none";
defparam \Read_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[6]~I .operation_mode = "output";
defparam \Read_Data_WB[6]~I .output_async_reset = "none";
defparam \Read_Data_WB[6]~I .output_power_up = "low";
defparam \Read_Data_WB[6]~I .output_register_mode = "none";
defparam \Read_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[7]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[7]));
// synopsys translate_off
defparam \Read_Data_WB[7]~I .input_async_reset = "none";
defparam \Read_Data_WB[7]~I .input_power_up = "low";
defparam \Read_Data_WB[7]~I .input_register_mode = "none";
defparam \Read_Data_WB[7]~I .input_sync_reset = "none";
defparam \Read_Data_WB[7]~I .oe_async_reset = "none";
defparam \Read_Data_WB[7]~I .oe_power_up = "low";
defparam \Read_Data_WB[7]~I .oe_register_mode = "none";
defparam \Read_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[7]~I .operation_mode = "output";
defparam \Read_Data_WB[7]~I .output_async_reset = "none";
defparam \Read_Data_WB[7]~I .output_power_up = "low";
defparam \Read_Data_WB[7]~I .output_register_mode = "none";
defparam \Read_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[8]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[8]));
// synopsys translate_off
defparam \Read_Data_WB[8]~I .input_async_reset = "none";
defparam \Read_Data_WB[8]~I .input_power_up = "low";
defparam \Read_Data_WB[8]~I .input_register_mode = "none";
defparam \Read_Data_WB[8]~I .input_sync_reset = "none";
defparam \Read_Data_WB[8]~I .oe_async_reset = "none";
defparam \Read_Data_WB[8]~I .oe_power_up = "low";
defparam \Read_Data_WB[8]~I .oe_register_mode = "none";
defparam \Read_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[8]~I .operation_mode = "output";
defparam \Read_Data_WB[8]~I .output_async_reset = "none";
defparam \Read_Data_WB[8]~I .output_power_up = "low";
defparam \Read_Data_WB[8]~I .output_register_mode = "none";
defparam \Read_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[9]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[9]));
// synopsys translate_off
defparam \Read_Data_WB[9]~I .input_async_reset = "none";
defparam \Read_Data_WB[9]~I .input_power_up = "low";
defparam \Read_Data_WB[9]~I .input_register_mode = "none";
defparam \Read_Data_WB[9]~I .input_sync_reset = "none";
defparam \Read_Data_WB[9]~I .oe_async_reset = "none";
defparam \Read_Data_WB[9]~I .oe_power_up = "low";
defparam \Read_Data_WB[9]~I .oe_register_mode = "none";
defparam \Read_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[9]~I .operation_mode = "output";
defparam \Read_Data_WB[9]~I .output_async_reset = "none";
defparam \Read_Data_WB[9]~I .output_power_up = "low";
defparam \Read_Data_WB[9]~I .output_register_mode = "none";
defparam \Read_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[10]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[10]));
// synopsys translate_off
defparam \Read_Data_WB[10]~I .input_async_reset = "none";
defparam \Read_Data_WB[10]~I .input_power_up = "low";
defparam \Read_Data_WB[10]~I .input_register_mode = "none";
defparam \Read_Data_WB[10]~I .input_sync_reset = "none";
defparam \Read_Data_WB[10]~I .oe_async_reset = "none";
defparam \Read_Data_WB[10]~I .oe_power_up = "low";
defparam \Read_Data_WB[10]~I .oe_register_mode = "none";
defparam \Read_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[10]~I .operation_mode = "output";
defparam \Read_Data_WB[10]~I .output_async_reset = "none";
defparam \Read_Data_WB[10]~I .output_power_up = "low";
defparam \Read_Data_WB[10]~I .output_register_mode = "none";
defparam \Read_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[11]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[11]));
// synopsys translate_off
defparam \Read_Data_WB[11]~I .input_async_reset = "none";
defparam \Read_Data_WB[11]~I .input_power_up = "low";
defparam \Read_Data_WB[11]~I .input_register_mode = "none";
defparam \Read_Data_WB[11]~I .input_sync_reset = "none";
defparam \Read_Data_WB[11]~I .oe_async_reset = "none";
defparam \Read_Data_WB[11]~I .oe_power_up = "low";
defparam \Read_Data_WB[11]~I .oe_register_mode = "none";
defparam \Read_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[11]~I .operation_mode = "output";
defparam \Read_Data_WB[11]~I .output_async_reset = "none";
defparam \Read_Data_WB[11]~I .output_power_up = "low";
defparam \Read_Data_WB[11]~I .output_register_mode = "none";
defparam \Read_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[12]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[12]));
// synopsys translate_off
defparam \Read_Data_WB[12]~I .input_async_reset = "none";
defparam \Read_Data_WB[12]~I .input_power_up = "low";
defparam \Read_Data_WB[12]~I .input_register_mode = "none";
defparam \Read_Data_WB[12]~I .input_sync_reset = "none";
defparam \Read_Data_WB[12]~I .oe_async_reset = "none";
defparam \Read_Data_WB[12]~I .oe_power_up = "low";
defparam \Read_Data_WB[12]~I .oe_register_mode = "none";
defparam \Read_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[12]~I .operation_mode = "output";
defparam \Read_Data_WB[12]~I .output_async_reset = "none";
defparam \Read_Data_WB[12]~I .output_power_up = "low";
defparam \Read_Data_WB[12]~I .output_register_mode = "none";
defparam \Read_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[13]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[13]));
// synopsys translate_off
defparam \Read_Data_WB[13]~I .input_async_reset = "none";
defparam \Read_Data_WB[13]~I .input_power_up = "low";
defparam \Read_Data_WB[13]~I .input_register_mode = "none";
defparam \Read_Data_WB[13]~I .input_sync_reset = "none";
defparam \Read_Data_WB[13]~I .oe_async_reset = "none";
defparam \Read_Data_WB[13]~I .oe_power_up = "low";
defparam \Read_Data_WB[13]~I .oe_register_mode = "none";
defparam \Read_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[13]~I .operation_mode = "output";
defparam \Read_Data_WB[13]~I .output_async_reset = "none";
defparam \Read_Data_WB[13]~I .output_power_up = "low";
defparam \Read_Data_WB[13]~I .output_register_mode = "none";
defparam \Read_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[14]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[14]));
// synopsys translate_off
defparam \Read_Data_WB[14]~I .input_async_reset = "none";
defparam \Read_Data_WB[14]~I .input_power_up = "low";
defparam \Read_Data_WB[14]~I .input_register_mode = "none";
defparam \Read_Data_WB[14]~I .input_sync_reset = "none";
defparam \Read_Data_WB[14]~I .oe_async_reset = "none";
defparam \Read_Data_WB[14]~I .oe_power_up = "low";
defparam \Read_Data_WB[14]~I .oe_register_mode = "none";
defparam \Read_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[14]~I .operation_mode = "output";
defparam \Read_Data_WB[14]~I .output_async_reset = "none";
defparam \Read_Data_WB[14]~I .output_power_up = "low";
defparam \Read_Data_WB[14]~I .output_register_mode = "none";
defparam \Read_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[15]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[15]));
// synopsys translate_off
defparam \Read_Data_WB[15]~I .input_async_reset = "none";
defparam \Read_Data_WB[15]~I .input_power_up = "low";
defparam \Read_Data_WB[15]~I .input_register_mode = "none";
defparam \Read_Data_WB[15]~I .input_sync_reset = "none";
defparam \Read_Data_WB[15]~I .oe_async_reset = "none";
defparam \Read_Data_WB[15]~I .oe_power_up = "low";
defparam \Read_Data_WB[15]~I .oe_register_mode = "none";
defparam \Read_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[15]~I .operation_mode = "output";
defparam \Read_Data_WB[15]~I .output_async_reset = "none";
defparam \Read_Data_WB[15]~I .output_power_up = "low";
defparam \Read_Data_WB[15]~I .output_register_mode = "none";
defparam \Read_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[16]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[16]));
// synopsys translate_off
defparam \Read_Data_WB[16]~I .input_async_reset = "none";
defparam \Read_Data_WB[16]~I .input_power_up = "low";
defparam \Read_Data_WB[16]~I .input_register_mode = "none";
defparam \Read_Data_WB[16]~I .input_sync_reset = "none";
defparam \Read_Data_WB[16]~I .oe_async_reset = "none";
defparam \Read_Data_WB[16]~I .oe_power_up = "low";
defparam \Read_Data_WB[16]~I .oe_register_mode = "none";
defparam \Read_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[16]~I .operation_mode = "output";
defparam \Read_Data_WB[16]~I .output_async_reset = "none";
defparam \Read_Data_WB[16]~I .output_power_up = "low";
defparam \Read_Data_WB[16]~I .output_register_mode = "none";
defparam \Read_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[17]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[17]));
// synopsys translate_off
defparam \Read_Data_WB[17]~I .input_async_reset = "none";
defparam \Read_Data_WB[17]~I .input_power_up = "low";
defparam \Read_Data_WB[17]~I .input_register_mode = "none";
defparam \Read_Data_WB[17]~I .input_sync_reset = "none";
defparam \Read_Data_WB[17]~I .oe_async_reset = "none";
defparam \Read_Data_WB[17]~I .oe_power_up = "low";
defparam \Read_Data_WB[17]~I .oe_register_mode = "none";
defparam \Read_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[17]~I .operation_mode = "output";
defparam \Read_Data_WB[17]~I .output_async_reset = "none";
defparam \Read_Data_WB[17]~I .output_power_up = "low";
defparam \Read_Data_WB[17]~I .output_register_mode = "none";
defparam \Read_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[18]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[18]));
// synopsys translate_off
defparam \Read_Data_WB[18]~I .input_async_reset = "none";
defparam \Read_Data_WB[18]~I .input_power_up = "low";
defparam \Read_Data_WB[18]~I .input_register_mode = "none";
defparam \Read_Data_WB[18]~I .input_sync_reset = "none";
defparam \Read_Data_WB[18]~I .oe_async_reset = "none";
defparam \Read_Data_WB[18]~I .oe_power_up = "low";
defparam \Read_Data_WB[18]~I .oe_register_mode = "none";
defparam \Read_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[18]~I .operation_mode = "output";
defparam \Read_Data_WB[18]~I .output_async_reset = "none";
defparam \Read_Data_WB[18]~I .output_power_up = "low";
defparam \Read_Data_WB[18]~I .output_register_mode = "none";
defparam \Read_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[19]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[19]));
// synopsys translate_off
defparam \Read_Data_WB[19]~I .input_async_reset = "none";
defparam \Read_Data_WB[19]~I .input_power_up = "low";
defparam \Read_Data_WB[19]~I .input_register_mode = "none";
defparam \Read_Data_WB[19]~I .input_sync_reset = "none";
defparam \Read_Data_WB[19]~I .oe_async_reset = "none";
defparam \Read_Data_WB[19]~I .oe_power_up = "low";
defparam \Read_Data_WB[19]~I .oe_register_mode = "none";
defparam \Read_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[19]~I .operation_mode = "output";
defparam \Read_Data_WB[19]~I .output_async_reset = "none";
defparam \Read_Data_WB[19]~I .output_power_up = "low";
defparam \Read_Data_WB[19]~I .output_register_mode = "none";
defparam \Read_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[20]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[20]));
// synopsys translate_off
defparam \Read_Data_WB[20]~I .input_async_reset = "none";
defparam \Read_Data_WB[20]~I .input_power_up = "low";
defparam \Read_Data_WB[20]~I .input_register_mode = "none";
defparam \Read_Data_WB[20]~I .input_sync_reset = "none";
defparam \Read_Data_WB[20]~I .oe_async_reset = "none";
defparam \Read_Data_WB[20]~I .oe_power_up = "low";
defparam \Read_Data_WB[20]~I .oe_register_mode = "none";
defparam \Read_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[20]~I .operation_mode = "output";
defparam \Read_Data_WB[20]~I .output_async_reset = "none";
defparam \Read_Data_WB[20]~I .output_power_up = "low";
defparam \Read_Data_WB[20]~I .output_register_mode = "none";
defparam \Read_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[21]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[21]));
// synopsys translate_off
defparam \Read_Data_WB[21]~I .input_async_reset = "none";
defparam \Read_Data_WB[21]~I .input_power_up = "low";
defparam \Read_Data_WB[21]~I .input_register_mode = "none";
defparam \Read_Data_WB[21]~I .input_sync_reset = "none";
defparam \Read_Data_WB[21]~I .oe_async_reset = "none";
defparam \Read_Data_WB[21]~I .oe_power_up = "low";
defparam \Read_Data_WB[21]~I .oe_register_mode = "none";
defparam \Read_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[21]~I .operation_mode = "output";
defparam \Read_Data_WB[21]~I .output_async_reset = "none";
defparam \Read_Data_WB[21]~I .output_power_up = "low";
defparam \Read_Data_WB[21]~I .output_register_mode = "none";
defparam \Read_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[22]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[22]));
// synopsys translate_off
defparam \Read_Data_WB[22]~I .input_async_reset = "none";
defparam \Read_Data_WB[22]~I .input_power_up = "low";
defparam \Read_Data_WB[22]~I .input_register_mode = "none";
defparam \Read_Data_WB[22]~I .input_sync_reset = "none";
defparam \Read_Data_WB[22]~I .oe_async_reset = "none";
defparam \Read_Data_WB[22]~I .oe_power_up = "low";
defparam \Read_Data_WB[22]~I .oe_register_mode = "none";
defparam \Read_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[22]~I .operation_mode = "output";
defparam \Read_Data_WB[22]~I .output_async_reset = "none";
defparam \Read_Data_WB[22]~I .output_power_up = "low";
defparam \Read_Data_WB[22]~I .output_register_mode = "none";
defparam \Read_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[23]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[23]));
// synopsys translate_off
defparam \Read_Data_WB[23]~I .input_async_reset = "none";
defparam \Read_Data_WB[23]~I .input_power_up = "low";
defparam \Read_Data_WB[23]~I .input_register_mode = "none";
defparam \Read_Data_WB[23]~I .input_sync_reset = "none";
defparam \Read_Data_WB[23]~I .oe_async_reset = "none";
defparam \Read_Data_WB[23]~I .oe_power_up = "low";
defparam \Read_Data_WB[23]~I .oe_register_mode = "none";
defparam \Read_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[23]~I .operation_mode = "output";
defparam \Read_Data_WB[23]~I .output_async_reset = "none";
defparam \Read_Data_WB[23]~I .output_power_up = "low";
defparam \Read_Data_WB[23]~I .output_register_mode = "none";
defparam \Read_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[24]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[24]));
// synopsys translate_off
defparam \Read_Data_WB[24]~I .input_async_reset = "none";
defparam \Read_Data_WB[24]~I .input_power_up = "low";
defparam \Read_Data_WB[24]~I .input_register_mode = "none";
defparam \Read_Data_WB[24]~I .input_sync_reset = "none";
defparam \Read_Data_WB[24]~I .oe_async_reset = "none";
defparam \Read_Data_WB[24]~I .oe_power_up = "low";
defparam \Read_Data_WB[24]~I .oe_register_mode = "none";
defparam \Read_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[24]~I .operation_mode = "output";
defparam \Read_Data_WB[24]~I .output_async_reset = "none";
defparam \Read_Data_WB[24]~I .output_power_up = "low";
defparam \Read_Data_WB[24]~I .output_register_mode = "none";
defparam \Read_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[25]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[25]));
// synopsys translate_off
defparam \Read_Data_WB[25]~I .input_async_reset = "none";
defparam \Read_Data_WB[25]~I .input_power_up = "low";
defparam \Read_Data_WB[25]~I .input_register_mode = "none";
defparam \Read_Data_WB[25]~I .input_sync_reset = "none";
defparam \Read_Data_WB[25]~I .oe_async_reset = "none";
defparam \Read_Data_WB[25]~I .oe_power_up = "low";
defparam \Read_Data_WB[25]~I .oe_register_mode = "none";
defparam \Read_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[25]~I .operation_mode = "output";
defparam \Read_Data_WB[25]~I .output_async_reset = "none";
defparam \Read_Data_WB[25]~I .output_power_up = "low";
defparam \Read_Data_WB[25]~I .output_register_mode = "none";
defparam \Read_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[26]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[26]));
// synopsys translate_off
defparam \Read_Data_WB[26]~I .input_async_reset = "none";
defparam \Read_Data_WB[26]~I .input_power_up = "low";
defparam \Read_Data_WB[26]~I .input_register_mode = "none";
defparam \Read_Data_WB[26]~I .input_sync_reset = "none";
defparam \Read_Data_WB[26]~I .oe_async_reset = "none";
defparam \Read_Data_WB[26]~I .oe_power_up = "low";
defparam \Read_Data_WB[26]~I .oe_register_mode = "none";
defparam \Read_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[26]~I .operation_mode = "output";
defparam \Read_Data_WB[26]~I .output_async_reset = "none";
defparam \Read_Data_WB[26]~I .output_power_up = "low";
defparam \Read_Data_WB[26]~I .output_register_mode = "none";
defparam \Read_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[27]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[27]));
// synopsys translate_off
defparam \Read_Data_WB[27]~I .input_async_reset = "none";
defparam \Read_Data_WB[27]~I .input_power_up = "low";
defparam \Read_Data_WB[27]~I .input_register_mode = "none";
defparam \Read_Data_WB[27]~I .input_sync_reset = "none";
defparam \Read_Data_WB[27]~I .oe_async_reset = "none";
defparam \Read_Data_WB[27]~I .oe_power_up = "low";
defparam \Read_Data_WB[27]~I .oe_register_mode = "none";
defparam \Read_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[27]~I .operation_mode = "output";
defparam \Read_Data_WB[27]~I .output_async_reset = "none";
defparam \Read_Data_WB[27]~I .output_power_up = "low";
defparam \Read_Data_WB[27]~I .output_register_mode = "none";
defparam \Read_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[28]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[28]));
// synopsys translate_off
defparam \Read_Data_WB[28]~I .input_async_reset = "none";
defparam \Read_Data_WB[28]~I .input_power_up = "low";
defparam \Read_Data_WB[28]~I .input_register_mode = "none";
defparam \Read_Data_WB[28]~I .input_sync_reset = "none";
defparam \Read_Data_WB[28]~I .oe_async_reset = "none";
defparam \Read_Data_WB[28]~I .oe_power_up = "low";
defparam \Read_Data_WB[28]~I .oe_register_mode = "none";
defparam \Read_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[28]~I .operation_mode = "output";
defparam \Read_Data_WB[28]~I .output_async_reset = "none";
defparam \Read_Data_WB[28]~I .output_power_up = "low";
defparam \Read_Data_WB[28]~I .output_register_mode = "none";
defparam \Read_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[29]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[29]));
// synopsys translate_off
defparam \Read_Data_WB[29]~I .input_async_reset = "none";
defparam \Read_Data_WB[29]~I .input_power_up = "low";
defparam \Read_Data_WB[29]~I .input_register_mode = "none";
defparam \Read_Data_WB[29]~I .input_sync_reset = "none";
defparam \Read_Data_WB[29]~I .oe_async_reset = "none";
defparam \Read_Data_WB[29]~I .oe_power_up = "low";
defparam \Read_Data_WB[29]~I .oe_register_mode = "none";
defparam \Read_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[29]~I .operation_mode = "output";
defparam \Read_Data_WB[29]~I .output_async_reset = "none";
defparam \Read_Data_WB[29]~I .output_power_up = "low";
defparam \Read_Data_WB[29]~I .output_register_mode = "none";
defparam \Read_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[30]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[30]));
// synopsys translate_off
defparam \Read_Data_WB[30]~I .input_async_reset = "none";
defparam \Read_Data_WB[30]~I .input_power_up = "low";
defparam \Read_Data_WB[30]~I .input_register_mode = "none";
defparam \Read_Data_WB[30]~I .input_sync_reset = "none";
defparam \Read_Data_WB[30]~I .oe_async_reset = "none";
defparam \Read_Data_WB[30]~I .oe_power_up = "low";
defparam \Read_Data_WB[30]~I .oe_register_mode = "none";
defparam \Read_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[30]~I .operation_mode = "output";
defparam \Read_Data_WB[30]~I .output_async_reset = "none";
defparam \Read_Data_WB[30]~I .output_power_up = "low";
defparam \Read_Data_WB[30]~I .output_register_mode = "none";
defparam \Read_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Read_Data_WB[31]~I (
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Read_Data_WB[31]));
// synopsys translate_off
defparam \Read_Data_WB[31]~I .input_async_reset = "none";
defparam \Read_Data_WB[31]~I .input_power_up = "low";
defparam \Read_Data_WB[31]~I .input_register_mode = "none";
defparam \Read_Data_WB[31]~I .input_sync_reset = "none";
defparam \Read_Data_WB[31]~I .oe_async_reset = "none";
defparam \Read_Data_WB[31]~I .oe_power_up = "low";
defparam \Read_Data_WB[31]~I .oe_register_mode = "none";
defparam \Read_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Read_Data_WB[31]~I .operation_mode = "output";
defparam \Read_Data_WB[31]~I .output_async_reset = "none";
defparam \Read_Data_WB[31]~I .output_power_up = "low";
defparam \Read_Data_WB[31]~I .output_register_mode = "none";
defparam \Read_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[0]));
// synopsys translate_off
defparam \ALU_Result_WB[0]~I .input_async_reset = "none";
defparam \ALU_Result_WB[0]~I .input_power_up = "low";
defparam \ALU_Result_WB[0]~I .input_register_mode = "none";
defparam \ALU_Result_WB[0]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[0]~I .oe_power_up = "low";
defparam \ALU_Result_WB[0]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[0]~I .operation_mode = "output";
defparam \ALU_Result_WB[0]~I .output_async_reset = "none";
defparam \ALU_Result_WB[0]~I .output_power_up = "low";
defparam \ALU_Result_WB[0]~I .output_register_mode = "none";
defparam \ALU_Result_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[1]));
// synopsys translate_off
defparam \ALU_Result_WB[1]~I .input_async_reset = "none";
defparam \ALU_Result_WB[1]~I .input_power_up = "low";
defparam \ALU_Result_WB[1]~I .input_register_mode = "none";
defparam \ALU_Result_WB[1]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[1]~I .oe_power_up = "low";
defparam \ALU_Result_WB[1]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[1]~I .operation_mode = "output";
defparam \ALU_Result_WB[1]~I .output_async_reset = "none";
defparam \ALU_Result_WB[1]~I .output_power_up = "low";
defparam \ALU_Result_WB[1]~I .output_register_mode = "none";
defparam \ALU_Result_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[2]));
// synopsys translate_off
defparam \ALU_Result_WB[2]~I .input_async_reset = "none";
defparam \ALU_Result_WB[2]~I .input_power_up = "low";
defparam \ALU_Result_WB[2]~I .input_register_mode = "none";
defparam \ALU_Result_WB[2]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[2]~I .oe_power_up = "low";
defparam \ALU_Result_WB[2]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[2]~I .operation_mode = "output";
defparam \ALU_Result_WB[2]~I .output_async_reset = "none";
defparam \ALU_Result_WB[2]~I .output_power_up = "low";
defparam \ALU_Result_WB[2]~I .output_register_mode = "none";
defparam \ALU_Result_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[3]));
// synopsys translate_off
defparam \ALU_Result_WB[3]~I .input_async_reset = "none";
defparam \ALU_Result_WB[3]~I .input_power_up = "low";
defparam \ALU_Result_WB[3]~I .input_register_mode = "none";
defparam \ALU_Result_WB[3]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[3]~I .oe_power_up = "low";
defparam \ALU_Result_WB[3]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[3]~I .operation_mode = "output";
defparam \ALU_Result_WB[3]~I .output_async_reset = "none";
defparam \ALU_Result_WB[3]~I .output_power_up = "low";
defparam \ALU_Result_WB[3]~I .output_register_mode = "none";
defparam \ALU_Result_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[4]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[4]));
// synopsys translate_off
defparam \ALU_Result_WB[4]~I .input_async_reset = "none";
defparam \ALU_Result_WB[4]~I .input_power_up = "low";
defparam \ALU_Result_WB[4]~I .input_register_mode = "none";
defparam \ALU_Result_WB[4]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[4]~I .oe_power_up = "low";
defparam \ALU_Result_WB[4]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[4]~I .operation_mode = "output";
defparam \ALU_Result_WB[4]~I .output_async_reset = "none";
defparam \ALU_Result_WB[4]~I .output_power_up = "low";
defparam \ALU_Result_WB[4]~I .output_register_mode = "none";
defparam \ALU_Result_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[5]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[5]));
// synopsys translate_off
defparam \ALU_Result_WB[5]~I .input_async_reset = "none";
defparam \ALU_Result_WB[5]~I .input_power_up = "low";
defparam \ALU_Result_WB[5]~I .input_register_mode = "none";
defparam \ALU_Result_WB[5]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[5]~I .oe_power_up = "low";
defparam \ALU_Result_WB[5]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[5]~I .operation_mode = "output";
defparam \ALU_Result_WB[5]~I .output_async_reset = "none";
defparam \ALU_Result_WB[5]~I .output_power_up = "low";
defparam \ALU_Result_WB[5]~I .output_register_mode = "none";
defparam \ALU_Result_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[6]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[6]));
// synopsys translate_off
defparam \ALU_Result_WB[6]~I .input_async_reset = "none";
defparam \ALU_Result_WB[6]~I .input_power_up = "low";
defparam \ALU_Result_WB[6]~I .input_register_mode = "none";
defparam \ALU_Result_WB[6]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[6]~I .oe_power_up = "low";
defparam \ALU_Result_WB[6]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[6]~I .operation_mode = "output";
defparam \ALU_Result_WB[6]~I .output_async_reset = "none";
defparam \ALU_Result_WB[6]~I .output_power_up = "low";
defparam \ALU_Result_WB[6]~I .output_register_mode = "none";
defparam \ALU_Result_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[7]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[7]));
// synopsys translate_off
defparam \ALU_Result_WB[7]~I .input_async_reset = "none";
defparam \ALU_Result_WB[7]~I .input_power_up = "low";
defparam \ALU_Result_WB[7]~I .input_register_mode = "none";
defparam \ALU_Result_WB[7]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[7]~I .oe_power_up = "low";
defparam \ALU_Result_WB[7]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[7]~I .operation_mode = "output";
defparam \ALU_Result_WB[7]~I .output_async_reset = "none";
defparam \ALU_Result_WB[7]~I .output_power_up = "low";
defparam \ALU_Result_WB[7]~I .output_register_mode = "none";
defparam \ALU_Result_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[8]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[8]));
// synopsys translate_off
defparam \ALU_Result_WB[8]~I .input_async_reset = "none";
defparam \ALU_Result_WB[8]~I .input_power_up = "low";
defparam \ALU_Result_WB[8]~I .input_register_mode = "none";
defparam \ALU_Result_WB[8]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[8]~I .oe_power_up = "low";
defparam \ALU_Result_WB[8]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[8]~I .operation_mode = "output";
defparam \ALU_Result_WB[8]~I .output_async_reset = "none";
defparam \ALU_Result_WB[8]~I .output_power_up = "low";
defparam \ALU_Result_WB[8]~I .output_register_mode = "none";
defparam \ALU_Result_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[9]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[9]));
// synopsys translate_off
defparam \ALU_Result_WB[9]~I .input_async_reset = "none";
defparam \ALU_Result_WB[9]~I .input_power_up = "low";
defparam \ALU_Result_WB[9]~I .input_register_mode = "none";
defparam \ALU_Result_WB[9]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[9]~I .oe_power_up = "low";
defparam \ALU_Result_WB[9]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[9]~I .operation_mode = "output";
defparam \ALU_Result_WB[9]~I .output_async_reset = "none";
defparam \ALU_Result_WB[9]~I .output_power_up = "low";
defparam \ALU_Result_WB[9]~I .output_register_mode = "none";
defparam \ALU_Result_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[10]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[10]));
// synopsys translate_off
defparam \ALU_Result_WB[10]~I .input_async_reset = "none";
defparam \ALU_Result_WB[10]~I .input_power_up = "low";
defparam \ALU_Result_WB[10]~I .input_register_mode = "none";
defparam \ALU_Result_WB[10]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[10]~I .oe_power_up = "low";
defparam \ALU_Result_WB[10]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[10]~I .operation_mode = "output";
defparam \ALU_Result_WB[10]~I .output_async_reset = "none";
defparam \ALU_Result_WB[10]~I .output_power_up = "low";
defparam \ALU_Result_WB[10]~I .output_register_mode = "none";
defparam \ALU_Result_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[11]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[11]));
// synopsys translate_off
defparam \ALU_Result_WB[11]~I .input_async_reset = "none";
defparam \ALU_Result_WB[11]~I .input_power_up = "low";
defparam \ALU_Result_WB[11]~I .input_register_mode = "none";
defparam \ALU_Result_WB[11]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[11]~I .oe_power_up = "low";
defparam \ALU_Result_WB[11]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[11]~I .operation_mode = "output";
defparam \ALU_Result_WB[11]~I .output_async_reset = "none";
defparam \ALU_Result_WB[11]~I .output_power_up = "low";
defparam \ALU_Result_WB[11]~I .output_register_mode = "none";
defparam \ALU_Result_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[12]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[12]));
// synopsys translate_off
defparam \ALU_Result_WB[12]~I .input_async_reset = "none";
defparam \ALU_Result_WB[12]~I .input_power_up = "low";
defparam \ALU_Result_WB[12]~I .input_register_mode = "none";
defparam \ALU_Result_WB[12]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[12]~I .oe_power_up = "low";
defparam \ALU_Result_WB[12]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[12]~I .operation_mode = "output";
defparam \ALU_Result_WB[12]~I .output_async_reset = "none";
defparam \ALU_Result_WB[12]~I .output_power_up = "low";
defparam \ALU_Result_WB[12]~I .output_register_mode = "none";
defparam \ALU_Result_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[13]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[13]));
// synopsys translate_off
defparam \ALU_Result_WB[13]~I .input_async_reset = "none";
defparam \ALU_Result_WB[13]~I .input_power_up = "low";
defparam \ALU_Result_WB[13]~I .input_register_mode = "none";
defparam \ALU_Result_WB[13]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[13]~I .oe_power_up = "low";
defparam \ALU_Result_WB[13]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[13]~I .operation_mode = "output";
defparam \ALU_Result_WB[13]~I .output_async_reset = "none";
defparam \ALU_Result_WB[13]~I .output_power_up = "low";
defparam \ALU_Result_WB[13]~I .output_register_mode = "none";
defparam \ALU_Result_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[14]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[14]));
// synopsys translate_off
defparam \ALU_Result_WB[14]~I .input_async_reset = "none";
defparam \ALU_Result_WB[14]~I .input_power_up = "low";
defparam \ALU_Result_WB[14]~I .input_register_mode = "none";
defparam \ALU_Result_WB[14]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[14]~I .oe_power_up = "low";
defparam \ALU_Result_WB[14]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[14]~I .operation_mode = "output";
defparam \ALU_Result_WB[14]~I .output_async_reset = "none";
defparam \ALU_Result_WB[14]~I .output_power_up = "low";
defparam \ALU_Result_WB[14]~I .output_register_mode = "none";
defparam \ALU_Result_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[15]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[15]));
// synopsys translate_off
defparam \ALU_Result_WB[15]~I .input_async_reset = "none";
defparam \ALU_Result_WB[15]~I .input_power_up = "low";
defparam \ALU_Result_WB[15]~I .input_register_mode = "none";
defparam \ALU_Result_WB[15]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[15]~I .oe_power_up = "low";
defparam \ALU_Result_WB[15]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[15]~I .operation_mode = "output";
defparam \ALU_Result_WB[15]~I .output_async_reset = "none";
defparam \ALU_Result_WB[15]~I .output_power_up = "low";
defparam \ALU_Result_WB[15]~I .output_register_mode = "none";
defparam \ALU_Result_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[16]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[16]));
// synopsys translate_off
defparam \ALU_Result_WB[16]~I .input_async_reset = "none";
defparam \ALU_Result_WB[16]~I .input_power_up = "low";
defparam \ALU_Result_WB[16]~I .input_register_mode = "none";
defparam \ALU_Result_WB[16]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[16]~I .oe_power_up = "low";
defparam \ALU_Result_WB[16]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[16]~I .operation_mode = "output";
defparam \ALU_Result_WB[16]~I .output_async_reset = "none";
defparam \ALU_Result_WB[16]~I .output_power_up = "low";
defparam \ALU_Result_WB[16]~I .output_register_mode = "none";
defparam \ALU_Result_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[17]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[17]));
// synopsys translate_off
defparam \ALU_Result_WB[17]~I .input_async_reset = "none";
defparam \ALU_Result_WB[17]~I .input_power_up = "low";
defparam \ALU_Result_WB[17]~I .input_register_mode = "none";
defparam \ALU_Result_WB[17]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[17]~I .oe_power_up = "low";
defparam \ALU_Result_WB[17]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[17]~I .operation_mode = "output";
defparam \ALU_Result_WB[17]~I .output_async_reset = "none";
defparam \ALU_Result_WB[17]~I .output_power_up = "low";
defparam \ALU_Result_WB[17]~I .output_register_mode = "none";
defparam \ALU_Result_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[18]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[18]));
// synopsys translate_off
defparam \ALU_Result_WB[18]~I .input_async_reset = "none";
defparam \ALU_Result_WB[18]~I .input_power_up = "low";
defparam \ALU_Result_WB[18]~I .input_register_mode = "none";
defparam \ALU_Result_WB[18]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[18]~I .oe_power_up = "low";
defparam \ALU_Result_WB[18]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[18]~I .operation_mode = "output";
defparam \ALU_Result_WB[18]~I .output_async_reset = "none";
defparam \ALU_Result_WB[18]~I .output_power_up = "low";
defparam \ALU_Result_WB[18]~I .output_register_mode = "none";
defparam \ALU_Result_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[19]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[19]));
// synopsys translate_off
defparam \ALU_Result_WB[19]~I .input_async_reset = "none";
defparam \ALU_Result_WB[19]~I .input_power_up = "low";
defparam \ALU_Result_WB[19]~I .input_register_mode = "none";
defparam \ALU_Result_WB[19]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[19]~I .oe_power_up = "low";
defparam \ALU_Result_WB[19]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[19]~I .operation_mode = "output";
defparam \ALU_Result_WB[19]~I .output_async_reset = "none";
defparam \ALU_Result_WB[19]~I .output_power_up = "low";
defparam \ALU_Result_WB[19]~I .output_register_mode = "none";
defparam \ALU_Result_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[20]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[20]));
// synopsys translate_off
defparam \ALU_Result_WB[20]~I .input_async_reset = "none";
defparam \ALU_Result_WB[20]~I .input_power_up = "low";
defparam \ALU_Result_WB[20]~I .input_register_mode = "none";
defparam \ALU_Result_WB[20]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[20]~I .oe_power_up = "low";
defparam \ALU_Result_WB[20]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[20]~I .operation_mode = "output";
defparam \ALU_Result_WB[20]~I .output_async_reset = "none";
defparam \ALU_Result_WB[20]~I .output_power_up = "low";
defparam \ALU_Result_WB[20]~I .output_register_mode = "none";
defparam \ALU_Result_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[21]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[21]));
// synopsys translate_off
defparam \ALU_Result_WB[21]~I .input_async_reset = "none";
defparam \ALU_Result_WB[21]~I .input_power_up = "low";
defparam \ALU_Result_WB[21]~I .input_register_mode = "none";
defparam \ALU_Result_WB[21]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[21]~I .oe_power_up = "low";
defparam \ALU_Result_WB[21]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[21]~I .operation_mode = "output";
defparam \ALU_Result_WB[21]~I .output_async_reset = "none";
defparam \ALU_Result_WB[21]~I .output_power_up = "low";
defparam \ALU_Result_WB[21]~I .output_register_mode = "none";
defparam \ALU_Result_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[22]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[22]));
// synopsys translate_off
defparam \ALU_Result_WB[22]~I .input_async_reset = "none";
defparam \ALU_Result_WB[22]~I .input_power_up = "low";
defparam \ALU_Result_WB[22]~I .input_register_mode = "none";
defparam \ALU_Result_WB[22]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[22]~I .oe_power_up = "low";
defparam \ALU_Result_WB[22]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[22]~I .operation_mode = "output";
defparam \ALU_Result_WB[22]~I .output_async_reset = "none";
defparam \ALU_Result_WB[22]~I .output_power_up = "low";
defparam \ALU_Result_WB[22]~I .output_register_mode = "none";
defparam \ALU_Result_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[23]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[23]));
// synopsys translate_off
defparam \ALU_Result_WB[23]~I .input_async_reset = "none";
defparam \ALU_Result_WB[23]~I .input_power_up = "low";
defparam \ALU_Result_WB[23]~I .input_register_mode = "none";
defparam \ALU_Result_WB[23]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[23]~I .oe_power_up = "low";
defparam \ALU_Result_WB[23]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[23]~I .operation_mode = "output";
defparam \ALU_Result_WB[23]~I .output_async_reset = "none";
defparam \ALU_Result_WB[23]~I .output_power_up = "low";
defparam \ALU_Result_WB[23]~I .output_register_mode = "none";
defparam \ALU_Result_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[24]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[24]));
// synopsys translate_off
defparam \ALU_Result_WB[24]~I .input_async_reset = "none";
defparam \ALU_Result_WB[24]~I .input_power_up = "low";
defparam \ALU_Result_WB[24]~I .input_register_mode = "none";
defparam \ALU_Result_WB[24]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[24]~I .oe_power_up = "low";
defparam \ALU_Result_WB[24]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[24]~I .operation_mode = "output";
defparam \ALU_Result_WB[24]~I .output_async_reset = "none";
defparam \ALU_Result_WB[24]~I .output_power_up = "low";
defparam \ALU_Result_WB[24]~I .output_register_mode = "none";
defparam \ALU_Result_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[25]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[25]));
// synopsys translate_off
defparam \ALU_Result_WB[25]~I .input_async_reset = "none";
defparam \ALU_Result_WB[25]~I .input_power_up = "low";
defparam \ALU_Result_WB[25]~I .input_register_mode = "none";
defparam \ALU_Result_WB[25]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[25]~I .oe_power_up = "low";
defparam \ALU_Result_WB[25]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[25]~I .operation_mode = "output";
defparam \ALU_Result_WB[25]~I .output_async_reset = "none";
defparam \ALU_Result_WB[25]~I .output_power_up = "low";
defparam \ALU_Result_WB[25]~I .output_register_mode = "none";
defparam \ALU_Result_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[26]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[26]));
// synopsys translate_off
defparam \ALU_Result_WB[26]~I .input_async_reset = "none";
defparam \ALU_Result_WB[26]~I .input_power_up = "low";
defparam \ALU_Result_WB[26]~I .input_register_mode = "none";
defparam \ALU_Result_WB[26]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[26]~I .oe_power_up = "low";
defparam \ALU_Result_WB[26]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[26]~I .operation_mode = "output";
defparam \ALU_Result_WB[26]~I .output_async_reset = "none";
defparam \ALU_Result_WB[26]~I .output_power_up = "low";
defparam \ALU_Result_WB[26]~I .output_register_mode = "none";
defparam \ALU_Result_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[27]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[27]));
// synopsys translate_off
defparam \ALU_Result_WB[27]~I .input_async_reset = "none";
defparam \ALU_Result_WB[27]~I .input_power_up = "low";
defparam \ALU_Result_WB[27]~I .input_register_mode = "none";
defparam \ALU_Result_WB[27]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[27]~I .oe_power_up = "low";
defparam \ALU_Result_WB[27]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[27]~I .operation_mode = "output";
defparam \ALU_Result_WB[27]~I .output_async_reset = "none";
defparam \ALU_Result_WB[27]~I .output_power_up = "low";
defparam \ALU_Result_WB[27]~I .output_register_mode = "none";
defparam \ALU_Result_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[28]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[28]));
// synopsys translate_off
defparam \ALU_Result_WB[28]~I .input_async_reset = "none";
defparam \ALU_Result_WB[28]~I .input_power_up = "low";
defparam \ALU_Result_WB[28]~I .input_register_mode = "none";
defparam \ALU_Result_WB[28]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[28]~I .oe_power_up = "low";
defparam \ALU_Result_WB[28]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[28]~I .operation_mode = "output";
defparam \ALU_Result_WB[28]~I .output_async_reset = "none";
defparam \ALU_Result_WB[28]~I .output_power_up = "low";
defparam \ALU_Result_WB[28]~I .output_register_mode = "none";
defparam \ALU_Result_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[29]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[29]));
// synopsys translate_off
defparam \ALU_Result_WB[29]~I .input_async_reset = "none";
defparam \ALU_Result_WB[29]~I .input_power_up = "low";
defparam \ALU_Result_WB[29]~I .input_register_mode = "none";
defparam \ALU_Result_WB[29]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[29]~I .oe_power_up = "low";
defparam \ALU_Result_WB[29]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[29]~I .operation_mode = "output";
defparam \ALU_Result_WB[29]~I .output_async_reset = "none";
defparam \ALU_Result_WB[29]~I .output_power_up = "low";
defparam \ALU_Result_WB[29]~I .output_register_mode = "none";
defparam \ALU_Result_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[30]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[30]));
// synopsys translate_off
defparam \ALU_Result_WB[30]~I .input_async_reset = "none";
defparam \ALU_Result_WB[30]~I .input_power_up = "low";
defparam \ALU_Result_WB[30]~I .input_register_mode = "none";
defparam \ALU_Result_WB[30]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[30]~I .oe_power_up = "low";
defparam \ALU_Result_WB[30]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[30]~I .operation_mode = "output";
defparam \ALU_Result_WB[30]~I .output_async_reset = "none";
defparam \ALU_Result_WB[30]~I .output_power_up = "low";
defparam \ALU_Result_WB[30]~I .output_register_mode = "none";
defparam \ALU_Result_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_WB[31]~I (
	.datain(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_WB[31]));
// synopsys translate_off
defparam \ALU_Result_WB[31]~I .input_async_reset = "none";
defparam \ALU_Result_WB[31]~I .input_power_up = "low";
defparam \ALU_Result_WB[31]~I .input_register_mode = "none";
defparam \ALU_Result_WB[31]~I .input_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_async_reset = "none";
defparam \ALU_Result_WB[31]~I .oe_power_up = "low";
defparam \ALU_Result_WB[31]~I .oe_register_mode = "none";
defparam \ALU_Result_WB[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_WB[31]~I .operation_mode = "output";
defparam \ALU_Result_WB[31]~I .output_async_reset = "none";
defparam \ALU_Result_WB[31]~I .output_power_up = "low";
defparam \ALU_Result_WB[31]~I .output_register_mode = "none";
defparam \ALU_Result_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[0]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[0]));
// synopsys translate_off
defparam \Write_Data_WB[0]~I .input_async_reset = "none";
defparam \Write_Data_WB[0]~I .input_power_up = "low";
defparam \Write_Data_WB[0]~I .input_register_mode = "none";
defparam \Write_Data_WB[0]~I .input_sync_reset = "none";
defparam \Write_Data_WB[0]~I .oe_async_reset = "none";
defparam \Write_Data_WB[0]~I .oe_power_up = "low";
defparam \Write_Data_WB[0]~I .oe_register_mode = "none";
defparam \Write_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[0]~I .operation_mode = "output";
defparam \Write_Data_WB[0]~I .output_async_reset = "none";
defparam \Write_Data_WB[0]~I .output_power_up = "low";
defparam \Write_Data_WB[0]~I .output_register_mode = "none";
defparam \Write_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[1]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[1]));
// synopsys translate_off
defparam \Write_Data_WB[1]~I .input_async_reset = "none";
defparam \Write_Data_WB[1]~I .input_power_up = "low";
defparam \Write_Data_WB[1]~I .input_register_mode = "none";
defparam \Write_Data_WB[1]~I .input_sync_reset = "none";
defparam \Write_Data_WB[1]~I .oe_async_reset = "none";
defparam \Write_Data_WB[1]~I .oe_power_up = "low";
defparam \Write_Data_WB[1]~I .oe_register_mode = "none";
defparam \Write_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[1]~I .operation_mode = "output";
defparam \Write_Data_WB[1]~I .output_async_reset = "none";
defparam \Write_Data_WB[1]~I .output_power_up = "low";
defparam \Write_Data_WB[1]~I .output_register_mode = "none";
defparam \Write_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[2]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[2]));
// synopsys translate_off
defparam \Write_Data_WB[2]~I .input_async_reset = "none";
defparam \Write_Data_WB[2]~I .input_power_up = "low";
defparam \Write_Data_WB[2]~I .input_register_mode = "none";
defparam \Write_Data_WB[2]~I .input_sync_reset = "none";
defparam \Write_Data_WB[2]~I .oe_async_reset = "none";
defparam \Write_Data_WB[2]~I .oe_power_up = "low";
defparam \Write_Data_WB[2]~I .oe_register_mode = "none";
defparam \Write_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[2]~I .operation_mode = "output";
defparam \Write_Data_WB[2]~I .output_async_reset = "none";
defparam \Write_Data_WB[2]~I .output_power_up = "low";
defparam \Write_Data_WB[2]~I .output_register_mode = "none";
defparam \Write_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[3]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[3]));
// synopsys translate_off
defparam \Write_Data_WB[3]~I .input_async_reset = "none";
defparam \Write_Data_WB[3]~I .input_power_up = "low";
defparam \Write_Data_WB[3]~I .input_register_mode = "none";
defparam \Write_Data_WB[3]~I .input_sync_reset = "none";
defparam \Write_Data_WB[3]~I .oe_async_reset = "none";
defparam \Write_Data_WB[3]~I .oe_power_up = "low";
defparam \Write_Data_WB[3]~I .oe_register_mode = "none";
defparam \Write_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[3]~I .operation_mode = "output";
defparam \Write_Data_WB[3]~I .output_async_reset = "none";
defparam \Write_Data_WB[3]~I .output_power_up = "low";
defparam \Write_Data_WB[3]~I .output_register_mode = "none";
defparam \Write_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[4]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[4]));
// synopsys translate_off
defparam \Write_Data_WB[4]~I .input_async_reset = "none";
defparam \Write_Data_WB[4]~I .input_power_up = "low";
defparam \Write_Data_WB[4]~I .input_register_mode = "none";
defparam \Write_Data_WB[4]~I .input_sync_reset = "none";
defparam \Write_Data_WB[4]~I .oe_async_reset = "none";
defparam \Write_Data_WB[4]~I .oe_power_up = "low";
defparam \Write_Data_WB[4]~I .oe_register_mode = "none";
defparam \Write_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[4]~I .operation_mode = "output";
defparam \Write_Data_WB[4]~I .output_async_reset = "none";
defparam \Write_Data_WB[4]~I .output_power_up = "low";
defparam \Write_Data_WB[4]~I .output_register_mode = "none";
defparam \Write_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[5]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[5]));
// synopsys translate_off
defparam \Write_Data_WB[5]~I .input_async_reset = "none";
defparam \Write_Data_WB[5]~I .input_power_up = "low";
defparam \Write_Data_WB[5]~I .input_register_mode = "none";
defparam \Write_Data_WB[5]~I .input_sync_reset = "none";
defparam \Write_Data_WB[5]~I .oe_async_reset = "none";
defparam \Write_Data_WB[5]~I .oe_power_up = "low";
defparam \Write_Data_WB[5]~I .oe_register_mode = "none";
defparam \Write_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[5]~I .operation_mode = "output";
defparam \Write_Data_WB[5]~I .output_async_reset = "none";
defparam \Write_Data_WB[5]~I .output_power_up = "low";
defparam \Write_Data_WB[5]~I .output_register_mode = "none";
defparam \Write_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[6]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[6]));
// synopsys translate_off
defparam \Write_Data_WB[6]~I .input_async_reset = "none";
defparam \Write_Data_WB[6]~I .input_power_up = "low";
defparam \Write_Data_WB[6]~I .input_register_mode = "none";
defparam \Write_Data_WB[6]~I .input_sync_reset = "none";
defparam \Write_Data_WB[6]~I .oe_async_reset = "none";
defparam \Write_Data_WB[6]~I .oe_power_up = "low";
defparam \Write_Data_WB[6]~I .oe_register_mode = "none";
defparam \Write_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[6]~I .operation_mode = "output";
defparam \Write_Data_WB[6]~I .output_async_reset = "none";
defparam \Write_Data_WB[6]~I .output_power_up = "low";
defparam \Write_Data_WB[6]~I .output_register_mode = "none";
defparam \Write_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[7]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[7]));
// synopsys translate_off
defparam \Write_Data_WB[7]~I .input_async_reset = "none";
defparam \Write_Data_WB[7]~I .input_power_up = "low";
defparam \Write_Data_WB[7]~I .input_register_mode = "none";
defparam \Write_Data_WB[7]~I .input_sync_reset = "none";
defparam \Write_Data_WB[7]~I .oe_async_reset = "none";
defparam \Write_Data_WB[7]~I .oe_power_up = "low";
defparam \Write_Data_WB[7]~I .oe_register_mode = "none";
defparam \Write_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[7]~I .operation_mode = "output";
defparam \Write_Data_WB[7]~I .output_async_reset = "none";
defparam \Write_Data_WB[7]~I .output_power_up = "low";
defparam \Write_Data_WB[7]~I .output_register_mode = "none";
defparam \Write_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[8]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[8]));
// synopsys translate_off
defparam \Write_Data_WB[8]~I .input_async_reset = "none";
defparam \Write_Data_WB[8]~I .input_power_up = "low";
defparam \Write_Data_WB[8]~I .input_register_mode = "none";
defparam \Write_Data_WB[8]~I .input_sync_reset = "none";
defparam \Write_Data_WB[8]~I .oe_async_reset = "none";
defparam \Write_Data_WB[8]~I .oe_power_up = "low";
defparam \Write_Data_WB[8]~I .oe_register_mode = "none";
defparam \Write_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[8]~I .operation_mode = "output";
defparam \Write_Data_WB[8]~I .output_async_reset = "none";
defparam \Write_Data_WB[8]~I .output_power_up = "low";
defparam \Write_Data_WB[8]~I .output_register_mode = "none";
defparam \Write_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[9]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[9]));
// synopsys translate_off
defparam \Write_Data_WB[9]~I .input_async_reset = "none";
defparam \Write_Data_WB[9]~I .input_power_up = "low";
defparam \Write_Data_WB[9]~I .input_register_mode = "none";
defparam \Write_Data_WB[9]~I .input_sync_reset = "none";
defparam \Write_Data_WB[9]~I .oe_async_reset = "none";
defparam \Write_Data_WB[9]~I .oe_power_up = "low";
defparam \Write_Data_WB[9]~I .oe_register_mode = "none";
defparam \Write_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[9]~I .operation_mode = "output";
defparam \Write_Data_WB[9]~I .output_async_reset = "none";
defparam \Write_Data_WB[9]~I .output_power_up = "low";
defparam \Write_Data_WB[9]~I .output_register_mode = "none";
defparam \Write_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[10]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[10]));
// synopsys translate_off
defparam \Write_Data_WB[10]~I .input_async_reset = "none";
defparam \Write_Data_WB[10]~I .input_power_up = "low";
defparam \Write_Data_WB[10]~I .input_register_mode = "none";
defparam \Write_Data_WB[10]~I .input_sync_reset = "none";
defparam \Write_Data_WB[10]~I .oe_async_reset = "none";
defparam \Write_Data_WB[10]~I .oe_power_up = "low";
defparam \Write_Data_WB[10]~I .oe_register_mode = "none";
defparam \Write_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[10]~I .operation_mode = "output";
defparam \Write_Data_WB[10]~I .output_async_reset = "none";
defparam \Write_Data_WB[10]~I .output_power_up = "low";
defparam \Write_Data_WB[10]~I .output_register_mode = "none";
defparam \Write_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[11]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[11]));
// synopsys translate_off
defparam \Write_Data_WB[11]~I .input_async_reset = "none";
defparam \Write_Data_WB[11]~I .input_power_up = "low";
defparam \Write_Data_WB[11]~I .input_register_mode = "none";
defparam \Write_Data_WB[11]~I .input_sync_reset = "none";
defparam \Write_Data_WB[11]~I .oe_async_reset = "none";
defparam \Write_Data_WB[11]~I .oe_power_up = "low";
defparam \Write_Data_WB[11]~I .oe_register_mode = "none";
defparam \Write_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[11]~I .operation_mode = "output";
defparam \Write_Data_WB[11]~I .output_async_reset = "none";
defparam \Write_Data_WB[11]~I .output_power_up = "low";
defparam \Write_Data_WB[11]~I .output_register_mode = "none";
defparam \Write_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[12]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[12]));
// synopsys translate_off
defparam \Write_Data_WB[12]~I .input_async_reset = "none";
defparam \Write_Data_WB[12]~I .input_power_up = "low";
defparam \Write_Data_WB[12]~I .input_register_mode = "none";
defparam \Write_Data_WB[12]~I .input_sync_reset = "none";
defparam \Write_Data_WB[12]~I .oe_async_reset = "none";
defparam \Write_Data_WB[12]~I .oe_power_up = "low";
defparam \Write_Data_WB[12]~I .oe_register_mode = "none";
defparam \Write_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[12]~I .operation_mode = "output";
defparam \Write_Data_WB[12]~I .output_async_reset = "none";
defparam \Write_Data_WB[12]~I .output_power_up = "low";
defparam \Write_Data_WB[12]~I .output_register_mode = "none";
defparam \Write_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[13]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[13]));
// synopsys translate_off
defparam \Write_Data_WB[13]~I .input_async_reset = "none";
defparam \Write_Data_WB[13]~I .input_power_up = "low";
defparam \Write_Data_WB[13]~I .input_register_mode = "none";
defparam \Write_Data_WB[13]~I .input_sync_reset = "none";
defparam \Write_Data_WB[13]~I .oe_async_reset = "none";
defparam \Write_Data_WB[13]~I .oe_power_up = "low";
defparam \Write_Data_WB[13]~I .oe_register_mode = "none";
defparam \Write_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[13]~I .operation_mode = "output";
defparam \Write_Data_WB[13]~I .output_async_reset = "none";
defparam \Write_Data_WB[13]~I .output_power_up = "low";
defparam \Write_Data_WB[13]~I .output_register_mode = "none";
defparam \Write_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[14]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[14]));
// synopsys translate_off
defparam \Write_Data_WB[14]~I .input_async_reset = "none";
defparam \Write_Data_WB[14]~I .input_power_up = "low";
defparam \Write_Data_WB[14]~I .input_register_mode = "none";
defparam \Write_Data_WB[14]~I .input_sync_reset = "none";
defparam \Write_Data_WB[14]~I .oe_async_reset = "none";
defparam \Write_Data_WB[14]~I .oe_power_up = "low";
defparam \Write_Data_WB[14]~I .oe_register_mode = "none";
defparam \Write_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[14]~I .operation_mode = "output";
defparam \Write_Data_WB[14]~I .output_async_reset = "none";
defparam \Write_Data_WB[14]~I .output_power_up = "low";
defparam \Write_Data_WB[14]~I .output_register_mode = "none";
defparam \Write_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[15]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[15]));
// synopsys translate_off
defparam \Write_Data_WB[15]~I .input_async_reset = "none";
defparam \Write_Data_WB[15]~I .input_power_up = "low";
defparam \Write_Data_WB[15]~I .input_register_mode = "none";
defparam \Write_Data_WB[15]~I .input_sync_reset = "none";
defparam \Write_Data_WB[15]~I .oe_async_reset = "none";
defparam \Write_Data_WB[15]~I .oe_power_up = "low";
defparam \Write_Data_WB[15]~I .oe_register_mode = "none";
defparam \Write_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[15]~I .operation_mode = "output";
defparam \Write_Data_WB[15]~I .output_async_reset = "none";
defparam \Write_Data_WB[15]~I .output_power_up = "low";
defparam \Write_Data_WB[15]~I .output_register_mode = "none";
defparam \Write_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[16]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[16]));
// synopsys translate_off
defparam \Write_Data_WB[16]~I .input_async_reset = "none";
defparam \Write_Data_WB[16]~I .input_power_up = "low";
defparam \Write_Data_WB[16]~I .input_register_mode = "none";
defparam \Write_Data_WB[16]~I .input_sync_reset = "none";
defparam \Write_Data_WB[16]~I .oe_async_reset = "none";
defparam \Write_Data_WB[16]~I .oe_power_up = "low";
defparam \Write_Data_WB[16]~I .oe_register_mode = "none";
defparam \Write_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[16]~I .operation_mode = "output";
defparam \Write_Data_WB[16]~I .output_async_reset = "none";
defparam \Write_Data_WB[16]~I .output_power_up = "low";
defparam \Write_Data_WB[16]~I .output_register_mode = "none";
defparam \Write_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[17]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[17]));
// synopsys translate_off
defparam \Write_Data_WB[17]~I .input_async_reset = "none";
defparam \Write_Data_WB[17]~I .input_power_up = "low";
defparam \Write_Data_WB[17]~I .input_register_mode = "none";
defparam \Write_Data_WB[17]~I .input_sync_reset = "none";
defparam \Write_Data_WB[17]~I .oe_async_reset = "none";
defparam \Write_Data_WB[17]~I .oe_power_up = "low";
defparam \Write_Data_WB[17]~I .oe_register_mode = "none";
defparam \Write_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[17]~I .operation_mode = "output";
defparam \Write_Data_WB[17]~I .output_async_reset = "none";
defparam \Write_Data_WB[17]~I .output_power_up = "low";
defparam \Write_Data_WB[17]~I .output_register_mode = "none";
defparam \Write_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[18]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[18]));
// synopsys translate_off
defparam \Write_Data_WB[18]~I .input_async_reset = "none";
defparam \Write_Data_WB[18]~I .input_power_up = "low";
defparam \Write_Data_WB[18]~I .input_register_mode = "none";
defparam \Write_Data_WB[18]~I .input_sync_reset = "none";
defparam \Write_Data_WB[18]~I .oe_async_reset = "none";
defparam \Write_Data_WB[18]~I .oe_power_up = "low";
defparam \Write_Data_WB[18]~I .oe_register_mode = "none";
defparam \Write_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[18]~I .operation_mode = "output";
defparam \Write_Data_WB[18]~I .output_async_reset = "none";
defparam \Write_Data_WB[18]~I .output_power_up = "low";
defparam \Write_Data_WB[18]~I .output_register_mode = "none";
defparam \Write_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[19]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[19]));
// synopsys translate_off
defparam \Write_Data_WB[19]~I .input_async_reset = "none";
defparam \Write_Data_WB[19]~I .input_power_up = "low";
defparam \Write_Data_WB[19]~I .input_register_mode = "none";
defparam \Write_Data_WB[19]~I .input_sync_reset = "none";
defparam \Write_Data_WB[19]~I .oe_async_reset = "none";
defparam \Write_Data_WB[19]~I .oe_power_up = "low";
defparam \Write_Data_WB[19]~I .oe_register_mode = "none";
defparam \Write_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[19]~I .operation_mode = "output";
defparam \Write_Data_WB[19]~I .output_async_reset = "none";
defparam \Write_Data_WB[19]~I .output_power_up = "low";
defparam \Write_Data_WB[19]~I .output_register_mode = "none";
defparam \Write_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[20]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[20]));
// synopsys translate_off
defparam \Write_Data_WB[20]~I .input_async_reset = "none";
defparam \Write_Data_WB[20]~I .input_power_up = "low";
defparam \Write_Data_WB[20]~I .input_register_mode = "none";
defparam \Write_Data_WB[20]~I .input_sync_reset = "none";
defparam \Write_Data_WB[20]~I .oe_async_reset = "none";
defparam \Write_Data_WB[20]~I .oe_power_up = "low";
defparam \Write_Data_WB[20]~I .oe_register_mode = "none";
defparam \Write_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[20]~I .operation_mode = "output";
defparam \Write_Data_WB[20]~I .output_async_reset = "none";
defparam \Write_Data_WB[20]~I .output_power_up = "low";
defparam \Write_Data_WB[20]~I .output_register_mode = "none";
defparam \Write_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[21]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[21]));
// synopsys translate_off
defparam \Write_Data_WB[21]~I .input_async_reset = "none";
defparam \Write_Data_WB[21]~I .input_power_up = "low";
defparam \Write_Data_WB[21]~I .input_register_mode = "none";
defparam \Write_Data_WB[21]~I .input_sync_reset = "none";
defparam \Write_Data_WB[21]~I .oe_async_reset = "none";
defparam \Write_Data_WB[21]~I .oe_power_up = "low";
defparam \Write_Data_WB[21]~I .oe_register_mode = "none";
defparam \Write_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[21]~I .operation_mode = "output";
defparam \Write_Data_WB[21]~I .output_async_reset = "none";
defparam \Write_Data_WB[21]~I .output_power_up = "low";
defparam \Write_Data_WB[21]~I .output_register_mode = "none";
defparam \Write_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[22]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[22]));
// synopsys translate_off
defparam \Write_Data_WB[22]~I .input_async_reset = "none";
defparam \Write_Data_WB[22]~I .input_power_up = "low";
defparam \Write_Data_WB[22]~I .input_register_mode = "none";
defparam \Write_Data_WB[22]~I .input_sync_reset = "none";
defparam \Write_Data_WB[22]~I .oe_async_reset = "none";
defparam \Write_Data_WB[22]~I .oe_power_up = "low";
defparam \Write_Data_WB[22]~I .oe_register_mode = "none";
defparam \Write_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[22]~I .operation_mode = "output";
defparam \Write_Data_WB[22]~I .output_async_reset = "none";
defparam \Write_Data_WB[22]~I .output_power_up = "low";
defparam \Write_Data_WB[22]~I .output_register_mode = "none";
defparam \Write_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[23]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[23]));
// synopsys translate_off
defparam \Write_Data_WB[23]~I .input_async_reset = "none";
defparam \Write_Data_WB[23]~I .input_power_up = "low";
defparam \Write_Data_WB[23]~I .input_register_mode = "none";
defparam \Write_Data_WB[23]~I .input_sync_reset = "none";
defparam \Write_Data_WB[23]~I .oe_async_reset = "none";
defparam \Write_Data_WB[23]~I .oe_power_up = "low";
defparam \Write_Data_WB[23]~I .oe_register_mode = "none";
defparam \Write_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[23]~I .operation_mode = "output";
defparam \Write_Data_WB[23]~I .output_async_reset = "none";
defparam \Write_Data_WB[23]~I .output_power_up = "low";
defparam \Write_Data_WB[23]~I .output_register_mode = "none";
defparam \Write_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[24]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[24]));
// synopsys translate_off
defparam \Write_Data_WB[24]~I .input_async_reset = "none";
defparam \Write_Data_WB[24]~I .input_power_up = "low";
defparam \Write_Data_WB[24]~I .input_register_mode = "none";
defparam \Write_Data_WB[24]~I .input_sync_reset = "none";
defparam \Write_Data_WB[24]~I .oe_async_reset = "none";
defparam \Write_Data_WB[24]~I .oe_power_up = "low";
defparam \Write_Data_WB[24]~I .oe_register_mode = "none";
defparam \Write_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[24]~I .operation_mode = "output";
defparam \Write_Data_WB[24]~I .output_async_reset = "none";
defparam \Write_Data_WB[24]~I .output_power_up = "low";
defparam \Write_Data_WB[24]~I .output_register_mode = "none";
defparam \Write_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[25]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[25]));
// synopsys translate_off
defparam \Write_Data_WB[25]~I .input_async_reset = "none";
defparam \Write_Data_WB[25]~I .input_power_up = "low";
defparam \Write_Data_WB[25]~I .input_register_mode = "none";
defparam \Write_Data_WB[25]~I .input_sync_reset = "none";
defparam \Write_Data_WB[25]~I .oe_async_reset = "none";
defparam \Write_Data_WB[25]~I .oe_power_up = "low";
defparam \Write_Data_WB[25]~I .oe_register_mode = "none";
defparam \Write_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[25]~I .operation_mode = "output";
defparam \Write_Data_WB[25]~I .output_async_reset = "none";
defparam \Write_Data_WB[25]~I .output_power_up = "low";
defparam \Write_Data_WB[25]~I .output_register_mode = "none";
defparam \Write_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[26]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[26]));
// synopsys translate_off
defparam \Write_Data_WB[26]~I .input_async_reset = "none";
defparam \Write_Data_WB[26]~I .input_power_up = "low";
defparam \Write_Data_WB[26]~I .input_register_mode = "none";
defparam \Write_Data_WB[26]~I .input_sync_reset = "none";
defparam \Write_Data_WB[26]~I .oe_async_reset = "none";
defparam \Write_Data_WB[26]~I .oe_power_up = "low";
defparam \Write_Data_WB[26]~I .oe_register_mode = "none";
defparam \Write_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[26]~I .operation_mode = "output";
defparam \Write_Data_WB[26]~I .output_async_reset = "none";
defparam \Write_Data_WB[26]~I .output_power_up = "low";
defparam \Write_Data_WB[26]~I .output_register_mode = "none";
defparam \Write_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[27]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[27]));
// synopsys translate_off
defparam \Write_Data_WB[27]~I .input_async_reset = "none";
defparam \Write_Data_WB[27]~I .input_power_up = "low";
defparam \Write_Data_WB[27]~I .input_register_mode = "none";
defparam \Write_Data_WB[27]~I .input_sync_reset = "none";
defparam \Write_Data_WB[27]~I .oe_async_reset = "none";
defparam \Write_Data_WB[27]~I .oe_power_up = "low";
defparam \Write_Data_WB[27]~I .oe_register_mode = "none";
defparam \Write_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[27]~I .operation_mode = "output";
defparam \Write_Data_WB[27]~I .output_async_reset = "none";
defparam \Write_Data_WB[27]~I .output_power_up = "low";
defparam \Write_Data_WB[27]~I .output_register_mode = "none";
defparam \Write_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[28]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[28]));
// synopsys translate_off
defparam \Write_Data_WB[28]~I .input_async_reset = "none";
defparam \Write_Data_WB[28]~I .input_power_up = "low";
defparam \Write_Data_WB[28]~I .input_register_mode = "none";
defparam \Write_Data_WB[28]~I .input_sync_reset = "none";
defparam \Write_Data_WB[28]~I .oe_async_reset = "none";
defparam \Write_Data_WB[28]~I .oe_power_up = "low";
defparam \Write_Data_WB[28]~I .oe_register_mode = "none";
defparam \Write_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[28]~I .operation_mode = "output";
defparam \Write_Data_WB[28]~I .output_async_reset = "none";
defparam \Write_Data_WB[28]~I .output_power_up = "low";
defparam \Write_Data_WB[28]~I .output_register_mode = "none";
defparam \Write_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[29]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[29]));
// synopsys translate_off
defparam \Write_Data_WB[29]~I .input_async_reset = "none";
defparam \Write_Data_WB[29]~I .input_power_up = "low";
defparam \Write_Data_WB[29]~I .input_register_mode = "none";
defparam \Write_Data_WB[29]~I .input_sync_reset = "none";
defparam \Write_Data_WB[29]~I .oe_async_reset = "none";
defparam \Write_Data_WB[29]~I .oe_power_up = "low";
defparam \Write_Data_WB[29]~I .oe_register_mode = "none";
defparam \Write_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[29]~I .operation_mode = "output";
defparam \Write_Data_WB[29]~I .output_async_reset = "none";
defparam \Write_Data_WB[29]~I .output_power_up = "low";
defparam \Write_Data_WB[29]~I .output_register_mode = "none";
defparam \Write_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[30]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[30]));
// synopsys translate_off
defparam \Write_Data_WB[30]~I .input_async_reset = "none";
defparam \Write_Data_WB[30]~I .input_power_up = "low";
defparam \Write_Data_WB[30]~I .input_register_mode = "none";
defparam \Write_Data_WB[30]~I .input_sync_reset = "none";
defparam \Write_Data_WB[30]~I .oe_async_reset = "none";
defparam \Write_Data_WB[30]~I .oe_power_up = "low";
defparam \Write_Data_WB[30]~I .oe_register_mode = "none";
defparam \Write_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[30]~I .operation_mode = "output";
defparam \Write_Data_WB[30]~I .output_async_reset = "none";
defparam \Write_Data_WB[30]~I .output_power_up = "low";
defparam \Write_Data_WB[30]~I .output_register_mode = "none";
defparam \Write_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_WB[31]~I (
	.datain(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[31]));
// synopsys translate_off
defparam \Write_Data_WB[31]~I .input_async_reset = "none";
defparam \Write_Data_WB[31]~I .input_power_up = "low";
defparam \Write_Data_WB[31]~I .input_register_mode = "none";
defparam \Write_Data_WB[31]~I .input_sync_reset = "none";
defparam \Write_Data_WB[31]~I .oe_async_reset = "none";
defparam \Write_Data_WB[31]~I .oe_power_up = "low";
defparam \Write_Data_WB[31]~I .oe_register_mode = "none";
defparam \Write_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[31]~I .operation_mode = "output";
defparam \Write_Data_WB[31]~I .output_async_reset = "none";
defparam \Write_Data_WB[31]~I .output_power_up = "low";
defparam \Write_Data_WB[31]~I .output_register_mode = "none";
defparam \Write_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[0]~I (
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[0]));
// synopsys translate_off
defparam \Write_Register_WB[0]~I .input_async_reset = "none";
defparam \Write_Register_WB[0]~I .input_power_up = "low";
defparam \Write_Register_WB[0]~I .input_register_mode = "none";
defparam \Write_Register_WB[0]~I .input_sync_reset = "none";
defparam \Write_Register_WB[0]~I .oe_async_reset = "none";
defparam \Write_Register_WB[0]~I .oe_power_up = "low";
defparam \Write_Register_WB[0]~I .oe_register_mode = "none";
defparam \Write_Register_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[0]~I .operation_mode = "output";
defparam \Write_Register_WB[0]~I .output_async_reset = "none";
defparam \Write_Register_WB[0]~I .output_power_up = "low";
defparam \Write_Register_WB[0]~I .output_register_mode = "none";
defparam \Write_Register_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[1]~I (
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[1]));
// synopsys translate_off
defparam \Write_Register_WB[1]~I .input_async_reset = "none";
defparam \Write_Register_WB[1]~I .input_power_up = "low";
defparam \Write_Register_WB[1]~I .input_register_mode = "none";
defparam \Write_Register_WB[1]~I .input_sync_reset = "none";
defparam \Write_Register_WB[1]~I .oe_async_reset = "none";
defparam \Write_Register_WB[1]~I .oe_power_up = "low";
defparam \Write_Register_WB[1]~I .oe_register_mode = "none";
defparam \Write_Register_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[1]~I .operation_mode = "output";
defparam \Write_Register_WB[1]~I .output_async_reset = "none";
defparam \Write_Register_WB[1]~I .output_power_up = "low";
defparam \Write_Register_WB[1]~I .output_register_mode = "none";
defparam \Write_Register_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[2]~I (
	.datain(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[2]));
// synopsys translate_off
defparam \Write_Register_WB[2]~I .input_async_reset = "none";
defparam \Write_Register_WB[2]~I .input_power_up = "low";
defparam \Write_Register_WB[2]~I .input_register_mode = "none";
defparam \Write_Register_WB[2]~I .input_sync_reset = "none";
defparam \Write_Register_WB[2]~I .oe_async_reset = "none";
defparam \Write_Register_WB[2]~I .oe_power_up = "low";
defparam \Write_Register_WB[2]~I .oe_register_mode = "none";
defparam \Write_Register_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[2]~I .operation_mode = "output";
defparam \Write_Register_WB[2]~I .output_async_reset = "none";
defparam \Write_Register_WB[2]~I .output_power_up = "low";
defparam \Write_Register_WB[2]~I .output_register_mode = "none";
defparam \Write_Register_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[3]~I (
	.datain(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[3]));
// synopsys translate_off
defparam \Write_Register_WB[3]~I .input_async_reset = "none";
defparam \Write_Register_WB[3]~I .input_power_up = "low";
defparam \Write_Register_WB[3]~I .input_register_mode = "none";
defparam \Write_Register_WB[3]~I .input_sync_reset = "none";
defparam \Write_Register_WB[3]~I .oe_async_reset = "none";
defparam \Write_Register_WB[3]~I .oe_power_up = "low";
defparam \Write_Register_WB[3]~I .oe_register_mode = "none";
defparam \Write_Register_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[3]~I .operation_mode = "output";
defparam \Write_Register_WB[3]~I .output_async_reset = "none";
defparam \Write_Register_WB[3]~I .output_power_up = "low";
defparam \Write_Register_WB[3]~I .output_register_mode = "none";
defparam \Write_Register_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_WB[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[4]));
// synopsys translate_off
defparam \Write_Register_WB[4]~I .input_async_reset = "none";
defparam \Write_Register_WB[4]~I .input_power_up = "low";
defparam \Write_Register_WB[4]~I .input_register_mode = "none";
defparam \Write_Register_WB[4]~I .input_sync_reset = "none";
defparam \Write_Register_WB[4]~I .oe_async_reset = "none";
defparam \Write_Register_WB[4]~I .oe_power_up = "low";
defparam \Write_Register_WB[4]~I .oe_register_mode = "none";
defparam \Write_Register_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[4]~I .operation_mode = "output";
defparam \Write_Register_WB[4]~I .output_async_reset = "none";
defparam \Write_Register_WB[4]~I .output_power_up = "low";
defparam \Write_Register_WB[4]~I .output_register_mode = "none";
defparam \Write_Register_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
