<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — bus stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="system.html">system</a></span> (34)
<br/><span class="tag"><a href="base.html">base</a></span> (25)
<br/><span class="tag"><a href="chip.html">chip</a></span> (18)
<br/><span class="tag"><a href="architectur.html">architectur</a></span> (18)
<br/><span class="tag"><a href="design.html">design</a></span> (17)
</div>
<h2><span class="ttl">Stem</span> bus$ (<a href="../words.html">all stems</a>)</h2>
<h3>144 papers:</h3>
<dl class="toc"><dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2015-CarliDEAV.html">CASE-2015-CarliDEAV</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Automated evaluation of urban traffic congestion using bus as a probe (<abbr title="Raffaele Carli">RC</abbr>, <abbr title="Mariagrazia Dotoli">MD</abbr>, <abbr title="Nicola Epicoco">NE</abbr>, <abbr title="Biagio Angelico">BA</abbr>, <abbr title="Antonio Vinciullo">AV</abbr>), pp. 967–972.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-ChenEC.html">DATE-2015-ChenEC</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span></dt><dd>Enabling vertical wormhole switching in 3D NoC-bus hybrid systems (<abbr title="Changlin Chen">CC</abbr>, <abbr title="Marius Enachescu">ME</abbr>, <abbr title="Sorin Dan Cotofana">SDC</abbr>), pp. 507–512.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2015-HuangTTC.html">DATE-2015-HuangTTC</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Feedback-bus oscillation ring: a general architecture for delay characterization and test of interconnects (<abbr title="Shi-Yu Huang">SYH</abbr>, <abbr title="Meng-Ting Tsai">MTT</abbr>, <abbr title="Kun-Han Hans Tsai">KHHT</abbr>, <abbr title="Wu-Tung Cheng">WTC</abbr>), pp. 924–927.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/saner.png" alt="SANER"/><a href="../SANER-2015-CosentinoIC.html">SANER-2015-CosentinoIC</a> <span class="tag"><a href="../tag/git.html" title="git">#git</a></span> <span class="tag"><a href="../tag/repository.html" title="repository">#repository</a></span></dt><dd>Assessing the bus factor of Git repositories (<abbr title="Valerio Cosentino">VC</abbr>, <abbr title="Javier Luis Cánovas Izquierdo">JLCI</abbr>, <abbr title="Jordi Cabot">JC</abbr>), pp. 499–503.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2015-PritchardBVO.html">CHI-2015-PritchardBVO</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span> <span class="tag"><a href="../tag/mobile.html" title="mobile">#mobile</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>How to Drive a London Bus: Measuring Performance in a Mobile and Remote Workplace (<abbr title="Gary W. Pritchard">GWP</abbr>, <abbr title="Pam Briggs">PB</abbr>, <abbr title="John Vines">JV</abbr>, <abbr title="Patrick Olivier">PO</abbr>), pp. 1885–1894.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-UC-2015-DantecWCM.html">HCI-UC-2015-DantecWCM</a> <span class="tag"><a href="../tag/ecosystem.html" title="ecosystem">#ecosystem</a></span></dt><dd>Cycle Atlanta and OneBusAway: Driving Innovation Through the Data Ecosystems of Civic Computing (<abbr title="Christopher A. Le Dantec">CALD</abbr>, <abbr title="Kari E. Watkins">KEW</abbr>, <abbr title="Russell J. Clark">RJC</abbr>, <abbr title="Elizabeth D. Mynatt">EDM</abbr>), pp. 327–338.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ismm.png" alt="ISMM"/><a href="../ISMM-2015-HusseinHPV.html">ISMM-2015-HusseinHPV</a> <span class="tag"><a href="../tag/garbage%20collection.html" title="garbage collection">#garbage collection</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Don’t race the memory bus: taming the GC leadfoot (<abbr title="Ahmed Hussein">AH</abbr>, <abbr title="Antony L. Hosking">ALH</abbr>, <abbr title="Mathias Payer">MP</abbr>, <abbr title="Christopher A. Vick">CAV</abbr>), pp. 15–27.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/case.png" alt="CASE"/><a href="../CASE-2014-TanHZ.html">CASE-2014-TanHZ</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/development.html" title="development">#development</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Development and validation of an automated steering control system for bus revenue service (<abbr title="Han-Shue Tan">HST</abbr>, <abbr title="Jihua Huang">JH</abbr>, <abbr title="Wei-Bin Zhang">WBZ</abbr>), pp. 31–36.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-JalleKAQC.html">DATE-2014-JalleKAQC</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span></dt><dd>Bus designs for time-probabilistic multicore processors (<abbr title="Javier Jalle">JJ</abbr>, <abbr title="Leonidas Kosmidis">LK</abbr>, <abbr title="Jaume Abella">JA</abbr>, <abbr title="Eduardo Quiñones">EQ</abbr>, <abbr title="Francisco J. Cazorla">FJC</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2014-LeeL.html">DATE-2014-LeeL</a> <span class="tag"><a href="../tag/3d.html" title="3d">#3d</a></span> <span class="tag"><a href="../tag/gpu.html" title="gpu">#gpu</a></span> <span class="tag"><a href="../tag/on%20the.html" title="on the">#on the</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>On GPU bus power reduction with 3D IC technologies (<abbr title="Young-Joon Lee">YJL</abbr>, <abbr title="Sung Kyu Lim">SKL</abbr>), pp. 1–6.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2014-PritchardVBTO.html">CHI-2014-PritchardVBTO</a> <span class="tag"><a href="../tag/how.html" title="how">#how</a></span></dt><dd>Digitally driven: how location based services impact the work practices of London bus drivers (<abbr title="Gary W. Pritchard">GWP</abbr>, <abbr title="John Vines">JV</abbr>, <abbr title="Pamela Briggs">PB</abbr>, <abbr title="Lisa Thomas">LT</abbr>, <abbr title="Patrick Olivier">PO</abbr>), pp. 3617–3626.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v1-2014-TitoRSFTS.html">ICEIS-v1-2014-TitoRSFTS</a> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/recommendation.html" title="recommendation">#recommendation</a></span></dt><dd>RecRoute — A Bus Route Recommendation System Based on Users’ Contextual Information (<abbr title="Adriano de Oliveira Tito">AdOT</abbr>, <abbr title="Arley Ramalho R. Ristar">ARRR</abbr>, <abbr title="Luana M. dos Santos">LMdS</abbr>, <abbr title="Luiz Antonio V. Filho">LAVF</abbr>, <abbr title="Patrícia Restelli Tedesco">PRT</abbr>, <abbr title="Ana Carolina Salgado">ACS</abbr>), pp. 357–366.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2013-FakihGFR.html">DATE-2013-FakihGFR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Towards performance analysis of SDFGs mapped to shared-bus architectures using model-checking (<abbr title="Maher Fakih">MF</abbr>, <abbr title="Kim Grüttner">KG</abbr>, <abbr title="Martin Fränzle">MF</abbr>, <abbr title="Achim Rettberg">AR</abbr>), pp. 1167–1172.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2013-YooZH.html">CHI-2013-YooZH</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Probing bus stop for insights on transit co-design (<abbr title="Daisy Yoo">DY</abbr>, <abbr title="John Zimmerman">JZ</abbr>, <abbr title="Tad Hirsch">TH</abbr>), pp. 409–418.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/vmcai.png" alt="VMCAI"/><a href="../VMCAI-2013-CruanesHOS.html">VMCAI-2013-CruanesHOS</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span></dt><dd>Tool Integration with the Evidential Tool Bus (<abbr title="Simon Cruanes">SC</abbr>, <abbr title="Grégoire Hamon">GH</abbr>, <abbr title="Sam Owre">SO</abbr>, <abbr title="Natarajan Shankar">NS</abbr>), pp. 275–294.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-DonnoFSPB.html">DATE-2012-DonnoFSPB</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Mechatronic system for energy efficiency in bus transport (<abbr title="Monica Donno">MD</abbr>, <abbr title="Aleck Ferrari">AF</abbr>, <abbr title="Annalisa Scarpelli">AS</abbr>, <abbr title="Pietro Perlo">PP</abbr>, <abbr title="Alberto Bocca">AB</abbr>), pp. 342–343.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/iceis.png" alt="ICEIS"/><a href="../ICEIS-v2-2012-KitanoST.html">ICEIS-v2-2012-KitanoST</a> <span class="tag"><a href="../tag/community.html" title="community">#community</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span></dt><dd>Lightweight Web Application Framework and Its Application — Helping Improve Community Bus Timetables after Japan Earthquake (<abbr title="Yu Kitano">YK</abbr>, <abbr title="Hiroki Suguri">HS</abbr>, <abbr title="Atsushi Togashi">AT</abbr>), pp. 252–257.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2011-MaYW.html">DAC-2011-MaYW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>An optimal algorithm for layer assignment of bus escape routing on PCBs (<abbr title="Qiang Ma">QM</abbr>, <abbr title="Evangeline F. Y. Young">EFYY</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 176–181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-AgyekumN.html">DATE-2011-AgyekumN</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span></dt><dd>A delay-insensitive bus-invert code and hardware support for robust asynchronous global communication (<abbr title="Melinda Y. Agyekum">MYA</abbr>, <abbr title="Steven M. Nowick">SMN</abbr>), pp. 1370–1375.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-PenolazziSH.html">DATE-2011-PenolazziSH</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting bus contention effects on energy and performance in multi-processor SoCs (<abbr title="Sandro Penolazzi">SP</abbr>, <abbr title="Ingo Sander">IS</abbr>, <abbr title="Ahmed Hemani">AH</abbr>), pp. 1196–1199.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2011-ShahRK.html">DATE-2011-ShahRK</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Priority division: A high-speed shared-memory bus arbitration with bounded latency (<abbr title="Hardik Shah">HS</abbr>, <abbr title="Andreas Raabe">AR</abbr>, <abbr title="Alois Knoll">AK</abbr>), pp. 1497–1500.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2011-ZimmermanTGYHATHS.html">CHI-2011-ZimmermanTGYHATHS</a> <span class="tag"><a href="../tag/co-evolution.html" title="co-evolution">#co-evolution</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Field trial of Tiramisu: crowd-sourcing bus arrival times to spur co-design (<abbr title="John Zimmerman">JZ</abbr>, <abbr title="Anthony Tomasic">AT</abbr>, <abbr title="Charles Garrod">CG</abbr>, <abbr title="Daisy Yoo">DY</abbr>, <abbr title="Chaya Hiruncharoenvate">CH</abbr>, <abbr title="Rafae Aziz">RA</abbr>, <abbr title="Nikhil Ravi Thiruvengadam">NRT</abbr>, <abbr title="Yun Huang">YH</abbr>, <abbr title="Aaron Steinfeld">AS</abbr>), pp. 1677–1686.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-MIIE-2011-KimHJHMJ.html">HCI-MIIE-2011-KimHJHMJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/video.html" title="video">#video</a></span></dt><dd>Analysis of Low-Floor Bus Passengers’ Behavior Patterns Using Video Observation (<abbr title="Ji Yeon Kim">JYK</abbr>, <abbr title="Hwan Hwangbo">HH</abbr>, <abbr title="Beom Suk Jin">BSJ</abbr>, <abbr title="Bong-Ha Hwang">BHH</abbr>, <abbr title="Young Joo Moon">YJM</abbr>, <abbr title="Yong Gu Ji">YGJ</abbr>), pp. 391–400.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-MIIE-2011-LinH.html">HCI-MIIE-2011-LinH</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Predicting the Effects of Time-Gaps for Adaptive Cruise Control (ACC) on Bus Driver Performance (<abbr title="Brian Tsang-Wei Lin">BTWL</abbr>, <abbr title="Sheue-Ling Hwang">SLH</abbr>), pp. 435–443.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2011-BhattacharyaCSK.html">SEKE-2011-BhattacharyaCSK</a> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Dynamic Service Choreography using Context Aware Enterprise Service Bus (<abbr title="Swapan Bhattacharya">SB</abbr>, <abbr title="Jayeeta Chanda">JC</abbr>, <abbr title="Sabnam Sengupta">SS</abbr>, <abbr title="Ananya Kanjilal">AK</abbr>), pp. 319–324.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2011-ChattopadhyayR.html">LCTES-2011-ChattopadhyayR</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Static bus schedule aware scratchpad allocation in multiprocessors (<abbr title="Sudipta Chattopadhyay">SC</abbr>, <abbr title="Abhik Roychoudhury">AR</abbr>), pp. 11–20.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2011-MullerP.html">CAV-2011-MullerP</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Complete Formal Hardware Verification of Interfaces for a FlexRay-Like Bus (<abbr title="Christian A. Müller">CAM</abbr>, <abbr title="Wolfgang J. Paul">WJP</abbr>), pp. 633–648.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2010-YanC.html">DAC-2010-YanC</a></dt><dd>Two-sided single-detour untangling for bus routing (<abbr title="Jin-Tai Yan">JTY</abbr>, <abbr title="Zhi-Wei Chen">ZWC</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2010-DasMZC.html">DATE-2010-DasMZC</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Detecting/preventing information leakage on the memory bus due to malicious hardware (<abbr title="Abhishek Das">AD</abbr>, <abbr title="Gokhan Memik">GM</abbr>, <abbr title="Joseph Zambreno">JZ</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 861–866.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2010-AvnitSP.html">TACAS-2010-AvnitSP</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>ACS: Automatic Converter Synthesis for SoC Bus Protocols (<abbr title="Karin Avnit">KA</abbr>, <abbr title="Arcot Sowmya">AS</abbr>, <abbr title="Jorgen Peddersen">JP</abbr>), pp. 343–348.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-2010-FerrisWB.html">CHI-2010-FerrisWB</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>OneBusAway: results from providing real-time arrival information for public transit (<abbr title="Brian Ferris">BF</abbr>, <abbr title="Kari Watkins">KW</abbr>, <abbr title="Alan Borning">AB</abbr>), pp. 1807–1816.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-2010-UdipiMB.html">HPCA-2010-UdipiMB</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards scalable, energy-efficient, bus-based on-chip networks (<abbr title="Aniruddha N. Udipi">ANU</abbr>, <abbr title="Naveen Muralimanohar">NM</abbr>, <abbr title="Rajeev Balasubramonian">RB</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-KongYW.html">DAC-2009-KongYW</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span></dt><dd>Automatic bus planner for dense PCBs (<abbr title="Hui Kong">HK</abbr>, <abbr title="Tan Yan">TY</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 326–331.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-WangCSC.html">DAC-2009-WangCSC</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications (<abbr title="Renshen Wang">RW</abbr>, <abbr title="Nan-Chi Chou">NCC</abbr>, <abbr title="Bill Salefski">BS</abbr>, <abbr title="Chung-Kuan Cheng">CKC</abbr>), pp. 166–171.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2009-ZengZNGGS.html">DAC-2009-ZengZNGGS</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Scheduling the FlexRay bus using optimization techniques (<abbr title="Haibo Zeng">HZ</abbr>, <abbr title="Wei Zheng">WZ</abbr>, <abbr title="Marco Di Natale">MDN</abbr>, <abbr title="Arkadeb Ghosal">AG</abbr>, <abbr title="Paolo Giusto">PG</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 874–877.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-MollCRB.html">DATE-2009-MollCRB</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Fast and accurate protocol specific bus modeling using TLM 2.0 (<abbr title="H. W. M. van Moll">HWMvM</abbr>, <abbr title="Henk Corporaal">HC</abbr>, <abbr title="Víctor Reyes">VR</abbr>, <abbr title="Marleen Boonen">MB</abbr>), pp. 316–319.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SanderGRBM.html">DATE-2009-SanderGRBM</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Priority-based packet communication on a bus-shaped structure for FPGA-systems (<abbr title="Oliver Sander">OS</abbr>, <abbr title="Benjamin Glas">BG</abbr>, <abbr title="Christoph Roth">CR</abbr>, <abbr title="Jürgen Becker">JB</abbr>, <abbr title="Klaus D. Müller-Glaser">KDMG</abbr>), pp. 178–183.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2009-SuCGSP.html">DATE-2009-SuCGSP</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>SecBus: Operating System controlled hierarchical page-based memory bus protection (<abbr title="Lifeng Su">LS</abbr>, <abbr title="Stephan Courcambeck">SC</abbr>, <abbr title="Pierre Guillemin">PG</abbr>, <abbr title="Christian Schwarz">CS</abbr>, <abbr title="Renaud Pacalet">RP</abbr>), pp. 570–573.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-AraujoS.html">SAC-2009-AraujoS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/web.html" title="web">#web</a></span> <span class="tag"><a href="../tag/web%20service.html" title="web service">#web service</a></span></dt><dd>The device service bus: a solution for embedded device integration through web services (<abbr title="Gustavo Medeiros Araújo">GMA</abbr>, <abbr title="Frank Siqueira">FS</abbr>), pp. 185–189.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-LinSH.html">DAC-2008-LinSH</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>A multi-resolution AHB bus tracer for real-time compression of forward/backward traces in a circular buffer (<abbr title="Yi-Ting Lin">YTL</abbr>, <abbr title="Wen-Chi Shiue">WCS</abbr>, <abbr title="Ing-Jer Huang">IJH</abbr>), pp. 862–865.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2008-RoyKM.html">DAC-2008-RoyKM</a> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Protecting bus-based hardware IP by secret sharing (<abbr title="Jarrod A. Roy">JAR</abbr>, <abbr title="Farinaz Koushanfar">FK</abbr>, <abbr title="Igor L. Markov">ILM</abbr>), pp. 846–851.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ApostolakisGPP.html">DATE-2008-ApostolakisGPP</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Functional Self-Testing for Bus-Based Symmetric Multiprocessors (<abbr title="Andreas Apostolakis">AA</abbr>, <abbr title="Dimitris Gizopoulos">DG</abbr>, <abbr title="Mihalis Psarakis">MP</abbr>, <abbr title="Antonis M. Paschalis">AMP</abbr>), pp. 1304–1309.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-ChenDC.html">DATE-2008-ChenDC</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>Operating System Controlled Processor-Memory Bus Encryption (<abbr title="Xi Chen">XC</abbr>, <abbr title="Robert P. Dick">RPD</abbr>, <abbr title="Alok N. Choudhary">ANC</abbr>), pp. 1154–1159.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-DuanK.html">DATE-2008-DuanK</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Energy Efficient and High Speed On-Chip Ternary Bus (<abbr title="Chunjie Duan">CD</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 515–518.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2008-PandeyD.html">DATE-2008-PandeyD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs (<abbr title="Sujan Pandey">SP</abbr>, <abbr title="Rolf Drechsler">RD</abbr>), pp. 206–211.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2008-SwardW.html">SIGAda-2008-SwardW</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/enterprise.html" title="enterprise">#enterprise</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A multi-language service-oriented architecture using an enterprise service bus (<abbr title="Ricky E. Sward">RES</abbr>, <abbr title="Kelly J. Whitacre">KJW</abbr>), pp. 85–90.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-SriplakichBG.html">SAC-2008-SriplakichBG</a> <span class="tag"><a href="../tag/collaboration.html" title="collaboration">#collaboration</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/re-engineering.html" title="re-engineering">#re-engineering</a></span> <span class="tag"><a href="../tag/requirements.html" title="requirements">#requirements</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Collaborative software engineering on large-scale models: requirements and experience in ModelBus (<abbr title="Prawee Sriplakich">PS</abbr>, <abbr title="Xavier Blanc">XB</abbr>, <abbr title="Marie-Pierre Gervais">MPG</abbr>), pp. 674–681.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-GuHY.html">DAC-2007-GuHY</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimization of Static Task and Bus Access Schedules for Time-Triggered Distributed Embedded Systems with Model-Checking (<abbr title="Zonghua Gu">ZG</abbr>, <abbr title="Xiuqiang He">XH</abbr>, <abbr title="Mingxuan Yuan">MY</abbr>), pp. 294–299.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2007-JiangHS.html">DAC-2007-JiangHS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/difference.html" title="difference">#difference</a></span></dt><dd>A New Twisted Differential Line Structure in Global Bus Design (<abbr title="Zhanyuan Jiang">ZJ</abbr>, <abbr title="Shiyan Hu">SH</abbr>, <abbr title="Weiping Shi">WS</abbr>), pp. 180–183.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-LeGB.html">DATE-2007-LeGB</a> <span class="tag"><a href="../tag/pervasive.html" title="pervasive">#pervasive</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of a pervasive interconnect bus system in a high-performance microprocessor (<abbr title="Thuyen Le">TL</abbr>, <abbr title="Tilman Glökler">TG</abbr>, <abbr title="Jason Baumgartner">JB</abbr>), pp. 219–224.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-PopPEP.html">DATE-2007-PopPEP</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Bus access optimisation for FlexRay-based distributed embedded systems (<abbr title="Traian Pop">TP</abbr>, <abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 51–56.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSM-2007-OezbekP.html">ICSM-2007-OezbekP</a> <span class="tag"><a href="../tag/comprehension.html" title="comprehension">#comprehension</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>JTourBus: Simplifying Program Understanding by Documentation that Provides Tours Through the Source Code (<abbr title="Christopher Oezbek">CO</abbr>, <abbr title="Lutz Prechelt">LP</abbr>), pp. 64–73.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-ChenTL.html">SAC-2007-ChenTL</a></dt><dd>A priority assignment strategy of processing elements over an on-chip bus (<abbr title="Ya-Shu Chen">YSC</abbr>, <abbr title="Song-Jian Tang">SJT</abbr>, <abbr title="Shi-Wu Lo">SWL</abbr>), pp. 1176–1180.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-HwangPJ.html">SAC-2007-HwangPJ</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>An implementation and performance analysis of slave-side arbitration schemes for the ML-AHB BusMatrix (<abbr title="Soo Yun Hwang">SYH</abbr>, <abbr title="Hyeong Jun Park">HJP</abbr>, <abbr title="Kyoung Son Jhang">KSJ</abbr>), pp. 1545–1551.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-BrahmbhattZWQ.html">DAC-2006-BrahmbhattZWQ</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Low-power bus encoding using an adaptive hybrid algorithm (<abbr title="Avnish R. Brahmbhatt">ARB</abbr>, <abbr title="Jingyi Zhang">JZ</abbr>, <abbr title="Qing Wu">QW</abbr>, <abbr title="Qinru Qiu">QQ</abbr>), pp. 987–990.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-ElbazTSGBM.html">DAC-2006-ElbazTSGBM</a> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span></dt><dd>A parallelized way to provide data encryption and integrity checking on a processor-memory bus (<abbr title="Reouven Elbaz">RE</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Pierre Guillemin">PG</abbr>, <abbr title="Michel Bardouillet">MB</abbr>, <abbr title="Albert Martinez">AM</abbr>), pp. 506–509.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-KlingaufGBPB.html">DAC-2006-KlingaufGBPB</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>GreenBus: a generic interconnect fabric for transaction level modelling (<abbr title="Wolfgang Klingauf">WK</abbr>, <abbr title="Robert Günzel">RG</abbr>, <abbr title="Oliver Bringmann">OB</abbr>, <abbr title="Pavel Parfuntseu">PP</abbr>, <abbr title="Mark Burton">MB</abbr>), pp. 905–910.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-PandeyG.html">DAC-2006-PandeyG</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint (<abbr title="Sujan Pandey">SP</abbr>, <abbr title="Manfred Glesner">MG</abbr>), pp. 663–668.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2006-TanimotoYNH.html">DAC-2006-TanimotoYNH</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>A real time budgeting method for module-level-pipelined bus based system using bus scenarios (<abbr title="Tadaaki Tanimoto">TT</abbr>, <abbr title="Seiji Yamaguchi">SY</abbr>, <abbr title="Akio Nakata">AN</abbr>, <abbr title="Teruo Higashino">TH</abbr>), pp. 37–42.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-LaMeresK.html">DATE-2006-LaMeresK</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/induction.html" title="induction">#induction</a></span></dt><dd>Bus stuttering: an encoding technique to reduce inductive noise in off-chip data transmission (<abbr title="Brock J. LaMeres">BJL</abbr>, <abbr title="Sunil P. Khatri">SPK</abbr>), pp. 522–527.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-RossiSM.html">DATE-2006-RossiSM</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>Analysis of the impact of bus implemented EDCs on on-chip SSN (<abbr title="Daniele Rossi">DR</abbr>, <abbr title="Carlo Steiner">CS</abbr>, <abbr title="Cecilia Metra">CM</abbr>), pp. 59–64.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SchirnerD.html">DATE-2006-SchirnerD</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Quantitative analysis of transaction level models for the AMBA bus (<abbr title="Gunar Schirner">GS</abbr>, <abbr title="Rainer Dömer">RD</abbr>), pp. 230–235.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-SekarLRD.html">DATE-2006-SekarLRD</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span></dt><dd>Integrated data relocation and bus reconfiguration for adaptive system-on-chip platforms (<abbr title="Krishna Sekar">KS</abbr>, <abbr title="Kanishka Lahiri">KL</abbr>, <abbr title="Anand Raghunathan">AR</abbr>, <abbr title="Sujit Dey">SD</abbr>), pp. 728–733.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-UmKHKCKEK.html">DATE-2006-UmKHKCKEK</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>A systematic IP and bus subsystem modeling for platform-based system design (<abbr title="Junhyung Um">JU</abbr>, <abbr title="Woo-Cheol Kwon">WCK</abbr>, <abbr title="Sungpack Hong">SH</abbr>, <abbr title="Young-Taek Kim">YTK</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>, <abbr title="Taewhan Kim">TK</abbr>), pp. 560–564.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2006-WangXVI.html">DATE-2006-WangXVI</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>On-chip bus thermal analysis and optimization (<abbr title="Feng Wang">FW</abbr>, <abbr title="Yuan Xie">YX</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="Mary Jane Irwin">MJI</abbr>), pp. 850–855.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-GuesmiR.html">SAC-2006-GuesmiR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Design and implementation of a real-time notification service within the context of embedded ORB and the CAN bus (<abbr title="Tarek Guesmi">TG</abbr>, <abbr title="Houria Rezig">HR</abbr>), pp. 773–777.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-PasrichaDBB.html">DAC-2005-PasrichaDBB</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Floorplan-aware automated synthesis of bus-based communication architectures (<abbr title="Sudeep Pasricha">SP</abbr>, <abbr title="Nikil D. Dutt">NDD</abbr>, <abbr title="Elaheh Bozorgzadeh">EB</abbr>, <abbr title="Mohamed Ben-Romdhane">MBR</abbr>), pp. 565–570.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2005-SuhKL.html">DAC-2005-SuhKL</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs (<abbr title="Taeweon Suh">TS</abbr>, <abbr title="Daehyun Kim">DK</abbr>, <abbr title="Hsien-Hsin S. Lee">HHSL</abbr>), pp. 553–558.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-ElbazTSGABBR.html">DATE-2005-ElbazTSGABBR</a> <span class="tag"><a href="../tag/bibliography.html" title="bibliography">#bibliography</a></span> <span class="tag"><a href="../tag/encryption.html" title="encryption">#encryption</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span></dt><dd>Hardware Engines for Bus Encryption: A Survey of Existing Techniques (<abbr title="Reouven Elbaz">RE</abbr>, <abbr title="Lionel Torres">LT</abbr>, <abbr title="Gilles Sassatelli">GS</abbr>, <abbr title="Pierre Guillemin">PG</abbr>, <abbr title="C. Anguille">CA</abbr>, <abbr title="Michel Bardouillet">MB</abbr>, <abbr title="Christian Buatois">CB</abbr>, <abbr title="Jean-Baptiste Rigaud">JBR</abbr>), pp. 40–45.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-GangwarBPK.html">DATE-2005-GangwarBPK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span></dt><dd>Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures (<abbr title="Anup Gangwar">AG</abbr>, <abbr title="M. Balakrishnan">MB</abbr>, <abbr title="Preeti Ranjan Panda">PRP</abbr>, <abbr title="Anshul Kumar">AK</abbr>), pp. 730–735.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KaulSBMA.html">DATE-2005-KaulSBMA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span></dt><dd>DVS for On-Chip Bus Designs Based on Timing Error Correction (<abbr title="Himanshu Kaul">HK</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>, <abbr title="Trevor N. Mudge">TNM</abbr>, <abbr title="Todd M. Austin">TMA</abbr>), pp. 80–85.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-KimKKSCCKE.html">DATE-2005-KimKKSCCKE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture (<abbr title="Young-Taek Kim">YTK</abbr>, <abbr title="Taehun Kim">TK</abbr>, <abbr title="Youngduk Kim">YK</abbr>, <abbr title="Chulho Shin">CS</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>), pp. 138–139.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2005-SrinivasanLV.html">DATE-2005-SrinivasanLV</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures (<abbr title="Suresh Srinivasan">SS</abbr>, <abbr title="Lin Li">LL</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 218–223.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-BelmontePTF.html">SAC-2005-BelmontePTF</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span></dt><dd>Agent coordination for bus fleet management (<abbr title="María-Victoria Belmonte">MVB</abbr>, <abbr title="José-Luis Pérez-de-la-Cruz">JLPdlC</abbr>, <abbr title="Francisco Triguero Ruiz">FTR</abbr>, <abbr title="Alberto Fernández">AF</abbr>), pp. 462–466.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-ContiCVOT.html">DAC-2004-ContiCVOT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance analysis of different arbitration algorithms of the AMBA AHB bus (<abbr title="Massimo Conti">MC</abbr>, <abbr title="Marco Caldari">MC</abbr>, <abbr title="Giovanni B. Vece">GBV</abbr>, <abbr title="Simone Orcioni">SO</abbr>, <abbr title="Claudio Turchetti">CT</abbr>), pp. 618–621.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2004-DeogunRSB.html">DAC-2004-DeogunRSB</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>Leakage-and crosstalk-aware bus encoding for total power reduction (<abbr title="Harmander Deogun">HD</abbr>, <abbr title="Rajeev R. Rao">RRR</abbr>, <abbr title="Dennis Sylvester">DS</abbr>, <abbr title="David Blaauw">DB</abbr>), pp. 779–782.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-DF-2004-NeffeRSWRM.html">DATE-DF-2004-NeffeRSWRM</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/smarttech.html" title="smarttech">#smarttech</a></span></dt><dd>Energy Estimation Based on Hierarchical Bus Models for Power-Aware Smart Cards (<abbr title="Ulrich Neffe">UN</abbr>, <abbr title="Klaus Rothbart">KR</abbr>, <abbr title="Christian Steger">CS</abbr>, <abbr title="Reinhold Weiß">RW</abbr>, <abbr title="Edgar Rieger">ER</abbr>, <abbr title="Andreas Mühlberger">AM</abbr>), pp. 300–305.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-SeceleanuW.html">DATE-v1-2004-SeceleanuW</a> <span class="tag"><a href="../tag/aspect-oriented.html" title="aspect-oriented">#aspect-oriented</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span></dt><dd>Aspects of Formal and Graphical Design of a Bus System (<abbr title="Tiberiu Seceleanu">TS</abbr>, <abbr title="Tomi Westerlund">TW</abbr>), pp. 396–403.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ShinKCCKE.html">DATE-v1-2004-ShinKCCKE</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Exploration of Parameterized Bus Architecture for Communication-Centric SoC Design (<abbr title="Chulho Shin">CS</abbr>, <abbr title="Young-Taek Kim">YTK</abbr>, <abbr title="Eui-Young Chung">EYC</abbr>, <abbr title="Kyu-Myung Choi">KMC</abbr>, <abbr title="Jeong-Taek Kong">JTK</abbr>, <abbr title="Soo-Kwan Eo">SKE</abbr>), pp. 352–357.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-ThepayasuwanD.html">DATE-v1-2004-ThepayasuwanD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Layout Conscious Bus Architecture Synthesis for Deep Submicron Systems on Chip (<abbr title="Nattawut Thepayasuwan">NT</abbr>, <abbr title="Alex Doboli">AD</abbr>), pp. 108–113.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v1-2004-WongT.html">DATE-v1-2004-WongT</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Re-Configurable Bus Encoding Scheme for Reducing Power Consumption of the Cross Coupling Capacitance for Deep Sub-Micron Instruction Bus (<abbr title="Siu-Kei Wong">SKW</abbr>, <abbr title="Chi-Ying Tsui">CYT</abbr>), pp. 130–135.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-DengW.html">DATE-v2-2004-DengW</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Optimal Algorithm for Minimizing the Number of Twists in an On-Chip Bus (<abbr title="Liang Deng">LD</abbr>, <abbr title="Martin D. F. Wong">MDFW</abbr>), pp. 1104–1109.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-GuptaK.html">DATE-v2-2004-GuptaK</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/statistics.html" title="statistics">#statistics</a></span></dt><dd>A Fast Word-Level Statistical Estimator of Intra-Bus Crosstalk (<abbr title="Suvodeep Gupta">SG</abbr>, <abbr title="Srinivas Katkoori">SK</abbr>), pp. 1110–1115.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LampropoulosAR.html">DATE-v2-2004-LampropoulosAR</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Minimization of Crosstalk Noise, Delay and Power Using a Modified Bus Invert Technique (<abbr title="Matheos Lampropoulos">ML</abbr>, <abbr title="Bashir M. Al-Hashimi">BMAH</abbr>, <abbr title="Paul M. Rosinger">PMR</abbr>), pp. 1372–1373.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-v2-2004-LiverisB.html">DATE-v2-2004-LiverisB</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Power Aware Interface Synthesis for Bus-Based SoC Design (<abbr title="Nikolaos D. Liveris">NDL</abbr>, <abbr title="Prithviraj Banerjee">PB</abbr>), pp. 864–869.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-2004-ZhuangZP.html">ASPLOS-2004-ZhuangZP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/information%20management.html" title="information management">#information management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>HIDE: an infrastructure for efficiently protecting information leakage on the address bus (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Tao Zhang">TZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 72–84.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-BashirullahLC.html">DAC-2003-BashirullahLC</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Low-power design methodology for an on-chip bus with adaptive bandwidth capability (<abbr title="Rizwan Bashirullah">RB</abbr>, <abbr title="Wentai Liu">WL</abbr>, <abbr title="Ralph K. Cavin III">RKCI</abbr>), pp. 628–633.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2003-MeyerowitzPS.html">DAC-2003-MeyerowitzPS</a> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A tool for describing and evaluating hierarchical real-time bus scheduling policies (<abbr title="Trevor Meyerowitz">TM</abbr>, <abbr title="Claudio Pinello">CP</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 312–317.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CaldariCCCOPT.html">DATE-2003-CaldariCCCOPT</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span></dt><dd>System-Level Power Analysis Methodology Applied to the AMBA AHB Bus (<abbr title="Marco Caldari">MC</abbr>, <abbr title="Massimo Conti">MC</abbr>, <abbr title="Massimo Coppola">MC</abbr>, <abbr title="Paolo Crippa">PC</abbr>, <abbr title="Simone Orcioni">SO</abbr>, <abbr title="Lorenzo Pieralisi">LP</abbr>, <abbr title="Claudio Turchetti">CT</abbr>), pp. 20032–20039.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-CaldariCCCPT.html">DATE-2003-CaldariCCCPT</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Transaction-Level Models for AMBA Bus Architecture Using SystemC 2.0 (<abbr title="Marco Caldari">MC</abbr>, <abbr title="Massimo Conti">MC</abbr>, <abbr title="Massimo Coppola">MC</abbr>, <abbr title="Stephane Curaba">SC</abbr>, <abbr title="Lorenzo Pieralisi">LP</abbr>, <abbr title="Claudio Turchetti">CT</abbr>), pp. 20026–20031.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-DragoFMPP.html">DATE-2003-DragoFMPP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/tuple.html" title="tuple">#tuple</a></span></dt><dd>Estimation of Bus Performance for a Tuplespace in an Embedded Architecture (<abbr title="Nicola Drago">ND</abbr>, <abbr title="Franco Fummi">FF</abbr>, <abbr title="Marco Monguzzi">MM</abbr>, <abbr title="Giovanni Perbellini">GP</abbr>, <abbr title="Massimo Poncino">MP</abbr>), pp. 20188–20195.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-HuangCW.html">DATE-2003-HuangCW</a> <span class="tag"><a href="../tag/nondeterminism.html" title="nondeterminism">#nondeterminism</a></span></dt><dd>Global Wire Bus Configuration with Minimum Delay Uncertainty (<abbr title="Li-Da Huang">LDH</abbr>, <abbr title="Hung-Ming Chen">HMC</abbr>, <abbr title="D. F. Wong">DFW</abbr>), pp. 10050–10055.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-OgawaNCSWNST.html">DATE-2003-OgawaNCSWNST</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>A Practical Approach for Bus Architecture Optimization at Transaction Level (<abbr title="Osamu Ogawa">OO</abbr>, <abbr title="Sylvain Bayon de Noyer">SBdN</abbr>, <abbr title="Pascal Chauvet">PC</abbr>, <abbr title="Katsuya Shinohara">KS</abbr>, <abbr title="Yoshiharu Watanabe">YW</abbr>, <abbr title="Hiroshi Niizuma">HN</abbr>, <abbr title="Takayuki Sasaki">TS</abbr>, <abbr title="Yuji Takai">YT</abbr>), pp. 20176–20181.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RoychoudhuryMK.html">DATE-2003-RoychoudhuryMK</a> <span class="tag"><a href="../tag/debugging.html" title="debugging">#debugging</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Formal Techniques to Debug the AMBA System-on-Chip Bus Protocol (<abbr title="Abhik Roychoudhury">AR</abbr>, <abbr title="Tulika Mitra">TM</abbr>, <abbr title="S. R. Karri">SRK</abbr>), pp. 10828–10833.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2003-RyuM.html">DATE-2003-RyuM</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Automated Bus Generation for Multiprocessor SoC Design (<abbr title="Kyeong Keol Ryu">KKR</abbr>, <abbr title="Vincent John Mooney">VJM</abbr>), pp. 10282–10289.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cade.png" alt="CADE"/><a href="../CADE-2002-ZimmerK.html">CADE-2002-ZimmerK</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/reasoning.html" title="reasoning">#reasoning</a></span></dt><dd>System Description: The MathWeb Software Bus for Distributed Mathematical Reasoning (<abbr title="Jürgen Zimmer">JZ</abbr>, <abbr title="Michael Kohlhase">MK</abbr>), pp. 139–143.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-HenkelL.html">DAC-2001-HenkelL</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>A2BC: Adaptive Address Bus Coding for Low Power Deep Sub-Micron Designs (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Haris Lekatsas">HL</abbr>), pp. 744–749.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-ShinS.html">DAC-2001-ShinS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Coupling-Driven Bus Design for Low-Power Application-Specific Systems (<abbr title="Youngsoo Shin">YS</abbr>, <abbr title="Takayasu Sakurai">TS</abbr>), pp. 750–753.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-YangPT.html">DAC-2001-YangPT</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span></dt><dd>Improving Bus Test Via IDDT and Boundary Scan (<abbr title="Shih-Yu Yang">SYY</abbr>, <abbr title="Christos A. Papachristou">CAP</abbr>, <abbr title="Massood Tabib-Azar">MTA</abbr>), pp. 307–312.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2001-YeungHMMZ.html">DATE-2001-YeungHMMZ</a> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>Standard bus vs. bus wrapper: what is the best solution for future SoC integration? (<abbr title="C. Yeung">CY</abbr>, <abbr title="Anssi Haverinen">AH</abbr>, <abbr title="Graham Matthews">GM</abbr>, <abbr title="Jonathan Morris">JM</abbr>, <abbr title="Jauher Zaidi">JZ</abbr>), pp. 776–777.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-BorosRP.html">DAC-2000-BorosRP</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>High-level model of a WDMA passive optical bus for a reconfigurable multiprocessor system (<abbr title="V. E. Boros">VEB</abbr>, <abbr title="Aleksandar D. Rakic">ADR</abbr>, <abbr title="Sri Parameswaran">SP</abbr>), pp. 221–226.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-ChangKC.html">DAC-2000-ChangKC</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span></dt><dd>Bus encoding for low-power high-performance memory systems (<abbr title="Naehyuck Chang">NC</abbr>, <abbr title="Kwanho Kim">KK</abbr>, <abbr title="Jinsung Cho">JC</abbr>), pp. 800–805.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2000-GoelL.html">DAC-2000-GoelL</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal verification of an IBM CoreConnect processor local bus arbiter core (<abbr title="Amit Goel">AG</abbr>, <abbr title="William R. Lee">WRL</abbr>), pp. 196–200.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-BenabdenebiMM.html">DATE-2000-BenabdenebiMM</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>CAS-BUS: A Scalable and Reconfigurable Test Access Mechanism for Systems on a Chip (<abbr title="Mounir Benabdenbi">MB</abbr>, <abbr title="Walid Maroufi">WM</abbr>, <abbr title="Meryem Marzouki">MM</abbr>), pp. 141–145.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HenkeGV.html">DATE-2000-HenkeGV</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast Cache and Bus Power Estimation for Parameterized System-on-a-Chip Design (<abbr title="Jörg Henkel">JH</abbr>, <abbr title="Tony Givargis">TG</abbr>, <abbr title="Frank Vahid">FV</abbr>), pp. 333–338.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HiroseY.html">DATE-2000-HiroseY</a> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>A Bus Delay Reduction Technique Considering Crosstalk (<abbr title="Kei Hirose">KH</abbr>, <abbr title="Hiroto Yasuura">HY</abbr>), pp. 441–445.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-HsiehP.html">DATE-2000-HsiehP</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Architectural Power Optimization by Bus Splitting (<abbr title="Cheng-Ta Hsieh">CTH</abbr>, <abbr title="Massoud Pedram">MP</abbr>), pp. 612–616.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-LyseckyVG.html">DATE-2000-LyseckyVG</a> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span></dt><dd>Techniques for Reducing Read Latency of Core Bus Wrappers (<abbr title="Roman L. Lysecky">RLL</abbr>, <abbr title="Frank Vahid">FV</abbr>, <abbr title="Tony Givargis">TG</abbr>), pp. 84–91.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-MetraFR.html">DATE-2000-MetraFR</a> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span></dt><dd>On-Line Testing and Diagnosis of Bus Lines with respect to Intermediate Voltage Values (<abbr title="Cecilia Metra">CM</abbr>, <abbr title="Michele Favalli">MF</abbr>, <abbr title="Bruno Riccò">BR</abbr>), p. 763.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2000-PopEP.html">DATE-2000-PopEP</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis (<abbr title="Paul Pop">PP</abbr>, <abbr title="Petru Eles">PE</abbr>, <abbr title="Zebo Peng">ZP</abbr>), pp. 567–574.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2000-ChildersN.html">LCTES-2000-ChildersN</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/order.html" title="order">#order</a></span> <span class="tag"><a href="../tag/power%20management.html" title="power management">#power management</a></span> <span class="tag"><a href="../tag/transaction.html" title="transaction">#transaction</a></span></dt><dd>Reordering Memory Bus Transactions for Reduced Power Consumption (<abbr title="Bruce R. Childers">BRC</abbr>, <abbr title="Tarun Nakra">TN</abbr>), pp. 146–161.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-2000-JeonKHK.html">LCTES-2000-JeonKHK</a> <span class="tag"><a href="../tag/corba.html" title="corba">#corba</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span></dt><dd>A Fault Tolerance Extension to the Embedded CORBA for the CAN Bus Systems (<abbr title="Gwangil Jeon">GJ</abbr>, <abbr title="Tae-Hyung Kim">THK</abbr>, <abbr title="Seongsoo Hong">SH</abbr>, <abbr title="Sunil Kim">SK</abbr>), pp. 114–133.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-1998-BeniniMSMS.html">DATE-1998-BeniniMSMS</a> <span class="tag"><a href="../tag/encoding.html" title="encoding">#encoding</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Address Bus Encoding Techniques for System-Level Power Optimization (<abbr title="Luca Benini">LB</abbr>, <abbr title="Giovanni De Micheli">GDM</abbr>, <abbr title="Donatella Sciuto">DS</abbr>, <abbr title="Enrico Macii">EM</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 861–866.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/edoc.png" alt="EDOC"/><a href="../EDOC-1998-FerayBDT.html">EDOC-1998-FerayBDT</a> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>An object-oriented software bus for supervision systems, based on DCOM (<abbr title="Alexandre Feray">AF</abbr>, <abbr title="Fabrice Banctel">FB</abbr>, <abbr title="Veronique Daurensan">VD</abbr>, <abbr title="Famory Touré">FT</abbr>), pp. 263–273.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1998-Kimm.html">SAC-1998-Kimm</a> <span class="tag"><a href="../tag/2d.html" title="2d">#2d</a></span> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Two dimensional maximal elements problem on a reconfigurable optical pipelined bus system (<abbr title="Haklin Kimm">HK</abbr>), pp. 623–627.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-EmersonN.html">CAV-1998-EmersonN</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of Parameterized Bus Arbitration Protocol (<abbr title="E. Allen Emerson">EAE</abbr>, <abbr title="Kedar S. Namjoshi">KSN</abbr>), pp. 452–463.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1997-DahlgrenL.html">HPCA-1997-DahlgrenL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Reducing the Replacement Overhead in Bus-Based COMA Multiprocessors (<abbr title="Fredrik Dahlgren">FD</abbr>, <abbr title="Anders Landin">AL</abbr>), pp. 14–23.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-SteeleDKL.html">HPDC-1997-SteeleDKL</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>A Bus-Efficient Low-Latency Network Interface for the PDSS Multicomputer (<abbr title="Craig S. Steele">CSS</abbr>, <abbr title="Jeffrey T. Draper">JTD</abbr>, <abbr title="Jeff Koller">JK</abbr>, <abbr title="C. LaCour">CL</abbr>), pp. 213–222.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-DasguptaK.html">DAC-1996-DasguptaK</a> <span class="tag"><a href="../tag/process.html" title="process">#process</a></span> <span class="tag"><a href="../tag/reliability.html" title="reliability">#reliability</a></span></dt><dd>Electromigration Reliability Enhancement via Bus Activity Distribution (<abbr title="Aurobindo Dasgupta">AD</abbr>, <abbr title="Ramesh Karri">RK</abbr>), pp. 353–356.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-1996-BoigelotG.html">FME-1996-BoigelotG</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Model Checking in Practice: An Analysis of the ACCESS.bus Protocol using SPIN (<abbr title="Bernard Boigelot">BB</abbr>, <abbr title="Patrice Godefroid">PG</abbr>), pp. 465–478.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-ElGindySSSS.html">HPCA-1996-ElGindySSSS</a> <span class="tag"><a href="../tag/configuration%20management.html" title="configuration management">#configuration management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>RMB — A Reconfigurable Multiple Bus Network (<abbr title="Hossam A. ElGindy">HAE</abbr>, <abbr title="Arun K. Somani">AKS</abbr>, <abbr title="Heiko Schröder">HS</abbr>, <abbr title="Hartmut Schmeck">HS</abbr>, <abbr title="Andrew Spray">AS</abbr>), pp. 108–117.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-KarlssonS.html">HPCA-1996-KarlssonS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance Evaluation of a Cluster-Based Multiprocessor Built from ATM Switches and Bus-Based Multiprocessor Servers (<abbr title="Magnus Karlsson">MK</abbr>, <abbr title="Per Stenström">PS</abbr>), pp. 4–13.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-LandinD.html">HPCA-1996-LandinD</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Bus-Based COMA — Reducing Traffic in Shared-Bus Multiprocessors (<abbr title="Anders Landin">AL</abbr>, <abbr title="Fredrik Dahlgren">FD</abbr>), pp. 95–105.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1996-TakahashiTKS.html">HPCA-1996-TakahashiTKS</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>A Shared-Bus Control Mechanism and a Cache Coherence Protocol for a High-Performance On-Chip Multiprocessor (<abbr title="Masafumi Takahashi">MT</abbr>, <abbr title="Hiroyuki Takano">HT</abbr>, <abbr title="Emi Kaneko">EK</abbr>, <abbr title="Seigo Suzuki">SS</abbr>), pp. 314–322.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1996-BengtssonGKLLPY.html">CAV-1996-BengtssonGKLLPY</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Verification of an Audio Protocol with Bus Collision Using UPPAAL (<abbr title="Johan Bengtsson">JB</abbr>, <abbr title="W. O. David Griffioen">WODG</abbr>, <abbr title="Kåre J. Kristoffersen">KJK</abbr>, <abbr title="Kim Guldstrand Larsen">KGL</abbr>, <abbr title="Fredrik Larsson">FL</abbr>, <abbr title="Paul Pettersson">PP</abbr>, <abbr title="Wang Yi">WY</abbr>), pp. 244–256.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1995-FrankRS.html">DAC-1995-FrankRS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Constrained Register Allocation in Bus Architectures (<abbr title="Elof Frank">EF</abbr>, <abbr title="Salil Raje">SR</abbr>, <abbr title="Majid Sarrafzadeh">MS</abbr>), pp. 170–175.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-AndersonB.html">HPCA-1995-AndersonB</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Two Techniques for Improving Performance on Bus-Based Multiprocessors (<abbr title="Craig Anderson">CA</abbr>, <abbr title="Jean-Loup Baer">JLB</abbr>), pp. 264–275.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpca.png" alt="HPCA"/><a href="../HPCA-1995-CitronR.html">HPCA-1995-CitronR</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Creating a Wider Bus Using Caching Techniques (<abbr title="Daniel Citron">DC</abbr>, <abbr title="Larry Rudolph">LR</abbr>), pp. 90–99.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-HaberlK.html">EDAC-1994-HaberlK</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/maintenance.html" title="maintenance">#maintenance</a></span> <span class="tag"><a href="../tag/standard.html" title="standard">#standard</a></span></dt><dd>Self Testable Boards with Standard IEEE 1149.5 Module Test and Maintenance (MTM) Bus Interface (<abbr title="Oliver F. Haberl">OFH</abbr>, <abbr title="Thomas Kropf">TK</abbr>), pp. 220–225.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-IkedaA.html">EDAC-1994-IkedaA</a></dt><dd>A Reduced-swing Data Transmission Scheme for Resistive Bus Lines in VSLIs (<abbr title="Makoto Ikeda">MI</abbr>, <abbr title="Kunihiro Asada">KA</abbr>), pp. 546–550.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-NarayanG.html">EDAC-1994-NarayanG</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>Synthesis of System-Level Bus Interfaces (<abbr title="Sanjiv Narayan">SN</abbr>, <abbr title="Daniel Gajski">DG</abbr>), pp. 395–399.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-1994-Seidel.html">FME-1994-Seidel</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/refinement.html" title="refinement">#refinement</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Case Study: Specification and Refinement of the PI-Bus (<abbr title="Karen Seidel">KS</abbr>), pp. 532–546.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1994-DuranteSV.html">SEKE-1994-DuranteSV</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>A LOTOS specification of the SERCOS field-bus protocol (<abbr title="Luca Durante">LD</abbr>, <abbr title="Riccardo Sisto">RS</abbr>, <abbr title="Adriano Valenzano">AV</abbr>), pp. 139–147.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-EUROPE-1994-Migeon.html">TOOLS-EUROPE-1994-Migeon</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/independence.html" title="independence">#independence</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>A Dossier Server: an Independent Service Bus Between Object Applications and Relational Data Bases (<abbr title="M. Migeon">MM</abbr>), pp. 455–465.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1993-OkiPSS.html">SOSP-1993-OkiPSS</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>The Information Bus — An Architecture for Extensible Distributed Systems (<abbr title="Brian M. Oki">BMO</abbr>, <abbr title="Manfred Pflügl">MP</abbr>, <abbr title="Alex Siegel">AS</abbr>, <abbr title="Dale Skeen">DS</abbr>), pp. 58–68.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1992-LeongB.html">DAC-1992-LeongB</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>The Automatic Generation of Bus-Interface Models (<abbr title="Yew-Hong Leong">YHL</abbr>, <abbr title="William P. Birmingham">WPB</abbr>), pp. 634–637.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/tools.png" alt="TOOLS"/><a href="../TOOLS-EUROPE-1992-Berre.html">TOOLS-EUROPE-1992-Berre</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/integration.html" title="integration">#integration</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Experiences from System Integration through an OO Software Bus (<abbr title="Arne-Jørgen Berre">AJB</abbr>), pp. 33–45.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1989-VanHornR.html">DAC-1989-VanHornR</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/experience.html" title="experience">#experience</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span></dt><dd>Experience with D-BUS Architecture for a Design Automation Framework (<abbr title="E. C. VanHorn">ECV</abbr>, <abbr title="Roy R. Rezac">RRR</abbr>), pp. 209–214.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/caise.png" alt="CAiSE"/><a href="../CAiSE-1989-Skjellaug.html">CAiSE-1989-Skjellaug</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>IB — An Information Bus: A Multilayered Information Base Interface for Remote Applications (<abbr title="Björn Skjellaug">BS</abbr>).</dd> 
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-EggersK.html">ASPLOS-1989-EggersK</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>The Effect of Sharing on the Cache and Bus Performance of Parallel Programs (<abbr title="Susan J. Eggers">SJE</abbr>, <abbr title="Randy H. Katz">RHK</abbr>), pp. 257–270.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1984-TsengS.html">DAC-1984-TsengS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Emerald: A bus style designer (<abbr title="Chia-Jeng Tseng">CJT</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 315–321.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1983-OdawaraIK.html">DAC-1983-OdawaraIK</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span></dt><dd>Partitioning and placement technique for bus-structured PWB (<abbr title="Gotaro Odawara">GO</abbr>, <abbr title="Kazuhiko Iijima">KI</abbr>, <abbr title="Tetsuro Kiyomatsu">TK</abbr>), pp. 449–456.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1982-LieH.html">DAC-1982-LieH</a> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>A bus router for IC layout (<abbr title="Margaret Lie">ML</abbr>, <abbr title="Chi-Song Horng">CSH</abbr>), pp. 129–132.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1981-TsengS.html">DAC-1981-TsengS</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/synthesis.html" title="synthesis">#synthesis</a></span></dt><dd>The modeling and synthesis of bus systems (<abbr title="Chia-Jeng Tseng">CJT</abbr>, <abbr title="Daniel P. Siewiorek">DPS</abbr>), pp. 471–478.</dd> <div class="pagevis" style="width:7px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>