Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Thu Sep  7 16:45:41 2017
| Host         : rumney-LMC-062144 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_methodology -file block_design_wrapper_methodology_drc_routed.rpt -rpx block_design_wrapper_methodology_drc_routed.rpx
| Design       : block_design_wrapper
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 120
+-----------+----------+----------------------------------------------------+------------+
| Rule      | Severity | Description                                        | Violations |
+-----------+----------+----------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain    | 34         |
| TIMING-4  | Warning  | Invalid primary clock redefinition on a clock tree | 2          |
| TIMING-9  | Warning  | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                   | 1          |
| TIMING-18 | Warning  | Missing input or output delay                      | 75         |
| TIMING-27 | Warning  | Invalid primary clock on hierarchical pin          | 2          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects        | 5          |
+-----------+----------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDCE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/async_rst4_reg in site SLICE_X47Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDCE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_axi_rx_rstn_rx_clk/async_rst4_reg in site SLICE_X46Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDCE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_rx_clk/async_rst4_reg in site SLICE_X45Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDCE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_tx_clk/async_rst4_reg in site SLICE_X44Y117 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDCE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_tx_axi_rstn_tx_clk/async_rst4_reg in site SLICE_X46Y115 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/async_rst4_reg in site SLICE_X84Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/async_rst4_reg in site SLICE_X75Y126 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/async_rst4_reg in site SLICE_X76Y128 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDPE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_stats_reset/async_rst4_reg in site SLICE_X39Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_stats_reset/sync_rst0_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst0_reg in site SLICE_X84Y119 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_bus2ip_reset_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst0_reg in site SLICE_X47Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/man_reset.sync_glbl_rstn_bus2ip_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X67Y123 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/rx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X58Y118 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X55Y120 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst0_reg in site SLICE_X56Y125 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/stats_block.statistics_counters/tx_byte_counter/SYNC_STATS_RESET/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst0_reg in site SLICE_X46Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_axi_rx_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#17 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst0_reg in site SLICE_X45Y119 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#18 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst0_reg in site SLICE_X44Y118 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_glbl_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#19 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst0_reg in site SLICE_X75Y127 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_rx_rst_mgmt_rx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#20 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst0_reg in site SLICE_X76Y129 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#21 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_stats_reset/sync_rst0_reg in site SLICE_X39Y119 is part of a synchronized register chain that is suboptimally placed as the load FDSE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_stats_reset/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#22 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst0_reg in site SLICE_X46Y116 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_f793_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#23 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[0] in site SLICE_X114Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[0] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#24 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[10] in site SLICE_X111Y110 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[10] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#25 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[11] in site SLICE_X115Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[11] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#26 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[1] in site SLICE_X111Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[1] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#27 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[2] in site SLICE_X110Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[2] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#28 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[3] in site SLICE_X113Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[3] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#29 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[4] in site SLICE_X112Y113 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[4] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#30 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[5] in site SLICE_X112Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[5] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#31 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[6] in site SLICE_X112Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[6] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#32 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[7] in site SLICE_X114Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[7] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#33 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[8] in site SLICE_X116Y111 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[8] is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#34 Warning
Suboptimally placed synchronized register chain  
The FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_sync_r5_reg[9] in site SLICE_X113Y109 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell block_design_i/mig_7series_0/u_block_design_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r_reg[9] is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-4#1 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock block_design_i/clk_wiz_0/inst/clk_in1 is defined downstream of clock mmcm_clkout0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock block_design_i/pfs_clk_gen/inst/clk_in1 is defined downstream of clock clk_pll_i and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[0] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[1] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[2] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[3] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[4] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[5] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[6] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_n[7] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[0] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[1] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[2] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[3] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[4] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[5] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[6] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on ddr3_sdram_dqs_p[7] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on mdio_mdc_mdio_io relative to clock(s) VIRTUAL_mmcm_clkout0 VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on pfs_rclk_nxt[0] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on pfs_rclk_nxt[1] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on pfs_rclk_nxt[2] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on pfs_rclk_nxt[3] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on pfs_rclk_nxt[4] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on pfs_rclk_nxt[5] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on pfs_resp_nxt[0] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on pfs_resp_nxt[1] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on pfs_resp_nxt[2] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on pfs_resp_nxt[3] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on pfs_resp_nxt[4] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on pfs_resp_nxt[5] relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on reset relative to clock(s) VIRTUAL_clk_ref_mmcm_400 VIRTUAL_mmcm_ps_clk_bufg_in sys_diff_clock_clk_p 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on rs232_uart_rxd relative to clock(s) VIRTUAL_mmcm_ps_clk_bufg_in 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on ddr3_sdram_reset_n relative to clock(s) sys_diff_clock_clk_p 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on gmii_tx_en relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on gmii_tx_er relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[0] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[1] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[2] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[3] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[4] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[5] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[6] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on gmii_txd[7] relative to clock(s) gmii_tx_clk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on mdio_mdc_mdc relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on pfs_clk_nxt[0] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on pfs_clk_nxt[1] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on pfs_clk_nxt[2] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on pfs_clk_nxt[3] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on pfs_clk_nxt[4] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on pfs_clk_nxt[5] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on pfs_cmd_nxt[0] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on pfs_cmd_nxt[1] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on pfs_cmd_nxt[2] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on pfs_cmd_nxt[3] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on pfs_cmd_nxt[4] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on pfs_cmd_nxt[5] relative to clock(s) VIRTUAL_pfs_ser_clk_block_design_clk_wiz_1_0_1 
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on pfs_psu_en[0] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on pfs_psu_en[1] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on pfs_psu_en[2] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on pfs_psu_en[3] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on pfs_psu_en[4] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on pfs_psu_en[5] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on pfs_rst_nxt[0] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on pfs_rst_nxt[1] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on pfs_rst_nxt[2] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on pfs_rst_nxt[3] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on pfs_rst_nxt[4] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on pfs_rst_nxt[5] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on pfs_rx_err[0] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on pfs_rx_err[1] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on pfs_rx_err[2] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on pfs_rx_err[3] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on pfs_rx_err[4] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on pfs_rx_err[5] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on phy_reset_out[0] relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on rs232_uart_txd relative to clock(s) VIRTUAL_mmcm_clkout0 
Related violations: <none>

TIMING-27#1 Warning
Invalid primary clock on hierarchical pin  
A primary clock block_design_i/clk_wiz_0/inst/clk_in1 is created on an inappropriate internal pin block_design_i/clk_wiz_0/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Warning
Invalid primary clock on hierarchical pin  
A primary clock block_design_i/pfs_clk_gen/inst/clk_in1 is created on an inappropriate internal pin block_design_i/pfs_clk_gen/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -hier -filter {NAME =~ */u_iodelay_ctrl/sys_rst}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '20' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_mig_7series_0_0/block_design_mig_7series_0_0/user_design/constraints/block_design_mig_7series_0_0.xdc (Line: 817)
Related violations: <none>

XDCB-5#2 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/CLR}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '59' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0.xdc (Line: 124)
Related violations: <none>

XDCB-5#3 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '58' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0.xdc (Line: 123)
Related violations: <none>

XDCB-5#4 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */async_rst*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '97' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_f793_eth_buf_0.xdc (Line: 74)
Related violations: <none>

XDCB-5#5 Warning
Runtime inefficient way to find pin objects  
The option '-to : [get_pins -hier -filter {NAME =~ */reset_sync*/PRE}]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '60' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: /storage/syncthing/work/pfs_ctrlr/pfs_ctrlr.srcs/sources_1/bd/block_design/ip/block_design_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_f793_mac_0.xdc (Line: 125)
Related violations: <none>


