pwd
# /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg
do runsim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:42 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 18:26:42 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:42 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 18:26:43 on Oct 05,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:43 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 18:26:43 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:43 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 18:26:43 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:43 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# End time: 18:26:43 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:43 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 18:26:43 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:43 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 18:26:43 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 18:26:43 on Oct 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Loading work.processor(rtl)
# Loading work.control_unit(rtl)
# Loading work.alu_control(rtl)
# Loading work.reg_bank(rtl)
# Loading work.alu(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
# couldn't load file "/home/lletfrix/intelFPGA/16.1/modelsim_ase/linux/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: cannot open shared object file: No such file or directory
add wave -position insertpoint  \
sim:/processor_tb/i_processor/IDataInIFID
add wave -position insertpoint  \
sim:/processor_tb/i_processor/IDataInIFID
add wave -position insertpoint  \
sim:/processor_tb/i_processor/PC4IFID
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
do runsim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:35:57 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 18:35:57 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:35:58 on Oct 05,2018, Elapsed time: 0:09:15
# Errors: 1, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 18:35:58 on Oct 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Loading work.processor(rtl)
# Loading work.control_unit(rtl)
# Loading work.alu_control(rtl)
# Loading work.reg_bank(rtl)
# Loading work.alu(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
add wave -position insertpoint  \
sim:/processor_tb/i_processor/RegWriteIDEX \
sim:/processor_tb/i_processor/RegDstIDEX \
sim:/processor_tb/i_processor/ReadData2IDEX \
sim:/processor_tb/i_processor/ReadData1IDEX \
sim:/processor_tb/i_processor/RDIDEX \
sim:/processor_tb/i_processor/PC4IDEX \
sim:/processor_tb/i_processor/MemWriteIDEX \
sim:/processor_tb/i_processor/MemToRegIDEX \
sim:/processor_tb/i_processor/MemReadIDEX \
sim:/processor_tb/i_processor/FunctIDEX \
sim:/processor_tb/i_processor/ExtendedInmIDEX \
sim:/processor_tb/i_processor/BranchIDEX \
sim:/processor_tb/i_processor/AluSrcIDEX \
sim:/processor_tb/i_processor/AluOpIDEX
add wave -position insertpoint  \
sim:/processor_tb/i_processor/RTIDEX
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
do runsim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:24 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 18:48:24 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:24 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 18:48:24 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:24 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 18:48:24 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:25 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 18:48:25 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:25 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# End time: 18:48:25 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:25 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 18:48:25 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:48:25 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 18:48:25 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:48:25 on Oct 05,2018, Elapsed time: 0:12:27
# Errors: 0, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 18:48:25 on Oct 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Loading work.processor(rtl)
# Loading work.control_unit(rtl)
# Loading work.alu_control(rtl)
# Loading work.reg_bank(rtl)
# Loading work.alu(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
add wave -position insertpoint  \
sim:/processor_tb/i_processor/RegWriteMEMWB \
sim:/processor_tb/i_processor/RegDstMuxMEMWB \
sim:/processor_tb/i_processor/MemToRegMEMWB \
sim:/processor_tb/i_processor/DDataInMEMWB \
sim:/processor_tb/i_processor/DataAddrMEMWB
add wave -position insertpoint  \
sim:/processor_tb/i_processor/RegWriteEXMEM \
sim:/processor_tb/i_processor/RegDstMuxEXMEM \
sim:/processor_tb/i_processor/ReadData2EXMEM \
sim:/processor_tb/i_processor/MemWriteEXMEM \
sim:/processor_tb/i_processor/MemToRegEXMEM \
sim:/processor_tb/i_processor/MemReadEXMEM \
sim:/processor_tb/i_processor/DataAddrEXMEM
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
do runsim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:19:56 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:19:56 on Oct 05,2018, Elapsed time: 0:31:31
# Errors: 0, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 19:19:56 on Oct 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Loading work.processor(rtl)
# Loading work.control_unit(rtl)
# Loading work.alu_control(rtl)
# Loading work.reg_bank(rtl)
# Loading work.alu(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
add wave -position insertpoint  \
sim:/processor_tb/i_processor/DataAddr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
do runsim.do
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/reg_bank.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_bank
# -- Compiling architecture rtl of reg_bank
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu
# -- Compiling architecture rtl of alu
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/alu_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity alu_control
# -- Compiling architecture rtl of alu_control
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit -check_synthesis ../rtl_seg/processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor
# -- Compiling architecture rtl of processor
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity memory
# -- Compiling architecture Behavioral of memory
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:33:58 on Oct 05,2018
# vcom -reportprogress 300 -work work -2002 -explicit processor_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity processor_tb
# -- Compiling architecture tb of processor_tb
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:33:58 on Oct 05,2018, Elapsed time: 0:14:02
# Errors: 0, Warnings: 0
# vsim -novopt processor_tb -gN_CYCLES=100 -gINIT_FILENAME_DATA="datos" -gINIT_FILENAME_INST="instrucciones" 
# Start time: 19:33:58 on Oct 05,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.processor_tb(tb)
# Loading work.processor(rtl)
# Loading work.control_unit(rtl)
# Loading work.alu_control(rtl)
# Loading work.reg_bank(rtl)
# Loading work.alu(rtl)
# Loading ieee.std_logic_textio(body)
# Loading work.memory(behavioral)
# 1
# ** Note: COMIENZA LA SIMULACION
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb
# ** Note: Se ha cargado la memoria 'datos'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_data_mem
# ** Note: Se ha cargado la memoria 'instrucciones'
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/i_inst_mem
# 0
# ** Note: SIMULACION FINALIZADA. COMPROBAR ONDAS.
#    Time: 1055 ns  Iteration: 1  Instance: /processor_tb
add wave -position insertpoint  \
sim:/processor_tb/i_processor/PC
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/lletfrix/Documents/ArqO_2018_2019/1P/sim_seg/wave.do
# End time: 19:41:35 on Oct 05,2018, Elapsed time: 0:07:37
# Errors: 0, Warnings: 0
