m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench
valu
Z1 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z2 !s110 1702335270
!i10b 1
!s100 <G9S3kj=zl`dfE;IM6E]N2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IGi0M=a<=lAmK8[o5Xo=dH3
S1
R0
w1700075311
8C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/alu.v
!i122 4
L0 3 126
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1702335270.000000
!s107 C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
Z7 !s90 -reportprogress|300|-sv|-mfcu|+incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source|+incdir+C:/Users/Duncan/git/ForthCPU/UART/source|+incdir+C:/Users/Duncan/git/ForthCPU/RAM/source|+incdir+C:/Users/Duncan/git/ForthCPU/memoryMapper/source|+incdir+C:/Users/Duncan/git/ForthCPU/mcuResources/source|+incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source|+incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source|+incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source|+incdir+C:/Users/Duncan/git/ForthCPU/busController/source|+incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source|+incdir+C:/Users/Duncan/git/ForthCPU/aluB/source|+incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source|+incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source|+incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source|+incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/source|+incdir+C:/Users/Duncan/git/ForthCPU/impl1/test|+incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source|+incdir+C:/Users/Duncan/git/ForthCPU|+incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source|-work|work|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|
!s101 -O0
!i113 1
Z8 o-sv -mfcu -work work -O0
Z9 !s92 -sv -mfcu +incdir+C:/Users/Duncan/git/ForthCPU/interruptLogic/source +incdir+C:/Users/Duncan/git/ForthCPU/UART/source +incdir+C:/Users/Duncan/git/ForthCPU/RAM/source +incdir+C:/Users/Duncan/git/ForthCPU/memoryMapper/source +incdir+C:/Users/Duncan/git/ForthCPU/mcuResources/source +incdir+C:/Users/Duncan/git/ForthCPU/registerSequencer/source +incdir+C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source +incdir+C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/programCounter/source +incdir+C:/Users/Duncan/git/ForthCPU/busController/source +incdir+C:/Users/Duncan/git/ForthCPU/registerFileB/source +incdir+C:/Users/Duncan/git/ForthCPU/aluB/source +incdir+C:/Users/Duncan/git/ForthCPU/instructionLatch/source +incdir+C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source +incdir+C:/Users/Duncan/git/ForthCPU/debugPort/source +incdir+C:/Users/Duncan/git/ForthCPU/processorCore/source +incdir+C:/Users/Duncan/git/ForthCPU/impl1/source +incdir+C:/Users/Duncan/git/ForthCPU/impl1/test +incdir+C:/Users/Duncan/git/ForthCPU/branchLogic/source +incdir+C:/Users/Duncan/git/ForthCPU +incdir+C:/Users/Duncan/git/ForthCPU/bootROM/source -work work -O0
Z10 tCvgOpt 0
valuAMux
R1
R2
!i10b 1
!s100 ^iBA>[Hm`ai8UJ2P8Unb^1
R3
I[T=Z`GDLj[_k]28:J<5_R1
S1
R0
w1699568663
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v
!i122 4
L0 6 23
R4
R5
r1
!s85 0
31
R6
Z11 !s107 C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../testSetup.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/../../constants.v|C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v|C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v|C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v|C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v|C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v|C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v|C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v|C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v|C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v|C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v|C:/Users/Duncan/git/ForthCPU/aluB/source/alu.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluAMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v|C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v|C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v|C:/Users/Duncan/git/ForthCPU/busController/source/busController.v|C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v|C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v|C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v|C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v|C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v|C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v|C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v|C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v|C:/Users/Duncan/git/ForthCPU/UART/source/UART.v|C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v|C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v|C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v|
R7
!s101 -O0
!i113 1
R8
R9
R10
nalu@a@mux
valuBMux
R1
R2
!i10b 1
!s100 zn^:_bAHl@Y@SNA84ce=91
R3
I<JTBiVIcB9fZ9N:EcdG:R3
S1
R0
w1699632889
8C:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/aluBMux.v
!i122 4
L0 6 31
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nalu@b@mux
valuGroupDecoder
R1
R2
!i10b 1
!s100 Kl^Zz1]_nka@PR^S7]n6H2
R3
Ife_zYESkXLR6=^Fl3g7nS3
S1
R0
w1701537063
8C:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/aluGroupDecoder/source/aluGroupDecoder.v
!i122 4
L0 34 97
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nalu@group@decoder
vblinkTests
R1
R2
!i10b 1
!s100 S1Be]`[WRQK[W<od3g:SD3
R3
Ig?><Xg[Z_dA?l0U4]XzQ91
S1
R0
w1702334984
8C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
FC:/Users/Duncan/git/ForthCPU/impl1/test/blinkTest.v
!i122 4
L0 5 110
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nblink@tests
vbranchLogic
R1
R2
!i10b 1
!s100 4DzTB>abS8glJ^Gj0ZSj_0
R3
ILQaNazf6l>3mM?QMdD7X52
S1
R0
w1698940488
8C:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
FC:/Users/Duncan/git/ForthCPU/branchLogic/source/branchLogic.v
!i122 4
L0 6 62
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nbranch@logic
vbusController
R1
R2
!i10b 1
!s100 Q`PldUQa94<5>XYN:T;X03
R3
I8di^ID_c8EM6XB0GQjjhD0
S1
R0
w1701192091
8C:/Users/Duncan/git/ForthCPU/busController/source/busController.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busController.v
!i122 4
L0 9 90
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nbus@controller
vbusSequencer
R1
R2
!i10b 1
!s100 h4<oADl6gP^4?3R0]OF>?0
R3
IibL=HW=8WN;9_leRNaIhV0
S1
R0
w1701534317
8C:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
FC:/Users/Duncan/git/ForthCPU/busController/source/busSequencer.v
!i122 4
L0 7 70
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nbus@sequencer
vccRegisters
R1
R2
!i10b 1
!s100 `<37]oE[W0]gQfAfYAHP11
R3
I<73H`E?icljWaeoi42VZ80
S1
R0
w1699987907
8C:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/ccRegisters.v
!i122 4
L0 7 47
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ncc@registers
vcore
R1
R2
!i10b 1
!s100 jQSmd9WL09?0DIb5P]hcd0
R3
IL_Y;Kl;=5ngN@B8[o9T6k1
S1
R0
w1702226859
8C:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/core.v
!i122 4
L0 6 580
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vdebugDecoder
R1
R2
!i10b 1
!s100 Tn77A_O]6XJ8YPMgB?lYX0
R3
IWknjOIBia;c@i7ed?>LW21
S1
R0
w1702219830
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugDecoder.v
!i122 4
L0 7 89
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ndebug@decoder
vdebugPort
R1
R2
!i10b 1
!s100 Bld[6JKF:aVmFi8CNYj7@2
R3
Iiez<FA_aZLGS]zmVD?:=z1
S1
R0
w1702330619
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugPort.v
!i122 4
L0 19 212
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ndebug@port
vdebugSequencer
R1
R2
!i10b 1
!s100 Sg4i?WF4DiYzIafHDH:Pf1
R3
IRD90b5z]Jo]zm?H^`RM:e1
S1
R0
w1702218260
8C:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/debugSequencer.v
!i122 4
L0 8 28
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ndebug@sequencer
vfullALU
R1
R2
!i10b 1
!s100 FmGDG`0O=n>XZ69gW_i?S0
R3
IN3idMUHUL;G00KFTPQP5<0
S1
R0
w1699987963
8C:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
FC:/Users/Duncan/git/ForthCPU/aluB/source/fullALU.v
!i122 4
L0 9 78
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nfull@a@l@u
vgeneralGroupDecoder
R1
R2
!i10b 1
!s100 9M_]_c_=E5[9Dh0zO@7bh2
R3
IS[3JzANWN[RkNSaC:ZCLn0
S1
R0
w1701035327
8C:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/generalGroupDecoder/source/generalGroupDecoder.v
!i122 4
L0 12 54
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ngeneral@group@decoder
vinstructionLatch
R1
R2
!i10b 1
!s100 JOh;]I6hBXb5n1?DdlM[]2
R3
I;>;Flnk;XB5Re]1WZcO_X2
S1
R0
w1702219405
8C:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
FC:/Users/Duncan/git/ForthCPU/instructionLatch/source/instructionLatch.v
!i122 4
L0 3 36
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninstruction@latch
vinstructionPhaseDecoder
R1
R2
!i10b 1
!s100 CW<Q9HFAF=;zATEezl^3H3
R3
IELfdmI3=@h8<zAf1Vg<SM3
S1
R0
w1702220479
8C:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
FC:/Users/Duncan/git/ForthCPU/instructionPhaseDecoder/source/instructionPhaseDecoder.v
!i122 4
L0 21 123
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninstruction@phase@decoder
vinterruptMaskRegister
R1
R2
!i10b 1
!s100 H3aoI0e`VjLa=nHdoOIXn2
R3
Ia2UB^S5Ka3MjfVH7lcY9h3
S1
R0
w1698748687
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptMaskRegister.v
!i122 4
L0 7 71
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninterrupt@mask@register
vinterruptStateMachine
R1
R2
!i10b 1
!s100 1RLNQZOKk6]31KMB@Q7<^1
R3
I=Z_`F9f`6P?[^k]DbaJKE1
S1
R0
w1699790739
8C:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
FC:/Users/Duncan/git/ForthCPU/interruptLogic/source/interruptStateMachine.v
!i122 4
L0 17 269
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ninterrupt@state@machine
vjumpGroupDecoder
R1
R2
!i10b 1
!s100 3o=cBSIhdPU6YI<;f9<F70
R3
IKIl?QzQl6;h8CCUQFmiYa2
S1
R0
w1700915921
8C:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/jumpGroupDecoder/source/jumpGroupDecoder.v
!i122 4
L0 29 179
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
njump@group@decoder
vloadStoreGroupDecoder
R1
R2
!i10b 1
!s100 0nY5lzFe;ZX6l4Di2PDWb3
R3
I1Z8[O2Ffja6FBO@fma`<R2
S1
R0
w1701190993
8C:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
FC:/Users/Duncan/git/ForthCPU/loadStoreGroupDecoder/source/loadStoreGroupDecoder.v
!i122 4
L0 77 221
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nload@store@group@decoder
vmcu
R1
R2
!i10b 1
!s100 T@98PDNlR^ZH`C<5XEa8H2
R3
IL38Yh:9=<=j<4[Iho>@fV1
S1
R0
w1702335140
8C:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
FC:/Users/Duncan/git/ForthCPU/impl1/source/mcu.v
!i122 4
L0 7 151
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vmcuResources
R1
R2
!i10b 1
!s100 jUO:BC:5_gD@Kgcm0;Ez02
R3
IQcQ1VzC^g5BBVRL6PEeYe1
S1
R0
w1701694131
8C:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
FC:/Users/Duncan/git/ForthCPU/mcuResources/source/mcuResources.v
!i122 4
L0 3 143
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nmcu@resources
vmemoryMapper
R1
R2
!i10b 1
!s100 BI2lzIX4lP5oeE<2VQ?Vl0
R3
InCBYFU]_3_=d[Fkc7zT=30
S1
R0
w1699542401
8C:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
FC:/Users/Duncan/git/ForthCPU/memoryMapper/source/memoryMapper.v
!i122 4
L0 11 142
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nmemory@mapper
voneOfEightDecoder
R1
R2
!i10b 1
!s100 6UO<3Am=H[@dkdJ@AX53l0
R3
I]ICj:jnd43PAiPF]T[X6Q3
S1
R0
w1700511585
8C:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/oneOfEightDecoder.v
!i122 4
L0 3 27
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
none@of@eight@decoder
vopxMultiplexer
R1
R2
!i10b 1
!s100 V@=n]0<hjZP=Xj:D_gANn0
R3
If^EY=`U;GI;TJ>ih57V441
S1
R0
w1702217223
8C:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
FC:/Users/Duncan/git/ForthCPU/opxMultiplexer/source/opxMultiplexer.v
!i122 4
L0 27 168
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nopx@multiplexer
vprogramCounter
R1
R2
!i10b 1
!s100 JZ0H2=OU9eGNz0h0kS@hj0
R3
I0Bd`1eGNPn38D?ab7Sc<^3
S1
R0
w1701533046
8C:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
FC:/Users/Duncan/git/ForthCPU/programCounter/source/programCounter.v
!i122 4
L0 16 109
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nprogram@counter
vRAM
R1
R2
!i10b 1
!s100 Gm4HUXD;iWzTc25eLco2Z1
R3
IR7S?z>Il]B=aOR:ii]C111
S1
R0
w1701538986
8C:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
FC:/Users/Duncan/git/ForthCPU/RAM/source/RAM.v
!i122 4
L0 8 699
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@r@a@m
vregister
R1
R2
!i10b 1
!s100 >DBS0e30RGgZ[HZAKPBRm3
R3
IHmLHWzcOlS^@A@M@?P`k`0
S1
R0
w1700649771
8C:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/register.v
!i122 4
L0 3 23
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisterFile
R1
R2
!i10b 1
!s100 LDhZ55SeHk38O8@O;IgNz3
R3
IP@Bei]c1bHcN0BYDLNTJ72
S1
R0
w1699570737
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registerFile.v
!i122 4
L0 3 104
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nregister@file
vregisters
R1
R2
!i10b 1
!s100 DACjWfOU>n<P8bGcYiFWd0
R3
I5J=;omDmIHWh6kRGGMWUh1
S1
R0
w1698680998
8C:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
FC:/Users/Duncan/git/ForthCPU/registerFileB/source/registers.v
!i122 4
L0 8 166
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vregisterSequencer
R1
R2
!i10b 1
!s100 ETfHEk1YE2<YbzfCG]h9[3
R3
I^A3PUfUI3gA991bd1LT5_1
S1
R0
w1701692852
8C:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
FC:/Users/Duncan/git/ForthCPU/registerSequencer/source/registerSequencer.v
!i122 4
L0 33 143
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nregister@sequencer
vrequestGenerator
R1
R2
!i10b 1
!s100 >Z@3QmFjE]d;HMIMXM0O;2
R3
IiLmS]iC>Belz=JmM_cBjk1
S1
R0
w1702144155
8C:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/requestGenerator.v
!i122 4
L0 10 64
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nrequest@generator
vrom
R1
R2
!i10b 1
!s100 91O<c[>L0]aEf0G44EY^80
R3
I9dIfzBN<C=9T71Q_94dY]3
S1
R0
w1702225346
8C:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
FC:/Users/Duncan/git/ForthCPU/bootROM/source/rom.v
!i122 4
L0 8 1092
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vsynchronizedCounter
R1
R2
!i10b 1
!s100 2F6S^W1iEXcP?IE1ad9_:3
R3
Ij<4ZIl6H^9g4lW@zfKXR62
S1
R0
w1702066731
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizedCounter.v
!i122 4
L0 9 70
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nsynchronized@counter
vsynchronizer
R1
R2
!i10b 1
!s100 0AQh;gaUB7fo<P1cAzNQE1
R3
I2VE`1ZjAO2DVOBz9`]2[73
S1
R0
w1702145171
8C:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/synchronizer.v
!i122 4
L0 3 44
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
vtransparentLatch
R1
R2
!i10b 1
!s100 :15A?keBFj2FdF^R_GC7:1
R3
Ia6:hMk8?C:JbDh9;7ZA@Q0
S1
R0
w1701623606
8C:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
FC:/Users/Duncan/git/ForthCPU/processorCore/source/transparentLatch.v
!i122 4
L0 3 18
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
ntransparent@latch
vUART
R1
R2
!i10b 1
!s100 0=05:?hDNa`HUdRk]i9G13
R3
IaKXNEA=VCJTGl=8`jDc]e1
S1
R0
w1701609937
8C:/Users/Duncan/git/ForthCPU/UART/source/UART.v
FC:/Users/Duncan/git/ForthCPU/UART/source/UART.v
!i122 4
L0 26 143
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@u@a@r@t
vUART_RX
R1
R2
!i10b 1
!s100 5fQf[9AHB45C`PD00GQUk0
R3
Iz<@b>;R>bTk;ah86P=oh:3
S1
R0
w1698344663
8C:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
FC:/Users/Duncan/git/ForthCPU/UART/source/receiver.v
!i122 4
L0 14 124
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@u@a@r@t_@r@x
vUART_TX
R1
R2
!i10b 1
!s100 aKbUKfCY4QkCi9K;DnBUO1
R3
IZaMeG[c5HGoKP:_j:oKiT3
S1
R0
w1698429806
8C:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
FC:/Users/Duncan/git/ForthCPU/UART/source/transmitter.v
!i122 4
L0 14 133
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
n@u@a@r@t_@t@x
vupCounter
R1
R2
!i10b 1
!s100 m5zm?57MlmB@li4@n>6I:2
R3
IeQYdUz2fEDNaW<l1geUeP1
S1
R0
w1701536248
8C:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
FC:/Users/Duncan/git/ForthCPU/debugPort/source/upCounter.v
!i122 4
L0 5 46
R4
R5
r1
!s85 0
31
R6
R11
R7
!s101 -O0
!i113 1
R8
R9
R10
nup@counter
