
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version Q-2019.12 for linux64 - Nov 26, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
#
#======================================================
#======================================================
#*  Set Libraries
#todo Select Needed Technology
#======================================================
# ? 40nm technology
set search_path { ./../01_RTL                                                            /usr/cad/synopsys/synthesis/2019.12/dw/sim_ver/      			        /usr/cad/synopsys/synthesis/2019.12/libraries/syn/   			        /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ }
 ./../01_RTL                                                            /usr/cad/synopsys/synthesis/2019.12/dw/sim_ver/                 /usr/cad/synopsys/synthesis/2019.12/libraries/syn/              /usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ 
set synthetic_library {dw_foundation.sldb}
dw_foundation.sldb
#! Slow - 0.81v, 125C
# set link_library {* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db}
# set target_library {sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c.db}
#! Typical - 0.9v, 25C
set link_library {* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
* dw_foundation.sldb standard.sldb sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
set target_library {sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db}
sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db
#======================================================
#*  Global Parameters
#todo Change Current Design & Clock Period 
#======================================================
set DESIGN "Shift_and_Add"
Shift_and_Add
set CLK_period 26.5625
26.5625
set IN_DLY [expr 0.5*$CLK_period]
13.28125
set OUT_DLY [expr 0.5*$CLK_period]
13.28125
set hdlin_ff_always_sync_set_reset true
true
#======================================================
#*  Read RTL Code
#todo Change Needed Design.sv, Package.sv, Interface.sv
#======================================================
set hdlin_auto_save_templates TRUE
TRUE
read_sverilog {$DESIGN\.v}
Loading db file '/usr/cad/synopsys/synthesis/2019.12/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/2019.12/libraries/syn/standard.sldb'
Loading db file '/usr/cad/arm/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'sc9_cln40g_base_rvt_tt_typical_max_0p90v_25c'
  Loading link library 'gtech'
Loading sverilog file '/home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v
Opening include file ./../01_RTL/Calculate.v
Warning:  /home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v:50: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  ./../01_RTL/Calculate.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:79: signed to unsigned assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:92: unsigned to signed assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:97: unsigned to signed assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:115: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine Calculate line 72 in file
		'./../01_RTL/Calculate.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| input_bit_position_2t_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ones_counter_1t_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| input_bit_position_1t_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine Calculate line 87 in file
		'./../01_RTL/Calculate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  weight_shift_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Calculate line 98 in file
		'./../01_RTL/Calculate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| weight_subtract_reg | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Calculate line 110 in file
		'./../01_RTL/Calculate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   input_shift_reg   | Flip-flop |  19   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 95 in file
	'/home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            99            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine Shift_and_Add line 87 in file
		'/home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    cur_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Shift_and_Add line 119 in file
		'/home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|    ones_counter_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     adc_result_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| input_bit_position_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
| weight_bit_position_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
	in routine Shift_and_Add line 176 in file
		'/home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Shift_and_Add.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    out_valid_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully.
Current design is now '/home/mark/Digital_Circuit/Shift_and_Add/01_RTL/Calculate.db:Calculate'
Loaded 2 designs.
Current design is 'Calculate'.
Calculate Shift_and_Add
current_design $DESIGN
Current design is 'Shift_and_Add'.
{Shift_and_Add}
#======================================================
#*  Global Setting
#======================================================
set_wire_load_mode top
1
#======================================================
#*  Set Design Constraints
#======================================================
create_clock -name "clk" -period $CLK_period clk
Information: Building the design 'Calculate' instantiated from design 'Shift_and_Add' with
	the parameters "BIT_CELL=1,BIT_DAC=1,BIT_W=8,OUY=32,BIT_IFM=8". (HDL-193)
Warning:  ./../01_RTL/Calculate.v:40: signed to unsigned assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:79: signed to unsigned assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:92: unsigned to signed assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:97: unsigned to signed assignment occurs. (VER-318)
Warning:  ./../01_RTL/Calculate.v:115: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine Calculate_BIT_CELL1_BIT_DAC1_BIT_W8_OUY32_BIT_IFM8 line 72 in file
		'./../01_RTL/Calculate.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| input_bit_position_2t_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ones_counter_1t_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| input_bit_position_1t_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine Calculate_BIT_CELL1_BIT_DAC1_BIT_W8_OUY32_BIT_IFM8 line 87 in file
		'./../01_RTL/Calculate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  weight_shift_reg   | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Calculate_BIT_CELL1_BIT_DAC1_BIT_W8_OUY32_BIT_IFM8 line 98 in file
		'./../01_RTL/Calculate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| weight_subtract_reg | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Calculate_BIT_CELL1_BIT_DAC1_BIT_W8_OUY32_BIT_IFM8 line 110 in file
		'./../01_RTL/Calculate.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   input_shift_reg   | Flip-flop |  21   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (Calculate_BIT_CELL1_BIT_DAC1_BIT_W8_OUY32_BIT_IFM8)
1
set_ideal_net clk
Information: It is recommended to use set_ideal_network command instead of set_ideal_net. (UID-604)
Warning: Replacing set_ideal_net command with set_ideal_network -no_propagate command. (UID-605)
Warning: Transferring ideal_net attribute onto the driver pin clk of net clk. (UID-606)
1
set_input_delay $IN_DLY -clock clk [all_inputs]
1
set_input_delay 0 -clock clk clk
1
set_input_delay 0 -clock clk rst_n
1
set_output_delay $OUT_DLY -clock clk [all_outputs]
1
set_load 0.05 [all_outputs]
1
#======================================================
#*  Optimization
#======================================================
uniquify
1
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants
1
set_fix_hold [all_clocks]
1
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | Q-2019.12-DWBB_201912.0 |     *     |
| Licensed DW Building Blocks        | Q-2019.12-DWBB_201912.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Shift_and_Add'

