SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Wed Dec 15 15:47:50 2021
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n PLL_block -lang verilog -synth lse -arch xo3c00f -type pll -fin 20 -mdiv 1 -ndiv 1 -trimp 2 -phasep 0 -trimp_r -adiv 5 -trims 2 -phases 0 -trims_r -bdiv 10 -phase_cntl STATIC -fb_mode 2 
    Circuit name     : PLL_block
    Module type      : pll
    Module Version   : 5.7
    Ports            : 
    Inputs       : CLKI
    Outputs      : CLKOP, CLKOS
    I/O buffer       : not inserted
    EDIF output      : PLL_block.edn
    Verilog output   : PLL_block.v
    Verilog template : PLL_block_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : PLL_block.srp
    Estimated Resource Usage:
  
END   SCUBA Module Synthesis

