Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov 13 15:00:22 2024
| Host         : MajiLaptop running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     677         
LUTAR-1    Warning           LUT drives async reset alert    5           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               20          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (941)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1855)
5. checking no_input_delay (2)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (941)
--------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: CP/SD/out_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[27]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[28]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[29]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[2]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[30]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[31]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[3]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: DP/in_reg/out_ins_reg[4]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: clk1/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1855)
---------------------------------------------------
 There are 1855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.700        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.700        0.000                      0                   33        0.263        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.477%)  route 3.423ns (80.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          2.001     9.354    clk1/counter[31]_i_2_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.478 r  clk1/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.478    clk1/counter[5]
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[5]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.029    15.178    clk1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.178    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.251ns  (logic 0.828ns (19.477%)  route 3.423ns (80.523%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          2.001     9.354    clk1/counter[31]_i_2_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.478 r  clk1/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.478    clk1/counter[7]
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.031    15.180    clk1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.250ns  (logic 0.828ns (19.481%)  route 3.422ns (80.519%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          2.000     9.353    clk1/counter[31]_i_2_n_0
    SLICE_X57Y90         LUT5 (Prop_lut5_I0_O)        0.124     9.477 r  clk1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.477    clk1/counter[6]
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[6]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.149    
    SLICE_X57Y90         FDCE (Setup_fdce_C_D)        0.031    15.180    clk1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 0.828ns (19.540%)  route 3.410ns (80.460%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.987     9.340    clk1/counter[31]_i_2_n_0
    SLICE_X55Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.464 r  clk1/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.464    clk1/counter[10]
    SLICE_X55Y91         FDCE                                         r  clk1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.926    clk1/CLK
    SLICE_X55Y91         FDCE                                         r  clk1/counter_reg[10]/C
                         clock pessimism              0.276    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.029    15.195    clk1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                          -9.464    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.902ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.353%)  route 3.240ns (79.647%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.818     9.171    clk1/counter[31]_i_2_n_0
    SLICE_X55Y96         LUT5 (Prop_lut5_I0_O)        0.124     9.295 r  clk1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     9.295    clk1/clk_out_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.504    14.927    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X55Y96         FDCE (Setup_fdce_C_D)        0.029    15.196    clk1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.902    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.919ns  (logic 0.828ns (21.130%)  route 3.091ns (78.870%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.668     9.021    clk1/counter[31]_i_2_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.145 r  clk1/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.145    clk1/counter[18]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[18]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y93         FDCE (Setup_fdce_C_D)        0.031    15.182    clk1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  6.037    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 0.828ns (22.070%)  route 2.924ns (77.930%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.501     8.854    clk1/counter[31]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.978 r  clk1/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     8.978    clk1/counter[22]
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[22]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.029    15.180    clk1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.771ns  (logic 0.828ns (21.960%)  route 2.943ns (78.040%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X57Y90         FDCE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDCE (Prop_fdce_C_Q)         0.456     5.683 f  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.811     6.494    clk1/counter_reg_n_0_[7]
    SLICE_X57Y89         LUT4 (Prop_lut4_I2_O)        0.124     6.618 r  clk1/counter[31]_i_8/O
                         net (fo=1, routed)           0.263     6.881    clk1/counter[31]_i_8_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I4_O)        0.124     7.005 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          1.868     8.873    clk1/counter[31]_i_3_n_0
    SLICE_X57Y96         LUT5 (Prop_lut5_I1_O)        0.124     8.997 r  clk1/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     8.997    clk1/counter[31]
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[31]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X57Y96         FDCE (Setup_fdce_C_D)        0.031    15.199    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 clk1/counter_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.828ns (22.076%)  route 2.923ns (77.924%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.624     5.227    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDCE (Prop_fdce_C_Q)         0.456     5.683 r  clk1/counter_reg[13]/Q
                         net (fo=2, routed)           1.019     6.702    clk1/counter_reg_n_0_[13]
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.124     6.826 r  clk1/counter[31]_i_7/O
                         net (fo=1, routed)           0.403     7.229    clk1/counter[31]_i_7_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I4_O)        0.124     7.353 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          1.500     8.853    clk1/counter[31]_i_2_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.977 r  clk1/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     8.977    clk1/counter[23]
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[23]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y94         FDCE (Setup_fdce_C_D)        0.031    15.182    clk1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 2.238ns (59.658%)  route 1.513ns (40.342%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.623     5.226    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.456     5.682 r  clk1/counter_reg[2]/Q
                         net (fo=2, routed)           0.646     6.328    clk1/counter_reg_n_0_[2]
    SLICE_X56Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.985 r  clk1/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.985    clk1/counter_reg[4]_i_2_n_0
    SLICE_X56Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.102 r  clk1/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.102    clk1/counter_reg[8]_i_2_n_0
    SLICE_X56Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.219 r  clk1/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.219    clk1/counter_reg[12]_i_2_n_0
    SLICE_X56Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.336 r  clk1/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.336    clk1/counter_reg[16]_i_2_n_0
    SLICE_X56Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.453 r  clk1/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.453    clk1/counter_reg[20]_i_2_n_0
    SLICE_X56Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.570 r  clk1/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    clk1/counter_reg[24]_i_2_n_0
    SLICE_X56Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.809 r  clk1/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.867     8.676    clk1/data0[27]
    SLICE_X57Y95         LUT5 (Prop_lut5_I4_O)        0.301     8.977 r  clk1/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     8.977    clk1/counter[27]
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.928    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/C
                         clock pessimism              0.259    15.187    
                         clock uncertainty           -0.035    15.151    
    SLICE_X57Y95         FDCE (Setup_fdce_C_D)        0.031    15.182    clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -8.977    
  -------------------------------------------------------------------
                         slack                                  6.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk1/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk1/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.793    clk1/clk_slow
    SLICE_X55Y96         LUT5 (Prop_lut5_I4_O)        0.045     1.838 r  clk1/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.838    clk1/clk_out_i_1_n_0
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X55Y96         FDCE (Hold_fdce_C_D)         0.091     1.574    clk1/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 clk1/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.481    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y89         FDCE (Prop_fdce_C_Q)         0.141     1.622 f  clk1/counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.855    clk1/counter_reg_n_0_[0]
    SLICE_X55Y89         LUT1 (Prop_lut1_I0_O)        0.045     1.900 r  clk1/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.900    clk1/counter[0]
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.997    clk1/CLK
    SLICE_X55Y89         FDCE                                         r  clk1/counter_reg[0]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X55Y89         FDCE (Hold_fdce_C_D)         0.092     1.573    clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 clk1/counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.231ns (50.221%)  route 0.229ns (49.779%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    clk1/CLK
    SLICE_X55Y91         FDCE                                         r  clk1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  clk1/counter_reg[10]/Q
                         net (fo=2, routed)           0.123     1.746    clk1/counter_reg_n_0_[10]
    SLICE_X57Y91         LUT5 (Prop_lut5_I1_O)        0.045     1.791 r  clk1/counter[31]_i_2/O
                         net (fo=32, routed)          0.106     1.897    clk1/counter[31]_i_2_n_0
    SLICE_X57Y91         LUT5 (Prop_lut5_I0_O)        0.045     1.942 r  clk1/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.942    clk1/counter[9]
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[9]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X57Y91         FDCE (Hold_fdce_C_D)         0.092     1.611    clk1/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.389ns  (arrival time - required time)
  Source:                 clk1/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.610%)  route 0.287ns (55.390%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X55Y93         FDCE                                         r  clk1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk1/counter_reg[19]/Q
                         net (fo=2, routed)           0.123     1.747    clk1/counter_reg_n_0_[19]
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.164     1.956    clk1/counter[31]_i_5_n_0
    SLICE_X57Y93         LUT5 (Prop_lut5_I3_O)        0.045     2.001 r  clk1/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.001    clk1/counter[20]
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y93         FDCE                                         r  clk1/counter_reg[20]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X57Y93         FDCE (Hold_fdce_C_D)         0.092     1.612    clk1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 clk1/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.231ns (43.805%)  route 0.296ns (56.195%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk1/counter_reg[24]/Q
                         net (fo=2, routed)           0.118     1.744    clk1/counter_reg_n_0_[24]
    SLICE_X57Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.789 r  clk1/counter[31]_i_4/O
                         net (fo=32, routed)          0.178     1.967    clk1/counter[31]_i_4_n_0
    SLICE_X57Y95         LUT5 (Prop_lut5_I2_O)        0.045     2.012 r  clk1/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.012    clk1/counter[27]
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X57Y95         FDCE (Hold_fdce_C_D)         0.092     1.592    clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.687%)  route 0.298ns (56.313%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  clk1/counter_reg[3]/Q
                         net (fo=2, routed)           0.199     1.822    clk1/counter_reg_n_0_[3]
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          0.099     1.966    clk1/counter[31]_i_3_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     2.011 r  clk1/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.011    clk1/counter[4]
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[4]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X57Y89         FDCE (Hold_fdce_C_D)         0.092     1.574    clk1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 clk1/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.231ns (43.604%)  route 0.299ns (56.396%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.482    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.141     1.623 f  clk1/counter_reg[3]/Q
                         net (fo=2, routed)           0.199     1.822    clk1/counter_reg_n_0_[3]
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     1.867 r  clk1/counter[31]_i_3/O
                         net (fo=32, routed)          0.100     1.967    clk1/counter[31]_i_3_n_0
    SLICE_X57Y89         LUT5 (Prop_lut5_I1_O)        0.045     2.012 r  clk1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.012    clk1/counter[3]
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/C
                         clock pessimism             -0.515     1.482    
    SLICE_X57Y89         FDCE (Hold_fdce_C_D)         0.091     1.573    clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 clk1/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.231ns (39.834%)  route 0.349ns (60.166%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X55Y93         FDCE                                         r  clk1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk1/counter_reg[19]/Q
                         net (fo=2, routed)           0.123     1.747    clk1/counter_reg_n_0_[19]
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.226     2.018    clk1/counter[31]_i_5_n_0
    SLICE_X57Y92         LUT5 (Prop_lut5_I3_O)        0.045     2.063 r  clk1/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     2.063    clk1/counter[16]
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[16]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X57Y92         FDCE (Hold_fdce_C_D)         0.092     1.611    clk1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 clk1/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.261%)  route 0.357ns (60.739%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X55Y93         FDCE                                         r  clk1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk1/counter_reg[19]/Q
                         net (fo=2, routed)           0.123     1.747    clk1/counter_reg_n_0_[19]
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.234     2.027    clk1/counter[31]_i_5_n_0
    SLICE_X55Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.072 r  clk1/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     2.072    clk1/counter[21]
    SLICE_X55Y94         FDCE                                         r  clk1/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y94         FDCE                                         r  clk1/counter_reg[21]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X55Y94         FDCE (Hold_fdce_C_D)         0.091     1.590    clk1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 clk1/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk1/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.231ns (37.826%)  route 0.380ns (62.174%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    clk1/CLK
    SLICE_X55Y93         FDCE                                         r  clk1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  clk1/counter_reg[19]/Q
                         net (fo=2, routed)           0.123     1.747    clk1/counter_reg_n_0_[19]
    SLICE_X57Y93         LUT5 (Prop_lut5_I1_O)        0.045     1.792 r  clk1/counter[31]_i_5/O
                         net (fo=32, routed)          0.257     2.049    clk1/counter[31]_i_5_n_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I3_O)        0.045     2.094 r  clk1/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     2.094    clk1/counter[24]
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X57Y94         FDCE (Hold_fdce_C_D)         0.092     1.612    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.482    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96    clk1/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y89    clk1/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y91    clk1/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91    clk1/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y91    clk1/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y92    clk1/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    clk1/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    clk1/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y92    clk1/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y96    clk1/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y89    clk1/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y91    clk1/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y91    clk1/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1871 Endpoints
Min Delay          1871 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[13][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.972ns  (logic 3.256ns (12.537%)  route 22.716ns (87.463%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.776    25.972    DP/rb/D[30]
    SLICE_X9Y105         FDRE                                         r  DP/rb/R_reg[13][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[12][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.945ns  (logic 3.256ns (12.549%)  route 22.689ns (87.451%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.750    25.945    DP/rb/D[30]
    SLICE_X12Y103        FDRE                                         r  DP/rb/R_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[6][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.887ns  (logic 3.256ns (12.578%)  route 22.631ns (87.422%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.692    25.887    DP/rb/D[30]
    SLICE_X11Y103        FDRE                                         r  DP/rb/R_reg[6][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[1][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.846ns  (logic 3.256ns (12.598%)  route 22.590ns (87.402%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.651    25.846    DP/rb/D[30]
    SLICE_X10Y104        FDRE                                         r  DP/rb/R_reg[1][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[15][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.807ns  (logic 3.256ns (12.617%)  route 22.551ns (87.383%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.611    25.807    DP/rb/D[30]
    SLICE_X11Y104        FDRE                                         r  DP/rb/R_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.803ns  (logic 3.256ns (12.619%)  route 22.547ns (87.381%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.608    25.803    DP/rb/D[30]
    SLICE_X9Y104         FDRE                                         r  DP/rb/R_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[3][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.698ns  (logic 3.256ns (12.670%)  route 22.442ns (87.330%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.503    25.698    DP/rb/D[30]
    SLICE_X10Y103        FDRE                                         r  DP/rb/R_reg[3][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[9][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.691ns  (logic 3.256ns (12.673%)  route 22.435ns (87.327%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.496    25.691    DP/rb/D[30]
    SLICE_X9Y102         FDRE                                         r  DP/rb/R_reg[9][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[4][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.687ns  (logic 3.256ns (12.676%)  route 22.431ns (87.324%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.342    20.677    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124    20.801 r  DP/pc1/R[15][30]_i_14/O
                         net (fo=1, routed)           0.968    21.768    DP/in_reg/C2_2
    SLICE_X1Y94          LUT6 (Prop_lut6_I2_O)        0.124    21.892 r  DP/in_reg/R[15][30]_i_11/O
                         net (fo=1, routed)           0.000    21.892    DP/in_reg/R[15][30]_i_11_n_0
    SLICE_X1Y94          MUXF7 (Prop_muxf7_I0_O)      0.212    22.104 r  DP/in_reg/R_reg[15][30]_i_6/O
                         net (fo=1, routed)           0.806    22.910    DP/in_reg/R_reg[15][30]_i_6_n_0
    SLICE_X2Y94          LUT6 (Prop_lut6_I5_O)        0.299    23.209 r  DP/in_reg/R[15][30]_i_3/O
                         net (fo=2, routed)           0.862    24.071    DP/pc1/Z[30]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    24.195 r  DP/pc1/R[15][30]_i_1/O
                         net (fo=16, routed)          1.491    25.687    DP/rb/D[30]
    SLICE_X10Y102        FDRE                                         r  DP/rb/R_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/Src2_reg_rep/G
                            (positive level-sensitive latch)
  Destination:            DP/rb/R_reg[12][31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.606ns  (logic 3.251ns (12.696%)  route 22.355ns (87.304%))
  Logic Levels:           19  (LDCE=1 LUT3=1 LUT5=3 LUT6=13 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         LDCE                         0.000     0.000 r  CP/Src2_reg_rep/G
    SLICE_X4Y101         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  CP/Src2_reg_rep/Q
                         net (fo=154, routed)         3.707     4.468    DP/rb/d1_i_204
    SLICE_X15Y87         LUT3 (Prop_lut3_I1_O)        0.124     4.592 f  DP/rb/d1_i_52/O
                         net (fo=53, routed)          3.176     7.768    DP/pc1/m3_out[0]
    SLICE_X1Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.892 r  DP/pc1/d1_i_217/O
                         net (fo=6, routed)           0.837     8.729    DP/rb/cy_out_2_31
    SLICE_X3Y85          LUT6 (Prop_lut6_I5_O)        0.124     8.853 r  DP/rb/R[15][13]_i_26/O
                         net (fo=1, routed)           1.020     9.874    DP/pc1/C2_31
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.124     9.998 r  DP/pc1/R[15][13]_i_24/O
                         net (fo=3, routed)           1.384    11.382    DP/rb/cy_out_30
    SLICE_X15Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.506 r  DP/rb/R[15][18]_i_25/O
                         net (fo=1, routed)           0.808    12.314    DP/pc1/C2_30
    SLICE_X15Y88         LUT6 (Prop_lut6_I1_O)        0.124    12.438 r  DP/pc1/R[15][18]_i_23/O
                         net (fo=3, routed)           1.312    13.750    DP/pc1/cy_out_0_15
    SLICE_X14Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.874 r  DP/pc1/R[15][23]_i_25/O
                         net (fo=1, routed)           0.304    14.178    DP/pc1/alu/SUB/adder/lower_adder/upper_adder/upper_adder/B3/C2
    SLICE_X14Y93         LUT6 (Prop_lut6_I1_O)        0.124    14.302 r  DP/pc1/R[15][23]_i_23/O
                         net (fo=3, routed)           0.968    15.270    DP/pc1/cy_out_1_6
    SLICE_X13Y96         LUT5 (Prop_lut5_I0_O)        0.124    15.394 r  DP/pc1/R[15][23]_i_22/O
                         net (fo=2, routed)           0.309    15.702    DP/pc1/alu/SUB/adder/upper_adder/lower_adder/cy_out
    SLICE_X12Y98         LUT5 (Prop_lut5_I0_O)        0.124    15.826 r  DP/pc1/R[15][23]_i_19/O
                         net (fo=4, routed)           0.976    16.803    DP/rb/cy_out_1_23
    SLICE_X9Y99          LUT6 (Prop_lut6_I4_O)        0.124    16.927 r  DP/rb/R[15][31]_i_28/O
                         net (fo=1, routed)           1.034    17.960    DP/rb/alu/SUB/partial[24]
    SLICE_X6Y99          LUT6 (Prop_lut6_I1_O)        0.124    18.084 r  DP/rb/R[15][31]_i_24/O
                         net (fo=1, routed)           1.127    19.211    DP/pc1/C2_27
    SLICE_X4Y97          LUT6 (Prop_lut6_I2_O)        0.124    19.335 r  DP/pc1/R[15][31]_i_19/O
                         net (fo=3, routed)           1.340    20.675    DP/pc1/alu/SUB/adder1/upper_adder/upper_adder/upper_adder/B0/C2
    SLICE_X5Y94          LUT6 (Prop_lut6_I1_O)        0.124    20.799 r  DP/pc1/R[15][31]_i_16/O
                         net (fo=1, routed)           0.787    21.587    DP/pc1/alu/sub_res[31]
    SLICE_X6Y94          LUT6 (Prop_lut6_I1_O)        0.124    21.711 r  DP/pc1/R[15][31]_i_14/O
                         net (fo=1, routed)           0.000    21.711    DP/in_reg/R[15][31]_i_7_0
    SLICE_X6Y94          MUXF7 (Prop_muxf7_I0_O)      0.209    21.920 r  DP/in_reg/R_reg[15][31]_i_11/O
                         net (fo=1, routed)           0.690    22.610    DP/in_reg/R_reg[15][31]_i_11_n_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I5_O)        0.297    22.907 r  DP/in_reg/R[15][31]_i_7/O
                         net (fo=2, routed)           0.966    23.873    DP/pc1/Z[31]
    SLICE_X7Y97          LUT5 (Prop_lut5_I4_O)        0.124    23.997 r  DP/pc1/R[15][31]_i_2/O
                         net (fo=16, routed)          1.609    25.606    DP/rb/D[31]
    SLICE_X6Y107         FDRE                                         r  DP/rb/R_reg[12][31]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CP/LoadLMD_reg/G
                            (positive level-sensitive latch)
  Destination:            DP/lmd/d_out_reg[26]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.158ns (47.311%)  route 0.176ns (52.689%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         LDCE                         0.000     0.000 r  CP/LoadLMD_reg/G
    SLICE_X4Y100         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  CP/LoadLMD_reg/Q
                         net (fo=32, routed)          0.176     0.334    DP/lmd/d_out_reg[0]_0[0]
    SLICE_X7Y99          FDRE                                         r  DP/lmd/d_out_reg[26]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.028%)  route 0.158ns (45.972%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[6]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[6]/Q
                         net (fo=12, routed)          0.158     0.299    DP/pc1/Q[6]
    SLICE_X9Y86          LUT4 (Prop_lut4_I1_O)        0.045     0.344 r  DP/pc1/pc[6]_i_1/O
                         net (fo=1, routed)           0.000     0.344    DP/pc1/npc__0[6]
    SLICE_X9Y86          FDRE                                         r  DP/pc1/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/out2_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.146ns (41.704%)  route 0.204ns (58.296%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y94         FDRE                         0.000     0.000 r  DP/rb/out2_reg[10]/C
    SLICE_X15Y94         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  DP/rb/out2_reg[10]/Q
                         net (fo=14, routed)          0.204     0.350    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[10]
    RAMB36_X0Y18         RAMB36E1                                     r  DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.842%)  route 0.166ns (47.158%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[21]/C
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[21]/Q
                         net (fo=8, routed)           0.166     0.307    DP/pc1/pc[21]
    SLICE_X7Y98          LUT4 (Prop_lut4_I1_O)        0.045     0.352 r  DP/pc1/pc[21]_i_1/O
                         net (fo=1, routed)           0.000     0.352    DP/pc1/npc__0[21]
    SLICE_X7Y98          FDRE                                         r  DP/pc1/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y94          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[0]/C
    SLICE_X7Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  DP/pc1/pc_reg[0]/Q
                         net (fo=21, routed)          0.170     0.311    DP/in_reg/Q[0]
    SLICE_X7Y94          LUT3 (Prop_lut3_I1_O)        0.045     0.356 r  DP/in_reg/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.356    DP/pc1/D[0]
    SLICE_X7Y94          FDRE                                         r  DP/pc1/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.766%)  route 0.223ns (61.234%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[7]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[7]/Q
                         net (fo=9, routed)           0.223     0.364    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y17         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.128ns (35.131%)  route 0.236ns (64.869%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[8]/C
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  DP/pc1/pc_reg[8]/Q
                         net (fo=7, routed)           0.236     0.364    DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  DP/im/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/rb/out2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.146ns (39.252%)  route 0.226ns (60.748%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y100        FDRE                         0.000     0.000 r  DP/rb/out2_reg[14]/C
    SLICE_X11Y100        FDRE (Prop_fdre_C_Q)         0.146     0.146 r  DP/rb/out2_reg[14]/Q
                         net (fo=13, routed)          0.226     0.372    DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[14]
    RAMB36_X0Y18         RAMB36E1                                     r  DP/d1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CP/SD/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CP/SD/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y102         FDRE                         0.000     0.000 r  CP/SD/out_reg[0]/C
    SLICE_X1Y102         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CP/SD/out_reg[0]/Q
                         net (fo=17, routed)          0.193     0.334    CP/SD/time_step[0]
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.042     0.376 r  CP/SD/out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.376    CP/SD/p_0_in[1]
    SLICE_X1Y102         FDRE                                         r  CP/SD/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DP/pc1/pc_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DP/pc1/pc_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE                         0.000     0.000 r  DP/pc1/pc_reg[16]/C
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DP/pc1/pc_reg[16]/Q
                         net (fo=8, routed)           0.192     0.333    DP/pc1/pc[16]
    SLICE_X9Y93          LUT4 (Prop_lut4_I1_O)        0.045     0.378 r  DP/pc1/pc[16]_i_1/O
                         net (fo=1, routed)           0.000     0.378    DP/pc1/npc__0[16]
    SLICE_X9Y93          FDRE                                         r  DP/pc1/pc_reg[16]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.486ns (15.422%)  route 8.148ns (84.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         8.148     9.634    clk1/AR[0]
    SLICE_X57Y96         FDCE                                         f  clk1/counter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[29]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.486ns (15.422%)  route 8.148ns (84.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         8.148     9.634    clk1/AR[0]
    SLICE_X57Y96         FDCE                                         f  clk1/counter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[30]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.634ns  (logic 1.486ns (15.422%)  route 8.148ns (84.578%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         8.148     9.634    clk1/AR[0]
    SLICE_X57Y96         FDCE                                         f  clk1/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y96         FDCE                                         r  clk1/counter_reg[31]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.496ns  (logic 1.486ns (15.647%)  route 8.010ns (84.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         8.010     9.496    clk1/AR[0]
    SLICE_X57Y95         FDCE                                         f  clk1/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[25]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.496ns  (logic 1.486ns (15.647%)  route 8.010ns (84.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         8.010     9.496    clk1/AR[0]
    SLICE_X57Y95         FDCE                                         f  clk1/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[26]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.496ns  (logic 1.486ns (15.647%)  route 8.010ns (84.353%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         8.010     9.496    clk1/AR[0]
    SLICE_X57Y95         FDCE                                         f  clk1/counter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y95         FDCE                                         r  clk1/counter_reg[27]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.348ns  (logic 1.486ns (15.895%)  route 7.862ns (84.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         7.862     9.348    clk1/AR[0]
    SLICE_X57Y94         FDCE                                         f  clk1/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[22]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.348ns  (logic 1.486ns (15.895%)  route 7.862ns (84.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         7.862     9.348    clk1/AR[0]
    SLICE_X57Y94         FDCE                                         f  clk1/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[23]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.348ns  (logic 1.486ns (15.895%)  route 7.862ns (84.105%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.928ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         7.862     9.348    clk1/AR[0]
    SLICE_X57Y94         FDCE                                         f  clk1/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505     4.928    clk1/CLK
    SLICE_X57Y94         FDCE                                         r  clk1/counter_reg[24]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.205ns  (logic 1.486ns (16.141%)  route 7.719ns (83.859%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         7.719     9.205    clk1/AR[0]
    SLICE_X57Y89         FDCE                                         f  clk1/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503     4.926    clk1/CLK
    SLICE_X57Y89         FDCE                                         r  clk1/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.298ns  (logic 0.254ns (7.688%)  route 3.045ns (92.312%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.045     3.298    clk1/AR[0]
    SLICE_X55Y95         FDCE                                         f  clk1/counter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y95         FDCE                                         r  clk1/counter_reg[28]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.352ns  (logic 0.254ns (7.566%)  route 3.098ns (92.434%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.098     3.352    clk1/AR[0]
    SLICE_X55Y96         FDCE                                         f  clk1/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y96         FDCE                                         r  clk1/clk_out_reg/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.352ns  (logic 0.254ns (7.565%)  route 3.098ns (92.435%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.098     3.352    clk1/AR[0]
    SLICE_X55Y94         FDCE                                         f  clk1/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y94         FDCE                                         r  clk1/counter_reg[21]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.416ns  (logic 0.254ns (7.424%)  route 3.162ns (92.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.162     3.416    clk1/AR[0]
    SLICE_X55Y93         FDCE                                         f  clk1/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X55Y93         FDCE                                         r  clk1/counter_reg[19]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.499ns  (logic 0.254ns (7.246%)  route 3.246ns (92.754%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.246     3.499    clk1/AR[0]
    SLICE_X55Y92         FDCE                                         f  clk1/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X55Y92         FDCE                                         r  clk1/counter_reg[13]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.543ns  (logic 0.254ns (7.156%)  route 3.290ns (92.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.290     3.543    clk1/AR[0]
    SLICE_X55Y91         FDCE                                         f  clk1/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.998    clk1/CLK
    SLICE_X55Y91         FDCE                                         r  clk1/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.557ns  (logic 0.254ns (7.128%)  route 3.304ns (92.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.304     3.557    clk1/AR[0]
    SLICE_X57Y91         FDCE                                         f  clk1/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[11]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.557ns  (logic 0.254ns (7.128%)  route 3.304ns (92.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.304     3.557    clk1/AR[0]
    SLICE_X57Y91         FDCE                                         f  clk1/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[12]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.557ns  (logic 0.254ns (7.128%)  route 3.304ns (92.872%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.304     3.557    clk1/AR[0]
    SLICE_X57Y91         FDCE                                         f  clk1/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y91         FDCE                                         r  clk1/counter_reg[9]/C

Slack:                    inf
  Source:                 reset_all
                            (input port)
  Destination:            clk1/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.621ns  (logic 0.254ns (7.004%)  route 3.367ns (92.996%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset_all (IN)
                         net (fo=0)                   0.000     0.000    reset_all
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_all_IBUF_inst/O
                         net (fo=408, routed)         3.367     3.621    clk1/AR[0]
    SLICE_X57Y92         FDCE                                         f  clk1/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.999    clk1/CLK
    SLICE_X57Y92         FDCE                                         r  clk1/counter_reg[14]/C





