
*** Running vivado
    with args -log apex_control_mgt_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source apex_control_mgt_top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source apex_control_mgt_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/greshilov/vivado/JTAG_DMA/control/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
add_files: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3184.492 ; gain = 608.301 ; free physical = 7128 ; free virtual = 87650
Command: link_design -top apex_control_mgt_top -part xc7z015clg485-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: [Project 1-454] Reading design checkpoint '/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.dcp' for cell 'c2c_mgt/c2c_mgt_support_i'
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3184.492 ; gain = 0.000 ; free physical = 6681 ; free virtual = 87204
INFO: [Netlist 29-17] Analyzing 3020 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0_1/design_1_axi_iic_1_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_1_0_1/design_1_axi_iic_1_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0_1/design_1_axi_iic_2_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_2/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_2_0_1/design_1_axi_iic_2_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_2/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0_1/design_1_axi_iic_3_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_3/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_3_0_1/design_1_axi_iic_3_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_3/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_4_0_1/design_1_axi_iic_4_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_4/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_4_0_1/design_1_axi_iic_4_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_4/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_ila_0_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_ila_0_0_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_ila_0_0_1/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/ila_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0_1/design_1_axi_chip2chip_1_0.xdc] for cell 'design_1_i/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0_1/design_1_axi_chip2chip_1_0.xdc] for cell 'design_1_i/axi_chip2chip_1/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0_1/design_1_axi_chip2chip_0_0.xdc] for cell 'design_1_i/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0_1/design_1_axi_chip2chip_0_0.xdc] for cell 'design_1_i/axi_chip2chip_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0_1/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_0/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_iic_0_0_1/design_1_axi_iic_0_0_board.xdc] for cell 'design_1_i/i2c/axi_iic_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0_1/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0_1/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0_1/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0_1/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0_1/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0_1/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0_1/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0_1/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.xdc] for cell 'c2c_mgt/c2c_mgt_support_i/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.xdc] for cell 'c2c_mgt/c2c_mgt_support_i/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0_1/design_1_axi_ethernet_0_dma_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0_dma/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0_1/design_1_axi_ethernet_0_dma_0.xdc:61]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0_1/design_1_axi_ethernet_0_dma_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0_dma/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/ipmc_ila/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/ipmc_ila/ila_v6_2/constraints/ila.xdc] for cell 'design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0_1/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/eth1/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0_1/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/eth1/proc_sys_reset_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0_1/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/eth1/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0_1/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/eth1/proc_sys_reset_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_0/bd_929b_eth_buf_0_board.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_board.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/design_1_axi_ethernet_0_0_board.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/design_1_axi_ethernet_0_0_board.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/synth/design_1_axi_ethernet_0_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/synth/design_1_axi_ethernet_0_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/ipmc_ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/ipmc_ila/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_1_i/i2c_switch_dual_0/inst/ipmc_ila_i/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/cpu/processing_system7_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0_1/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/cpu/processing_system7_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/cpu/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0_1/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/cpu/proc_sys_reset_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1_1/design_1_proc_sys_reset_1_1_board.xdc] for cell 'design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1_1/design_1_proc_sys_reset_1_1_board.xdc] for cell 'design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1_1/design_1_proc_sys_reset_1_1.xdc] for cell 'design_1_i/cpu/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_1_1/design_1_proc_sys_reset_1_1.xdc] for cell 'design_1_i/cpu/proc_sys_reset_1/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0_1/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0_1/bd_0/ip/ip_2/constraints/bs_switch.xdc] for cell 'design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/7015_primary.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/7015_primary.xdc:41]
INFO: [Timing 38-2] Deriving generated clocks [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/7015_primary.xdc:41]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/7015_primary.xdc]
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/debug.xdc]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/debug.xdc]
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/c2c_mgt.xdc]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/constrs_1/new/c2c_mgt.xdc]
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_0/synth/bd_929b_eth_buf_0.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:30]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:53]
INFO: [Vivado 12-3272] Current instance is the top level cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst' of design 'design_1' [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:54]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc] for cell 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0_1/design_1_axi_ethernet_0_dma_0_clocks.xdc] for cell 'design_1_i/eth1/axi_ethernet_0_dma/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_dma_0_1/design_1_axi_ethernet_0_dma_0_clocks.xdc] for cell 'design_1_i/eth1/axi_ethernet_0_dma/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0_1/design_1_auto_cc_0_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_1_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1_1/design_1_auto_cc_1_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_2_1/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_2_1/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_us/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2_1/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2_1/design_1_auto_cc_2_clocks.xdc] for cell 'design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_0_1/design_1_s00_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_0_1/design_1_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_s00_regslice_0_1/design_1_s00_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0_1/design_1_s00_data_fifo_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0_1/design_1_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_s00_data_fifo_0_1/design_1_s00_data_fifo_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0_1/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0_1/design_1_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m00_regslice_0_1/design_1_m00_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0_1/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0_1/design_1_m01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m01_regslice_0_1/design_1_m01_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0_1/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0_1/design_1_m02_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m02_regslice_0_1/design_1_m02_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0_1/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0_1/design_1_m03_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_m03_regslice_0_1/design_1_m03_regslice_0_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3_1/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_3_1/design_1_auto_cc_3_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4_1/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_cc_4_1/design_1_auto_cc_4_clocks.xdc] for cell 'design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0_1/bd_0/ip/ip_0/constraints/axi_jtag.xdc] for cell 'design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0_1/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_debug_bridge_0_0_1/bd_0/ip/ip_1/constraints/bsip.xdc] for cell 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0_1/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'design_1_i/axi_chip2chip_1/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_1_0_1/design_1_axi_chip2chip_1_0_clocks.xdc] for cell 'design_1_i/axi_chip2chip_1/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0_1/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'design_1_i/axi_chip2chip_0/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_chip2chip_0_0_1/design_1_axi_chip2chip_0_0_clocks.xdc] for cell 'design_1_i/axi_chip2chip_0/inst'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0_1/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_3_1/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_auto_us_3_1/design_1_auto_us_3_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 228 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'apex_control_mgt_top'...
INFO: [Project 1-1687] 61 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 6027 ; free virtual = 86583
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 989 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 604 instances
  IOBUF => IOBUF (IBUF, OBUFT): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 161 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 25 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances

20 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 4032.199 ; gain = 847.707 ; free physical = 6027 ; free virtual = 86583
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Parsing TCL File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/c2c_mgt_3p125g/tcl/v7ht.tcl] from IP /home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.srcs/sources_1/ip/c2c_mgt_3p125g/c2c_mgt_3p125g.xci
Sourcing Tcl File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/c2c_mgt_3p125g/tcl/v7ht.tcl]

****************************************************************************************
*  WARNING: This script only supports the xc7vh290t, xc7vh580t and xc7vh870t devices.  *
*           Your current part is xc7z015.                                            *
****************************************************************************************

Finished Sourcing Tcl File [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/ip/c2c_mgt_3p125g/tcl/v7ht.tcl]
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.37 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 6035 ; free virtual = 86569

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1a1b43561

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5966 ; free virtual = 86500

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : design_1_i/dbg/debug_bridge_1/inst/xsdbm 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell xsdbm_CV.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5755 ; free virtual = 86297
Phase 1 Generate And Synthesize Debug Cores | Checksum: 231953a12

Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5755 ; free virtual = 86297

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 18 inverter(s) to 93 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 22c986c21

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5827 ; free virtual = 86370
INFO: [Opt 31-389] Phase Retarget created 165 cells and removed 1071 cells
INFO: [Opt 31-1021] In phase Retarget, 415 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Phase 3 Constant propagation | Checksum: 17cdcd6b6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:44 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5828 ; free virtual = 86370
INFO: [Opt 31-389] Phase Constant propagation created 195 cells and removed 1443 cells
INFO: [Opt 31-1021] In phase Constant propagation, 325 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2031ff5fa

Time (s): cpu = 00:00:48 ; elapsed = 00:00:46 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5828 ; free virtual = 86371
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 3401 cells
INFO: [Opt 31-1021] In phase Sweep, 10266 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst to drive 39812 load(s) on clock net design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG
INFO: [Opt 31-194] Inserted BUFG design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 6362 load(s) on clock net design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 16bc4b095

Time (s): cpu = 00:00:49 ; elapsed = 00:00:46 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5826 ; free virtual = 86369
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 16bc4b095

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5826 ; free virtual = 86369
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1fe9f4851

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5826 ; free virtual = 86369
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 413 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             165  |            1071  |                                            415  |
|  Constant propagation         |             195  |            1443  |                                            325  |
|  Sweep                        |               5  |            3401  |                                          10266  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            413  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5828 ; free virtual = 86371
Ending Logic Optimization Task | Checksum: 1202c6c62

Time (s): cpu = 00:00:51 ; elapsed = 00:00:48 . Memory (MB): peak = 4032.199 ; gain = 0.000 ; free physical = 5828 ; free virtual = 86371

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 74 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 66 newly gated: 0 Total Ports: 148
Ending PowerOpt Patch Enables Task | Checksum: 1abd8f13f

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5687 ; free virtual = 86234
Ending Power Optimization Task | Checksum: 1abd8f13f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 190.551 ; free physical = 5763 ; free virtual = 86310

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1abd8f13f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5763 ; free virtual = 86310

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5763 ; free virtual = 86310
Ending Netlist Obfuscation Task | Checksum: 184ea4917

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5763 ; free virtual = 86310
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 4222.750 ; gain = 190.551 ; free physical = 5763 ; free virtual = 86310
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5692 ; free virtual = 86243
INFO: [Common 17-1381] The checkpoint '/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5654 ; free virtual = 86227
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
Command: report_drc -file apex_control_mgt_top_drc_opted.rpt -pb apex_control_mgt_top_drc_opted.pb -rpx apex_control_mgt_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5554 ; free virtual = 86129
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 116272247

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5554 ; free virtual = 86129
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5554 ; free virtual = 86129

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
CRITICAL WARNING: [Place 30-722] Terminal 'scf_tdi_0' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'scf_tdi_1' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'scf_tms_0' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
CRITICAL WARNING: [Place 30-722] Terminal 'scf_tms_1' has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 155476997

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5569 ; free virtual = 86148

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb296af0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5488 ; free virtual = 86067

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb296af0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5488 ; free virtual = 86067
Phase 1 Placer Initialization | Checksum: 1bb296af0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5482 ; free virtual = 86062

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 250da0a08

Time (s): cpu = 00:00:24 ; elapsed = 00:00:10 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5422 ; free virtual = 86002

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1c63f6a2f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5431 ; free virtual = 86011

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 16a5bac20

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5431 ; free virtual = 86011

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 5 LUTNM shape to break, 2370 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 5, two critical 0, total 5, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1032 nets or LUTs. Breaked 5 LUTs, combined 1027 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5425 ; free virtual = 86008

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            5  |           1027  |                  1032  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            5  |           1027  |                  1032  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 16503f462

Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5415 ; free virtual = 85997
Phase 2.4 Global Placement Core | Checksum: f62f4a54

Time (s): cpu = 00:01:44 ; elapsed = 00:00:38 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5391 ; free virtual = 85974
Phase 2 Global Placement | Checksum: f62f4a54

Time (s): cpu = 00:01:44 ; elapsed = 00:00:38 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5428 ; free virtual = 86011

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a7906b27

Time (s): cpu = 00:01:47 ; elapsed = 00:00:40 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5436 ; free virtual = 86018

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1364b4475

Time (s): cpu = 00:01:53 ; elapsed = 00:00:42 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5435 ; free virtual = 86018

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13b66078f

Time (s): cpu = 00:01:54 ; elapsed = 00:00:42 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5435 ; free virtual = 86018

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ce6bfe35

Time (s): cpu = 00:01:54 ; elapsed = 00:00:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5435 ; free virtual = 86018

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 18883dbf3

Time (s): cpu = 00:01:59 ; elapsed = 00:00:44 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5429 ; free virtual = 86012

Phase 3.6 Small Shape Detail Placement

Phase 3.6.1 Place Remaining
Phase 3.6.1 Place Remaining | Checksum: 1e9a91d20

Time (s): cpu = 00:02:17 ; elapsed = 00:00:59 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5349 ; free virtual = 85932
Phase 3.6 Small Shape Detail Placement | Checksum: 1e9a91d20

Time (s): cpu = 00:02:18 ; elapsed = 00:01:00 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5361 ; free virtual = 85944

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 176fecce6

Time (s): cpu = 00:02:19 ; elapsed = 00:01:01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5358 ; free virtual = 85942

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26d3dcab6

Time (s): cpu = 00:02:20 ; elapsed = 00:01:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5358 ; free virtual = 85941
Phase 3 Detail Placement | Checksum: 26d3dcab6

Time (s): cpu = 00:02:21 ; elapsed = 00:01:03 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5359 ; free virtual = 85943

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f66b5b19

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.078 | TNS=-114.503 |
Phase 1 Physical Synthesis Initialization | Checksum: 16b9473f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5325 ; free virtual = 85907
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 254ba87ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5324 ; free virtual = 85905
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f66b5b19

Time (s): cpu = 00:02:39 ; elapsed = 00:01:09 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5326 ; free virtual = 85908

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.223. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1e61c5184

Time (s): cpu = 00:03:21 ; elapsed = 00:01:42 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5312 ; free virtual = 85895

Time (s): cpu = 00:03:21 ; elapsed = 00:01:42 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5313 ; free virtual = 85895
Phase 4.1 Post Commit Optimization | Checksum: 1e61c5184

Time (s): cpu = 00:03:22 ; elapsed = 00:01:42 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5313 ; free virtual = 85895

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e61c5184

Time (s): cpu = 00:03:22 ; elapsed = 00:01:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5315 ; free virtual = 85897

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e61c5184

Time (s): cpu = 00:03:22 ; elapsed = 00:01:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5314 ; free virtual = 85896
Phase 4.3 Placer Reporting | Checksum: 1e61c5184

Time (s): cpu = 00:03:23 ; elapsed = 00:01:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5314 ; free virtual = 85896

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5314 ; free virtual = 85896

Time (s): cpu = 00:03:23 ; elapsed = 00:01:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5314 ; free virtual = 85896
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1805869e6

Time (s): cpu = 00:03:23 ; elapsed = 00:01:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5314 ; free virtual = 85896
Ending Placer Task | Checksum: a3ecedf2

Time (s): cpu = 00:03:23 ; elapsed = 00:01:43 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5312 ; free virtual = 85894
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:26 ; elapsed = 00:01:45 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5407 ; free virtual = 85989
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5251 ; free virtual = 85942
INFO: [Common 17-1381] The checkpoint '/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5355 ; free virtual = 85970
INFO: [runtcl-4] Executing : report_io -file apex_control_mgt_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5344 ; free virtual = 85959
INFO: [runtcl-4] Executing : report_utilization -file apex_control_mgt_top_utilization_placed.rpt -pb apex_control_mgt_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file apex_control_mgt_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5352 ; free virtual = 85969
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 13.71s |  WALL: 3.87s
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5319 ; free virtual = 85936

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.245 |
Phase 1 Physical Synthesis Initialization | Checksum: ebbb7818

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5281 ; free virtual = 85898

Phase 2 SLR Crossing Optimization
Phase 2 SLR Crossing Optimization | Checksum: ebbb7818

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5277 ; free virtual = 85895
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.223 | TNS=-0.245 |

Phase 3 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 3 Fanout Optimization | Checksum: ebbb7818

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5278 ; free virtual = 85896

Phase 4 Single Cell Placement Optimization
INFO: [Physopt 32-660] Identified 166 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[8]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_aready0__2.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/storage_data1_reg[2].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg.  Did not re-place instance design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3].  Re-placed instance design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_1.  Did not re-place instance design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ENB_I.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram_i_1
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_2/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2].  Did not re-place instance design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/is_write_reg.  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2].  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1_n_1.  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3].  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0.  Did not re-place instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i_0.  Did not re-place instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_good_mmap_dbeat9_out__0.  Re-placed instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_3__1
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready.  Re-placed instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_aready0__0.  Re-placed instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc__0.  Did not re-place instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_3
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]_0.  Re-placed instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/s_axi_wready[0]_INST_0_i_2
INFO: [Physopt 32-662] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc.  Did not re-place instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[0].  Did not re-place instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_cmd_cmplt_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[1].  Did not re-place instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_last_err_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/in[2].  Did not re-place instance design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data2wsc_calc_err_reg
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1].  Did not re-place instance design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[0].  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0].  Re-placed instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]_0.  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_axi_wvalid[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__0_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/wdch_rd_en__0.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/gmux.gm[4].gms.ms_0.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/FSM_sequential_state_reg[1]_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[11].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[46]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3][3].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[3]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_3_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[2][1].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[3]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg_n_1_[3].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_5
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_reg.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/FSM_sequential_state[1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[8].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][1].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_1_[4].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_select_enc[1].  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/storage_data1_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][3].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0].  Did not re-place instance design_1_i/i2c/axi_iic_3/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_avalid_1.  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2_n_1.  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/m_axi_wvalid[0]_INST_0_i_2
INFO: [Physopt 32-663] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_1.  Re-placed instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1.  Re-placed instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.first_word_q_i_1
INFO: [Physopt 32-663] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_CURR_WORD.current_word_q_reg[2].  Re-placed instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I[7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2].  Did not re-place instance design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid.  Did not re-place instance design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_4.  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_3_n_1.  Re-placed instance design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/m_axi_sg_wvalid_INST_0_i_3
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[40].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[40]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[41].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[41]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[42].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[42]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[43].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[43]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[44].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[44]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[45].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[45]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[46].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[46]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/m_axi_wdata[47].  Did not re-place instance design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I_reg[47]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/FSM_sequential_state_reg[1]_0.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/FSM_sequential_state_reg[1].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[2]_i_2__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[10].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/D[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[0]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_3_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg_n_1_[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0].  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg.  Did not re-place instance design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_last_mmap_dbeat_reg_reg
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3][1].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[1]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1].  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3][2].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[2][0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg_n_1_[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[3]_0[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_second_len_r_reg[2]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_0.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[7]_i_1_n_1.  Re-placed instance design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[7]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awvalid_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_1.  Re-placed instance design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4[31]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/Q[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4_reg_n_1_[3].  Did not re-place instance design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4_reg_n_1_[5].  Did not re-place instance design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4_reg[5]
INFO: [Physopt 32-662] Processed net design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4_reg_n_1_[7].  Did not re-place instance design_1_i/axi_jtag_1/inst/u_axi4_lite_if/slv_reg4_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/Q[1].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r[7]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_4_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[8]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg_0.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_i_3
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/incr_next_pending.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/next_pending_r_i_1__2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/next_pending_r_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1_reg.  Did not re-place instance design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0].  Re-placed instance design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/axi_wready_int_mod_reg.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_1
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_6_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/s_axi_wready[0]_INST_0_i_6
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0
INFO: [Physopt 32-663] Processed net design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_3_n_1.  Re-placed instance design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[31]_i_3
INFO: [Physopt 32-663] Processed net design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[15]_i_1_n_1.  Re-placed instance design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4[15]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_awready.  Did not re-place instance design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awready_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg_n_1_[10].  Did not re-place instance design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[10]
INFO: [Physopt 32-662] Processed net design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg_n_1_[11].  Did not re-place instance design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg4_reg[11]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_valid_i_reg.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/FSM_onehot_state[3]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[1]_i_1_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[1]_i_1
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[1]_i_3_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg_n_1_[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in8_in.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_avalid.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_9_in.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[13].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[45]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/FSM_sequential_state_reg[1]_0.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[3][2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r[2]_i_1__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_3_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[1]_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_second_len_r_reg[2][0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/wrap_cnt_r[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg_n_1_[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_axi_wvalid.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_valid_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg_n_1.  Did not re-place instance design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write_reg
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4_n_1.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_4
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_0.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_valid_i_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_2__0
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/a_full0__0.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/m_valid_i_i_3
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/ram_empty_fb_i_reg.  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/ram_empty_fb_i_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_5
INFO: [Physopt 32-663] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/Q[11].  Re-placed instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/s_axburst_eq1_reg.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/FSM_sequential_state[1]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_1_[7].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[2]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
INFO: [Physopt 32-662] Processed net design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2.  Did not re-place instance design_1_i/i2c/axi_iic_4/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2_reg
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[3].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__0_n_1.  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__0
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/m_payload_i_reg[3][1].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg_n_1_[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
INFO: [Physopt 32-662] Processed net design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7].  Did not re-place instance design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
INFO: [Physopt 32-662] Processed net design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_select_enc.  Did not re-place instance design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/storage_data1_reg[0]
INFO: [Physopt 32-661] Optimized 47 nets.  Re-placed 47 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 47 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 47 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.257 | TNS=0.000 |
Netlist sorting complete. Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5273 ; free virtual = 85891
Phase 4 Single Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5273 ; free virtual = 85891

Phase 5 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 5 Multi Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5274 ; free virtual = 85892

Phase 6 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 6 Rewire | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5274 ; free virtual = 85892

Phase 7 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 7 Critical Cell Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5274 ; free virtual = 85892

Phase 8 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 8 Fanout Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85892

Phase 9 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85892
Phase 9 Single Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85892

Phase 10 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 10 Multi Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 11 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 11 Rewire | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 12 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 12 Critical Cell Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 13 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 13 SLR Crossing Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 14 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 14 Fanout Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 15 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893
Phase 15 Single Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 16 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 16 Multi Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 17 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 17 Rewire | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 18 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 18 Critical Cell Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 19 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 19 DSP Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 20 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 20 BRAM Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 21 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 21 URAM Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 22 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 22 Shift Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 23 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 23 DSP Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 24 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 24 BRAM Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 25 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 25 URAM Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 26 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 26 Shift Register Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 27 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 27 Critical Pin Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 28 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 28 Very High Fanout Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 29 Single Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Single Cell Placement Optimization was not performed.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893
Phase 29 Single Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 30 Multi Cell Placement Optimization
INFO: [Physopt 32-670] No setup violation found.  Multi Cell Placement Optimization was not performed.
Phase 30 Multi Cell Placement Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 31 SLR Crossing Optimization
INFO: [Physopt 32-670] No setup violation found.  SLR Crossing Optimization was not performed.
Phase 31 SLR Crossing Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 32 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.257 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.257 | TNS=0.000 |
Phase 32 Critical Path Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893

Phase 33 BRAM Enable Optimization
Phase 33 BRAM Enable Optimization | Checksum: a32dd178

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5275 ; free virtual = 85893
INFO: [Physopt 32-960] Skip hold-fix as initial WHS does not violate hold threshold 250 ps
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5276 ; free virtual = 85894
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.257 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization            |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Single Cell Placement   |          0.480  |          0.245  |            0  |              0  |                    47  |           0  |           1  |  00:00:02  |
|  Multi Cell Placement    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire                  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  SLR Crossing            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin            |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path           |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                   |          0.480  |          0.245  |            0  |              0  |                    47  |           0  |           6  |  00:00:03  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5315 ; free virtual = 85933
Ending Physical Synthesis Task | Checksum: 1739f5b49

Time (s): cpu = 00:00:34 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5306 ; free virtual = 85923
INFO: [Common 17-83] Releasing license: Implementation
319 Infos, 10 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:12 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5344 ; free virtual = 85962
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5136 ; free virtual = 85863
INFO: [Common 17-1381] The checkpoint '/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5228 ; free virtual = 85881
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal scf_tdi_0 has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal scf_tdi_1 has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal scf_tms_0 has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
WARNING: [DRC PLIO-8] Placement Constraints Check for IO constraints: Terminal scf_tms_1 has IOB constraint set to TRUE, but it is either not connected to a FLOP element or the connected FLOP element could not be brought into the I/O.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7696490c ConstDB: 0 ShapeSum: 8e45eb6d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1093c03d6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5104 ; free virtual = 85757
Post Restoration Checksum: NetGraph: 51426031 NumContArr: b7f9a3a5 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1093c03d6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5120 ; free virtual = 85774

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1093c03d6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5080 ; free virtual = 85734

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1093c03d6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5080 ; free virtual = 85734
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14e9087df

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5048 ; free virtual = 85702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=-0.835 | THS=-1457.832|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a52491d8

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5040 ; free virtual = 85694
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 19a6c41a1

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5035 ; free virtual = 85690
Phase 2 Router Initialization | Checksum: d88e0517

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5035 ; free virtual = 85690

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0123949 %
  Global Horizontal Routing Utilization  = 0.00799447 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 75223
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 75219
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 6


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d88e0517

Time (s): cpu = 00:00:53 ; elapsed = 00:00:21 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5031 ; free virtual = 85686
Phase 3 Initial Routing | Checksum: 1f709c8af

Time (s): cpu = 00:01:07 ; elapsed = 00:00:24 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5027 ; free virtual = 85682

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8771
 Number of Nodes with overlaps = 1116
 Number of Nodes with overlaps = 383
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.148 | TNS=-1.153 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17bd06791

Time (s): cpu = 00:01:55 ; elapsed = 00:00:54 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5019 ; free virtual = 85674

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.130  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2c41dafc3

Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5027 ; free virtual = 85682
Phase 4 Rip-up And Reroute | Checksum: 2c41dafc3

Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5027 ; free virtual = 85682

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 2da21ff78

Time (s): cpu = 00:02:08 ; elapsed = 00:01:01 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5028 ; free virtual = 85684
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.280  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 25f2185bc

Time (s): cpu = 00:02:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5029 ; free virtual = 85684
Phase 5.1 TNS Cleanup | Checksum: 25f2185bc

Time (s): cpu = 00:02:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5029 ; free virtual = 85684

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 25f2185bc

Time (s): cpu = 00:02:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5029 ; free virtual = 85685
Phase 5 Delay and Skew Optimization | Checksum: 25f2185bc

Time (s): cpu = 00:02:08 ; elapsed = 00:01:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5029 ; free virtual = 85685

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2c601b47d

Time (s): cpu = 00:02:14 ; elapsed = 00:01:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5032 ; free virtual = 85687
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.280  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20acfafdc

Time (s): cpu = 00:02:14 ; elapsed = 00:01:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5032 ; free virtual = 85687
Phase 6 Post Hold Fix | Checksum: 20acfafdc

Time (s): cpu = 00:02:14 ; elapsed = 00:01:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5032 ; free virtual = 85687

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 22.1448 %
  Global Horizontal Routing Utilization  = 25.737 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef3e55c4

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5032 ; free virtual = 85687

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ef3e55c4

Time (s): cpu = 00:02:15 ; elapsed = 00:01:04 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5030 ; free virtual = 85685

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin c2c_mgt/c2c_mgt_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK1 to physical pin GTPE2_COMMON_X0Y0/GTREFCLK0
Phase 9 Depositing Routes | Checksum: 1511a3582

Time (s): cpu = 00:02:18 ; elapsed = 00:01:07 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5027 ; free virtual = 85683

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.281  | TNS=0.000  | WHS=0.008  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 1b4e26018

Time (s): cpu = 00:02:33 ; elapsed = 00:01:11 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 4968 ; free virtual = 85623
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:33 ; elapsed = 00:01:11 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5120 ; free virtual = 85775

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
338 Infos, 14 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:49 ; elapsed = 00:01:16 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5120 ; free virtual = 85775
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 4937 ; free virtual = 85727
INFO: [Common 17-1381] The checkpoint '/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5053 ; free virtual = 85748
INFO: [runtcl-4] Executing : report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
Command: report_drc -file apex_control_mgt_top_drc_routed.rpt -pb apex_control_mgt_top_drc_routed.pb -rpx apex_control_mgt_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5056 ; free virtual = 85751
INFO: [runtcl-4] Executing : report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
Command: report_methodology -file apex_control_mgt_top_methodology_drc_routed.rpt -pb apex_control_mgt_top_methodology_drc_routed.pb -rpx apex_control_mgt_top_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 5057 ; free virtual = 85753
INFO: [runtcl-4] Executing : report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
Command: report_power -file apex_control_mgt_top_power_routed.rpt -pb apex_control_mgt_top_power_summary_routed.pb -rpx apex_control_mgt_top_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.gen/sources_1/bd/design_1/ip/design_1_axi_ethernet_0_0_1/bd_0/ip/ip_1/synth/bd_929b_mac_0_clocks.xdc:29]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
352 Infos, 15 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 4989 ; free virtual = 85700
INFO: [runtcl-4] Executing : report_route_status -file apex_control_mgt_top_route_status.rpt -pb apex_control_mgt_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file apex_control_mgt_top_timing_summary_routed.rpt -pb apex_control_mgt_top_timing_summary_routed.pb -rpx apex_control_mgt_top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file apex_control_mgt_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file apex_control_mgt_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file apex_control_mgt_top_bus_skew_routed.rpt -pb apex_control_mgt_top_bus_skew_routed.pb -rpx apex_control_mgt_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 4751 ; free virtual = 85603
INFO: [Common 17-1381] The checkpoint '/home/greshilov/vivado/JTAG_DMA/control/apex_control_mgt/apex_control_mgt.runs/impl_3p125_AXI0/apex_control_mgt_top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 4222.750 ; gain = 0.000 ; free physical = 4890 ; free virtual = 85647
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file apex_control_mgt_top_timing_summary_postroute_physopted.rpt -pb apex_control_mgt_top_timing_summary_postroute_physopted.pb -rpx apex_control_mgt_top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file apex_control_mgt_top_bus_skew_postroute_physopted.rpt -pb apex_control_mgt_top_bus_skew_postroute_physopted.pb -rpx apex_control_mgt_top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 11:01:34 2022...

*** Running vivado
    with args -log apex_control_mgt_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source apex_control_mgt_top.tcl -notrace


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source apex_control_mgt_top.tcl -notrace
Command: open_checkpoint apex_control_mgt_top_postroute_physopt.dcp

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2557.113 ; gain = 5.938 ; free physical = 4750 ; free virtual = 85517
INFO: [Device 21-403] Loading part xc7z015clg485-1
Netlist sorting complete. Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2559.262 ; gain = 0.000 ; free physical = 5056 ; free virtual = 85823
INFO: [Netlist 29-17] Analyzing 2919 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3139.352 ; gain = 93.000 ; free physical = 4244 ; free virtual = 85012
Restored from archive | CPU: 2.320000 secs | Memory: 84.857315 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3139.352 ; gain = 93.000 ; free physical = 4244 ; free virtual = 85012
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3139.352 ; gain = 0.000 ; free physical = 4255 ; free virtual = 85023
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1012 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 604 instances
  IOBUF => IOBUF (IBUF, OBUFT): 15 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 167 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 22 instances
  RAM64M => RAM64M (RAMD64E(x4)): 24 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 160 instances
  SRLC32E => SRL16E: 20 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3143.352 ; gain = 595.145 ; free physical = 4255 ; free virtual = 85023
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0_dma>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
00INFO: [Memdata 28-208] The XPM instance: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst> is part of IP: <design_1_i/eth1/axi_ethernet_0/inst/eth_buf>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axis_data_fifo_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_w_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
0INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_chip2chip_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force apex_control_mgt_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
write_bitstream failed
ERROR: [Common 17-69] Command failed: This design contains one or more cells for which bitstream generation is not permitted:
design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core (<encrypted cellview>)
If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 11:06:11 2022...
