#pragma once

#include <AK/Endian.h>
#include <AK/Types.h>

namespace Kernel::SD {

// SD Host Controller Simplified Specification Version 3.00
// NOTE: The registers must be 32 bits, because of a quirk in the RPI.
struct SDRegisters {
    u32 argument_2;
    u32 block_size_and_block_count;
    u32 argument_1;
    u32 transfer_mode_and_command;
    u32 response_0;
    u32 response_1;
    u32 response_2;
    u32 response_3;
    u32 buffer_data_port;
    u32 present_state;
    u32 host_configuration_0;
    u32 host_configuration_1;
    u32 interrupt_status;
    u32 interrupt_status_enable;
    u32 interrupt_signal_enable;
    u32 host_configuration_2;
    u32 capabilities_0;
    u32 capabilities_1;
    u32 maximum_current_capabilities;
    u32 maximum_current_capabilities_reserved;
    u32 force_event_for_auto_cmd_error_status;
    u32 adma_error_status;
    u32 adma_system_address[2];
    u32 preset_value[4];
    u32 reserved_0[28];
    u32 shared_bus_control;
    u32 reserved_1[6];
    u32 slot_interrupt_status_and_version;
} __attribute__((packed));

struct OperatingConditionRegister {
    u32 : 15;
    u32 vdd_voltage_window_27_28 : 1;
    u32 vdd_voltage_window_28_29 : 1;
    u32 vdd_voltage_window_29_30 : 1;
    u32 vdd_voltage_window_30_31 : 1;
    u32 vdd_voltage_window_31_32 : 1;
    u32 vdd_voltage_window_32_33 : 1;
    u32 vdd_voltage_window_33_34 : 1;
    u32 vdd_voltage_window_34_35 : 1;
    u32 vdd_voltage_window_35_36 : 1;
    u32 switching_to_18v_accepted : 1;
    u32 : 2;
    u32 over_2tb_support_status : 1;
    u32 : 1;
    u32 uhs2_card_status : 1;
    u32 card_capacity_status : 1;
    u32 card_power_up_status : 1;

    static OperatingConditionRegister from_acmd41_response(u32 value) {
        union {
            u32 x;
            struct OperatingConditionRegister ocr;
        } u;
        u.x = value;
        return u.ocr;
    }
} __attribute__((packed));
static_assert(sizeof(OperatingConditionRegister) == sizeof(u32));

// CID response: "20 bits of the response data (R[127:8]) stored
// in the Response register at REP[119:0]"
struct CardIdentificationRegister {
    u32 manufacturing_date : 12;
    u32 : 4;
    u32 product_serial_number : 32;
    u32 product_revision : 8;
    u64 product_name : 40;
    u32 oem_id : 16;
    u32 manufacturer_id : 8;

    static struct CardIdentificationRegister
    from_cid_response(const u32 response[4]) {
        union {
            u32 x[4];
            struct CardIdentificationRegister cid;
        } u;
        u.x[0] = response[0];
        u.x[1] = response[1];
        u.x[2] = response[2];
        u.x[3] = response[3];
        return u.cid;
    }
} __attribute__((packed));
static_assert(sizeof(CardIdentificationRegister) * 8 == 120);

struct SDConfigurationRegister {
    u32 scr_structure : 4;
    u32 sd_specification : 4;
    u32 data_status_after_erase : 1;
    u32 sd_security : 3;
    u32 sd_bus_widths : 4;
    u32 sd_specification3 : 1;
    u32 extended_security : 4;
    u32 sd_specification4 : 1;
    u32 sd_specification_x : 4;
    u32 : 1;
    u32 command_support : 5;
    u32 : 32;

    static struct SDConfigurationRegister from_u64(u64 x) {
        union {
            u64 x;
            struct SDConfigurationRegister scr;
        } u;
        u.x = x;
        return u.scr;
    }
} __attribute__((packed));
static_assert(sizeof(SDConfigurationRegister) == sizeof(u64));

// PLSS: 5.3 CSD Register (CSD Version 1.0)
// CSD response: "20 bits of the response data (R[127:8]) stored
// in the Response register at REP[119:0]"
struct CardSpecificDataRegister {
    u32 : 1;
    u32 write_protection_until_power_cycle : 1;
    u32 file_format : 2;
    u32 temporary_write_protection : 1;
    u32 permanent_write_protection : 1;
    u32 copy_flag : 1;
    u32 file_format_group : 1;
    u32 : 5;
    u32 partial_blocks_for_write_allowed : 1;
    u32 max_write_data_block_length : 4;
    u32 write_speed_factor : 3;
    u32 : 2;
    u32 write_protect_group_enable : 1;
    u32 write_protect_group_size : 7;
    u32 erase_sector_size : 7;
    u32 erase_single_block_enable : 1;
    u32 device_size_multiplier : 3;
    u32 max_write_current_at_vdd_max : 3;
    u32 max_write_current_at_vdd_min : 3;
    u32 max_read_current_at_vdd_max : 3;
    u32 max_read_current_at_vdd_min : 3;
    u32 device_size : 12;
    u32 : 2;
    u32 dsr_implemented : 1;
    u32 read_block_misalignment : 1;
    u32 write_block_misalignment : 1;
    u32 partial_blocks_for_read_allowed : 1;
    u32 max_read_data_block_length : 4;
    u32 card_command_classes : 12;
    u32 max_data_transfer_rate : 8;
    u32 data_read_access_time2 : 8;
    u32 data_read_access_time1 : 8;
    u32 : 6;
    u32 csd_structure : 2;

    static struct CardSpecificDataRegister
    from_csd_response(const u32 response[4]) {
        union {
            u32 x[4];
            struct CardSpecificDataRegister csd;
        } u;
        u.x[0] = response[0];
        u.x[1] = response[1];
        u.x[2] = response[2];
        u.x[3] = response[3];
        return u.csd;
    }
} __attribute__((packed));
static_assert(sizeof(CardSpecificDataRegister) * 8 == 120);

} // namespace Kernel::SD
