\BOOKMARK [0][-]{titulo.0}{P\341gina de T\355tulo}{}% 1
\BOOKMARK [0][-]{chapter*.1}{Resumen}{}% 2
\BOOKMARK [0][-]{chapter*.2}{Abstract}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introducci\363n}{}% 4
\BOOKMARK [1][-]{section.1.1}{Introducci\363n}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.2}{Motivaci\363n}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.3}{Planteamiento del problema}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.4}{Objetivo}{chapter.1}% 8
\BOOKMARK [1][-]{section.1.5}{Estructura del documento***}{chapter.1}% 9
\BOOKMARK [0][-]{chapter.2}{Introducci\363n al procesador}{}% 10
\BOOKMARK [1][-]{section.2.1}{Procesador}{chapter.2}% 11
\BOOKMARK [2][-]{subsection.2.1.1}{Arquitectura}{section.2.1}% 12
\BOOKMARK [2][-]{subsection.2.1.2}{Repertorio de instrucciones}{section.2.1}% 13
\BOOKMARK [2][-]{subsection.2.1.3}{Memoria}{section.2.1}% 14
\BOOKMARK [2][-]{subsection.2.1.4}{Segmentaci\363n}{section.2.1}% 15
\BOOKMARK [1][-]{section.2.2}{ARM}{chapter.2}% 16
\BOOKMARK [2][-]{subsection.2.2.1}{Arquitectura ARM}{section.2.2}% 17
\BOOKMARK [2][-]{subsection.2.2.2}{Repertorio de instrucciones ARM}{section.2.2}% 18
\BOOKMARK [2][-]{subsection.2.2.3}{Segmentaci\363n ARM}{section.2.2}% 19
\BOOKMARK [2][-]{subsection.2.2.4}{Memoria ARM}{section.2.2}% 20
\BOOKMARK [1][-]{section.2.3}{Field-Programmable Gate Arrays \(FPGA\)}{chapter.2}% 21
\BOOKMARK [2][-]{subsection.2.3.1}{Nexys 4}{section.2.3}% 22
\BOOKMARK [0][-]{chapter.3}{Instroducci\363n a los fallos y su tolerancia}{}% 23
\BOOKMARK [1][-]{section.3.1}{Introducci\363n a los fallos}{chapter.3}% 24
\BOOKMARK [2][-]{subsection.3.1.1}{Causas}{section.3.1}% 25
\BOOKMARK [2][-]{subsection.3.1.2}{Tipos de fallos}{section.3.1}% 26
\BOOKMARK [1][-]{section.3.2}{Tolerancia a Fallos}{chapter.3}% 27
\BOOKMARK [2][-]{subsection.3.2.1}{Redundancia en la informaci\363n}{section.3.2}% 28
\BOOKMARK [2][-]{subsection.3.2.2}{Redundancia en el tiempo}{section.3.2}% 29
\BOOKMARK [2][-]{subsection.3.2.3}{Redundancia en el hardware}{section.3.2}% 30
\BOOKMARK [1][-]{section.3.3}{Tolerancia en microprocesadores}{chapter.3}% 31
\BOOKMARK [0][-]{chapter.4}{Procesador}{}% 32
\BOOKMARK [1][-]{section.4.1}{Introducci\363n}{chapter.4}% 33
\BOOKMARK [1][-]{section.4.2}{Arquitectura del procesador}{chapter.4}% 34
\BOOKMARK [2][-]{subsection.4.2.1}{Estructura}{section.4.2}% 35
\BOOKMARK [2][-]{subsection.4.2.2}{Repertorio de instrucciones}{section.4.2}% 36
\BOOKMARK [2][-]{subsection.4.2.3}{Segmentaci\363n}{section.4.2}% 37
\BOOKMARK [2][-]{subsection.4.2.4}{Memoria}{section.4.2}% 38
\BOOKMARK [1][-]{section.4.3}{Implementaci\363n}{chapter.4}% 39
\BOOKMARK [2][-]{subsection.4.3.1}{Banco de registros}{section.4.3}% 40
\BOOKMARK [2][-]{subsection.4.3.2}{Contador de programa}{section.4.3}% 41
\BOOKMARK [2][-]{subsection.4.3.3}{Unidad Aritm\351tico-L\363gica \(ALU\)}{section.4.3}% 42
\BOOKMARK [2][-]{subsection.4.3.4}{Control principal}{section.4.3}% 43
\BOOKMARK [2][-]{subsection.4.3.5}{Registros de control}{section.4.3}% 44
\BOOKMARK [2][-]{subsection.4.3.6}{Memoria de instrucciones}{section.4.3}% 45
\BOOKMARK [2][-]{subsection.4.3.7}{Memoria de datos}{section.4.3}% 46
\BOOKMARK [1][-]{section.4.4}{Formato de instrucciones}{chapter.4}% 47
\BOOKMARK [2][-]{subsection.4.4.1}{Accesos a Memoria}{section.4.4}% 48
\BOOKMARK [2][-]{subsection.4.4.2}{Procesamiento de datos}{section.4.4}% 49
\BOOKMARK [2][-]{subsection.4.4.3}{Operaciones de control}{section.4.4}% 50
\BOOKMARK [0][-]{chapter.5}{Aplicando tolerancia a fallos}{}% 51
\BOOKMARK [1][-]{section.5.1}{Introducci\363n}{chapter.5}% 52
\BOOKMARK [1][-]{section.5.2}{Redundancia modular}{chapter.5}% 53
\BOOKMARK [1][-]{section.5.3}{El Votador}{chapter.5}% 54
\BOOKMARK [2][-]{subsection.5.3.1}{Implementaci\363n}{section.5.3}% 55
\BOOKMARK [1][-]{section.5.4}{Aplicaci\363n}{chapter.5}% 56
\BOOKMARK [0][-]{chapter.6}{Resultados}{}% 57
\BOOKMARK [1][-]{section.6.1}{Introducci\363n}{chapter.6}% 58
\BOOKMARK [1][-]{section.6.2}{Procesador pre-TMR}{chapter.6}% 59
\BOOKMARK [2][-]{subsection.6.2.1}{\301rea}{section.6.2}% 60
\BOOKMARK [2][-]{subsection.6.2.2}{Tiempos}{section.6.2}% 61
\BOOKMARK [2][-]{subsection.6.2.3}{Simulaciones}{section.6.2}% 62
\BOOKMARK [1][-]{section.6.3}{Procesador post-TMR}{chapter.6}% 63
\BOOKMARK [2][-]{subsection.6.3.1}{\301rea}{section.6.3}% 64
\BOOKMARK [2][-]{subsection.6.3.2}{Tiempos}{section.6.3}% 65
\BOOKMARK [2][-]{subsection.6.3.3}{Simulaciones}{section.6.3}% 66
\BOOKMARK [0][-]{chapter.7}{An\341lisis de los resultados}{}% 67
\BOOKMARK [1][-]{section.7.1}{Introducci\363n}{chapter.7}% 68
\BOOKMARK [0][-]{chapter.8}{Conclusiones}{}% 69
\BOOKMARK [0][-]{fin.0}{Fin}{}% 70
