
*** Running vivado
    with args -log ELE_432_Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ELE_432_Top_Module.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source ELE_432_Top_Module.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 496.953 ; gain = 220.383
Command: read_checkpoint -auto_incremental -incremental C:/Users/samil/fpga_proect/fpga_proect.srcs/utils_1/imports/synth_1/ELE_432_Top_Module.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/samil/fpga_proect/fpga_proect.srcs/utils_1/imports/synth_1/ELE_432_Top_Module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top ELE_432_Top_Module -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1353.234 ; gain = 438.984
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ELE_432_Top_Module' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:1]
INFO: [Synth 8-6157] synthesizing module 'Divided_Clock' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/div_clk.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Divided_Clock' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/div_clk.v:1]
INFO: [Synth 8-6157] synthesizing module 'pdm_microphone' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pdm_clk_gen' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_clok_gen.sv:23]
	Parameter INPUT_FREQ bound to: 25000000 - type: integer 
	Parameter OUTPUT_FREQ bound to: 2400000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pdm_clk_gen' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_clok_gen.sv:23]
INFO: [Synth 8-6157] synthesizing module 'cic_compiler_0' [C:/Users/samil/fpga_proect/fpga_proect.runs/synth_1/.Xil/Vivado-13584-DESKTOP-N21QB96/realtime/cic_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cic_compiler_0' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.runs/synth_1/.Xil/Vivado-13584-DESKTOP-N21QB96/realtime/cic_compiler_0_stub.v:6]
WARNING: [Synth 8-689] width (10) of port connection 'm_axis_data_tdata' does not match port width (16) of module 'cic_compiler_0' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:86]
INFO: [Synth 8-6155] done synthesizing module 'pdm_microphone' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/pdm_microphone.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Inverter' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/inverter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Inverter' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/inverter.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGA_Controller' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:1]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'font_1.mem'; please make sure the file is added to project and has read permission, ignoring [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:120]
INFO: [Synth 8-6157] synthesizing module 'horizantal_counter' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/horizantal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'horizantal_counter' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/horizantal.v:1]
INFO: [Synth 8-6157] synthesizing module 'vertical_counter' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vertical.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vertical_counter' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vertical.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:267]
INFO: [Synth 8-6155] done synthesizing module 'VGA_Controller' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:1]
INFO: [Synth 8-6157] synthesizing module 'input_converter' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:23]
WARNING: [Synth 8-324] index 256 out of range [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:79]
INFO: [Synth 8-6155] done synthesizing module 'input_converter' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:23]
INFO: [Synth 8-6157] synthesizing module 'FFT_Module' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:1]
INFO: [Synth 8-6157] synthesizing module 'Twiddle' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/rom.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Twiddle' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/rom.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:245]
INFO: [Synth 8-6155] done synthesizing module 'FFT_Module' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ELE_432_Top_Module' (0#1) [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:1]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
WARNING: [Synth 8-3848] Net font in module/entity VGA_Controller does not have driver. [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/vga.v:112]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/input.v:60]
WARNING: [Synth 8-6014] Unused sequential element index0_MultiplyReg_reg was removed.  [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:187]
WARNING: [Synth 8-6014] Unused sequential element index0_regN_reg was removed.  [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:188]
WARNING: [Synth 8-6014] Unused sequential element first_ok_reg was removed.  [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:189]
WARNING: [Synth 8-6014] Unused sequential element second_first_reg was removed.  [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:189]
WARNING: [Synth 8-6014] Unused sequential element ready_reg was removed.  [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:191]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'Mic'. This will prevent further optimization [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:67]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'FFT'. This will prevent further optimization [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:214]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'VGA'. This will prevent further optimization [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:153]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ic'. This will prevent further optimization [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/Top_Module.v:186]
WARNING: [Synth 8-7129] Port rst in module Divided_Clock is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1898.641 ; gain = 984.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1898.641 ; gain = 984.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1898.641 ; gain = 984.391
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.873 . Memory (MB): peak = 1898.641 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/samil/fpga_proect/fpga_proect.gen/sources_1/ip/cic_compiler_0/cic_compiler_0/cic_compiler_0_in_context.xdc] for cell 'Mic/cic_compiler'
Finished Parsing XDC File [c:/Users/samil/fpga_proect/fpga_proect.gen/sources_1/ip/cic_compiler_0/cic_compiler_0/cic_compiler_0_in_context.xdc] for cell 'Mic/cic_compiler'
Parsing XDC File [C:/Users/samil/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]
Finished Parsing XDC File [C:/Users/samil/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/samil/fpga_proect/fpga_proect.srcs/constrs_1/new/fft_mic.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ELE_432_Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ELE_432_Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2041.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.202 . Memory (MB): peak = 2041.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 2041.715 ; gain = 1127.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:09 . Memory (MB): peak = 2041.715 ; gain = 1127.465
---------------------------------------------------------------------------------
got a mismatch Inverter
Is not a child genome
got a mismatch FFT_Module
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2041.715 ; gain = 1127.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:01:10 ; elapsed = 00:01:20 . Memory (MB): peak = 2041.715 ; gain = 1127.465
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'FFT_Module'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                             0000
                    load |                              001 |                             0001
            first_dragon |                              010 |                             0010
           second_dragon |                              011 |                             0100
            third_dragon |                              100 |                             0110
                  fourth |                              101 |                             1000
                  finish |                              110 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'FFT_Module'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:00 ; elapsed = 00:02:11 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   5 Input   14 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 256   
	   4 Input   13 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 10    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 12    
	               13 Bit    Registers := 776   
	               10 Bit    Registers := 258   
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                7 Bit    Registers := 256   
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 256   
	   7 Input   13 Bit        Muxes := 512   
	   2 Input   13 Bit        Muxes := 512   
	   2 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 15    
	   7 Input    8 Bit        Muxes := 10    
	   2 Input    7 Bit        Muxes := 256   
	   2 Input    4 Bit        Muxes := 520   
	 129 Input    4 Bit        Muxes := 4     
	   7 Input    4 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 536   
	 129 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 271   
	   4 Input    1 Bit        Muxes := 256   
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design VGA_Controller__GB1 has port v_counter[15] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__GB1 has port v_counter[14] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__GB1 has port v_counter[13] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__GB1 has port v_counter[12] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__GB1 has port v_counter[11] driven by constant 0
WARNING: [Synth 8-3917] design VGA_Controller__GB1 has port v_counter[10] driven by constant 0
INFO: [Synth 8-3886] merging instance 'stage_reg[3]' (FDRE) to 'stage_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage_reg[0] )
INFO: [Synth 8-3886] merging instance 'index2_MultiplyReg_reg[0]' (FDRE) to 'index1_MultiplyReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'index2_MultiplyReg_reg[1]' (FDRE) to 'index1_MultiplyReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'index2_MultiplyReg_reg[2]' (FDRE) to 'index1_MultiplyReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'index2_MultiplyReg_reg[3]' (FDRE) to 'index1_MultiplyReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'index2_MultiplyReg_reg[4]' (FDRE) to 'index1_MultiplyReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'index2_MultiplyReg_reg[5]' (FDRE) to 'index1_MultiplyReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[0]' (FDRE) to 'index3_MultiplyReg_reg[0]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[1]' (FDRE) to 'index3_MultiplyReg_reg[1]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[2]' (FDRE) to 'index3_MultiplyReg_reg[2]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[3]' (FDRE) to 'index3_MultiplyReg_reg[3]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[4]' (FDRE) to 'index3_MultiplyReg_reg[4]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[5]' (FDRE) to 'index3_MultiplyReg_reg[5]'
INFO: [Synth 8-3886] merging instance 'index1_MultiplyReg_reg[6]' (FDRE) to 'index3_MultiplyReg_reg[6]'
INFO: [Synth 8-3886] merging instance 'add_to_reg[7]' (FDRE) to 'add_to_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_to_reg[1]' (FDRE) to 'add_to_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_to_reg[3]' (FDRE) to 'add_to_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_to_reg[5] )
INFO: [Synth 8-4471] merging register 'Temp_Real4_reg[13:0]' into 'Temp_Real4_reg[13:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:106]
INFO: [Synth 8-4471] merging register 'Temp_Imag4_reg[13:0]' into 'Temp_Imag4_reg[13:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:106]
INFO: [Synth 8-4471] merging register 'Temp_Real3_reg[13:0]' into 'Temp_Real3_reg[13:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:103]
INFO: [Synth 8-4471] merging register 'Temp_Imag3_reg[13:0]' into 'Temp_Imag3_reg[13:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:103]
INFO: [Synth 8-4471] merging register 'Temp_Real2_reg[13:0]' into 'Temp_Real2_reg[13:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:100]
INFO: [Synth 8-4471] merging register 'Temp_Imag2_reg[13:0]' into 'Temp_Imag2_reg[13:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:100]
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register Temp_Real4_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A2*B.
DSP Report: register Temp_Imag4_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register Temp_Real3_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A2*B.
DSP Report: register Temp_Imag3_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register Temp_Real2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A2*B.
DSP Report: register Temp_Imag2_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register Temp_Real4_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A2*B.
DSP Report: register Temp_Imag4_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register Temp_Real3_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A2*B.
DSP Report: register Temp_Imag3_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A2*B.
DSP Report: register Temp_Real2_reg is absorbed into DSP p_0_out.
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C-A2*B.
DSP Report: register Temp_Imag2_reg is absorbed into DSP p_1_out.
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-4471] merging register 'offset_reg[7:0]' into 'offset_reg[7:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:43]
INFO: [Synth 8-4471] merging register 'counter_reg[7:0]' into 'counter_reg[7:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:43]
INFO: [Synth 8-4471] merging register 'add_to_reg[7:0]' into 'add_to_reg[7:0]' [C:/Users/samil/fpga_proect/fpga_proect.srcs/sources_1/imports/new/fft.v:44]
INFO: [Synth 8-3886] merging instance 'add_to_reg[7]' (FDRE) to 'add_to_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_to_reg[1]' (FDRE) to 'add_to_reg[5]'
INFO: [Synth 8-3886] merging instance 'add_to_reg[3]' (FDRE) to 'add_to_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\add_to_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:35 ; elapsed = 00:04:05 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
 Sort Area is FFT_Module__GB3 p_1_out_9 : 0 0 : 1368 1368 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_1_out_c : 0 0 : 1368 1368 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_1_out_e : 0 0 : 1368 1368 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_1_out_2 : 0 0 : 1277 1277 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_1_out_5 : 0 0 : 1277 1277 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_1_out_7 : 0 0 : 1277 1277 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_0_out_0 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_0_out_4 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_0_out_6 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_0_out_8 : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_0_out_b : 0 0 : 1209 1209 : Used 1 time 0
 Sort Area is FFT_Module__GB3 p_0_out_d : 0 0 : 1209 1209 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|Twiddle     | Exponent_real | 256x12        | LUT            | 
|Twiddle     | Exponent_Imag | 256x11        | LUT            | 
|Twiddle     | Exponent_real | 256x12        | LUT            | 
|Twiddle     | Exponent_Imag | 256x11        | LUT            | 
|Twiddle     | Exponent_real | 256x12        | LUT            | 
|Twiddle     | Exponent_Imag | 256x11        | LUT            | 
+------------+---------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_Module  | A2*B        | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A2*B      | 14     | 12     | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A2*B        | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A2*B      | 14     | 12     | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A2*B        | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A2*B      | 14     | 12     | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A2*B        | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-A2*B      | 14     | 12     | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A2*B        | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-A2*B      | 14     | 12     | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A2*B        | 14     | 12     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-A2*B      | 14     | 12     | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:51 ; elapsed = 00:04:21 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:55 ; elapsed = 00:04:25 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:18 ; elapsed = 00:05:01 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:35 ; elapsed = 00:05:18 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:35 ; elapsed = 00:05:19 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:37 ; elapsed = 00:05:20 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:05:20 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:48 ; elapsed = 00:05:32 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:49 ; elapsed = 00:05:32 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C+A'*B      | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|FFT_Module  | A'*B        | 30     | 18     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|FFT_Module  | C-(A'*B)    | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |cic_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |cic_compiler |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |  1583|
|4     |DSP48E1      |    12|
|6     |LUT1         |  3600|
|7     |LUT2         |   864|
|8     |LUT3         |   595|
|9     |LUT4         |  5409|
|10    |LUT5         |  8107|
|11    |LUT6         | 27169|
|12    |MUXF7        |  3837|
|13    |MUXF8        |  1784|
|14    |FDRE         | 14828|
|15    |IBUF         |     3|
|16    |OBUF         |    16|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:49 ; elapsed = 00:05:32 . Memory (MB): peak = 2267.004 ; gain = 1352.754
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:00 ; elapsed = 00:05:21 . Memory (MB): peak = 2267.004 ; gain = 1209.680
Synthesis Optimization Complete : Time (s): cpu = 00:04:49 ; elapsed = 00:05:37 . Memory (MB): peak = 2267.004 ; gain = 1352.754
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.971 . Memory (MB): peak = 2267.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7216 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2267.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 9b0d43ea
INFO: [Common 17-83] Releasing license: Synthesis
84 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:08 ; elapsed = 00:05:57 . Memory (MB): peak = 2267.004 ; gain = 1758.027
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2267.004 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/samil/fpga_proect/fpga_proect.runs/synth_1/ELE_432_Top_Module.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2267.004 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file ELE_432_Top_Module_utilization_synth.rpt -pb ELE_432_Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May 18 00:51:13 2024...
