// Seed: 3073364218
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output supply1 id_2
    , id_13,
    input tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    output wand id_7,
    input tri0 id_8,
    input wand id_9,
    input supply1 id_10,
    input tri0 id_11
);
  wire id_14;
  ;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  supply1 id_0,
    input  supply1 id_1,
    output supply0 id_2
);
  wire id_4;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1
  );
  final $clog2(32);
  ;
  assign id_2 = 1;
  logic [1 : 1] id_5 = 1'b0;
endmodule
