{
	"cts__timing__setup__tns__pre_repair": -16621.9,
	"cts__timing__setup__ws__pre_repair": -80.2147,
	"cts__clock__skew__setup__pre_repair": 0,
	"cts__clock__skew__hold__pre_repair": 0,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.53471,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": 0.920553,
	"cts__timing__drv__max_cap__pre_repair": 0,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 264,
	"cts__timing__drv__hold_violation_count__pre_repair": 239,
	"cts__power__internal__total__pre_repair": 0.00262967,
	"cts__power__switching__total__pre_repair": 0.00187984,
	"cts__power__leakage__total__pre_repair": 1.68769e-07,
	"cts__power__total__pre_repair": 0.00450968,
	"cts__design__io__pre_repair": 528,
	"cts__design__die__area__pre_repair": 1866.24,
	"cts__design__core__area__pre_repair": 1684.28,
	"cts__design__instance__count__pre_repair": 1698,
	"cts__design__instance__area__pre_repair": 179.013,
	"cts__design__instance__count__stdcell__pre_repair": 1698,
	"cts__design__instance__area__stdcell__pre_repair": 179.013,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.106285,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.106285,
	"cts__timing__setup__tns__post_repair": -16621.9,
	"cts__timing__setup__ws__post_repair": -80.2147,
	"cts__clock__skew__setup__post_repair": 0,
	"cts__clock__skew__hold__post_repair": 0,
	"cts__timing__drv__max_slew_limit__post_repair": 0.53471,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": 0.920553,
	"cts__timing__drv__max_cap__post_repair": 0,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 264,
	"cts__timing__drv__hold_violation_count__post_repair": 239,
	"cts__power__internal__total__post_repair": 0.00262967,
	"cts__power__switching__total__post_repair": 0.00187984,
	"cts__power__leakage__total__post_repair": 1.68769e-07,
	"cts__power__total__post_repair": 0.00450968,
	"cts__design__io__post_repair": 528,
	"cts__design__die__area__post_repair": 1866.24,
	"cts__design__core__area__post_repair": 1684.28,
	"cts__design__instance__count__post_repair": 1698,
	"cts__design__instance__area__post_repair": 179.013,
	"cts__design__instance__count__stdcell__post_repair": 1698,
	"cts__design__instance__area__stdcell__post_repair": 179.013,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.106285,
	"cts__design__instance__utilization__stdcell__post_repair": 0.106285,
	"cts__design__instance__displacement__total": 228.298,
	"cts__design__instance__displacement__mean": 0.134,
	"cts__design__instance__displacement__max": 3.871,
	"cts__route__wirelength__estimated": 12397.5,
	"cts__design__instance__count__setup_buffer": 1,
	"cts__design__instance__count__hold_buffer": 280,
	"cts__design__instance__displacement__total": 981.344,
	"cts__design__instance__displacement__mean": 0.495,
	"cts__design__instance__displacement__max": 5.146,
	"cts__route__wirelength__estimated": 13296,
	"cts__design__violations": 0,
	"cts__timing__setup__tns": -16786.7,
	"cts__timing__setup__ws": -76.6787,
	"cts__clock__skew__setup": 0,
	"cts__clock__skew__hold": 0,
	"cts__timing__drv__max_slew_limit": 0.535893,
	"cts__timing__drv__max_slew": 0,
	"cts__timing__drv__max_cap_limit": 0.918847,
	"cts__timing__drv__max_cap": 0,
	"cts__timing__drv__max_fanout_limit": 0,
	"cts__timing__drv__max_fanout": 0,
	"cts__timing__drv__setup_violation_count": 264,
	"cts__timing__drv__hold_violation_count": 0,
	"cts__power__internal__total": 0.00268712,
	"cts__power__switching__total": 0.00195639,
	"cts__power__leakage__total": 1.94516e-07,
	"cts__power__total": 0.00464371,
	"cts__design__io": 528,
	"cts__design__die__area": 1866.24,
	"cts__design__core__area": 1684.28,
	"cts__design__instance__count": 1979,
	"cts__design__instance__area": 199.95,
	"cts__design__instance__count__stdcell": 1979,
	"cts__design__instance__area__stdcell": 199.95,
	"cts__design__instance__count__macros": 0,
	"cts__design__instance__area__macros": 0,
	"cts__design__instance__utilization": 0.118715,
	"cts__design__instance__utilization__stdcell": 0.118715
}