#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023dc5aebb60 .scope module, "tb_control_unit" "tb_control_unit" 2 3;
 .timescale -9 -12;
v0000023dc5b38800_0 .net "alu_op", 1 0, v0000023dc5b03760_0;  1 drivers
v0000023dc5b388a0_0 .net "alu_src", 0 0, v0000023dc5b030e0_0;  1 drivers
v0000023dc5b8c400_0 .net "branch", 0 0, v0000023dc5b034b0_0;  1 drivers
v0000023dc5b8c4a0_0 .net "mem_read", 0 0, v0000023dc5aebcf0_0;  1 drivers
v0000023dc5b8c540_0 .net "mem_to_reg", 0 0, v0000023dc5b26840_0;  1 drivers
v0000023dc5b8c5e0_0 .net "mem_write", 0 0, v0000023dc5b268e0_0;  1 drivers
v0000023dc5b8c680_0 .var "opcode", 6 0;
v0000023dc5b34790_0 .net "reg_write", 0 0, v0000023dc5b38760_0;  1 drivers
S_0000023dc5b38530 .scope module, "uut" "control_unit" 2 9, 3 1 0, S_0000023dc5aebb60;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 1 "alu_src";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 2 "alu_op";
v0000023dc5b03760_0 .var "alu_op", 1 0;
v0000023dc5b030e0_0 .var "alu_src", 0 0;
v0000023dc5b034b0_0 .var "branch", 0 0;
v0000023dc5aebcf0_0 .var "mem_read", 0 0;
v0000023dc5b26840_0 .var "mem_to_reg", 0 0;
v0000023dc5b268e0_0 .var "mem_write", 0 0;
v0000023dc5b386c0_0 .net "opcode", 6 0, v0000023dc5b8c680_0;  1 drivers
v0000023dc5b38760_0 .var "reg_write", 0 0;
E_0000023dc5b25d70 .event anyedge, v0000023dc5b386c0_0;
    .scope S_0000023dc5b38530;
T_0 ;
    %wait E_0000023dc5b25d70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b38760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5aebcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b268e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b26840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b030e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023dc5b03760_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b034b0_0, 0, 1;
    %load/vec4 v0000023dc5b386c0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b38760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b030e0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023dc5b03760_0, 0, 2;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b38760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b030e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023dc5b03760_0, 0, 2;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b38760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5aebcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b26840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b030e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023dc5b03760_0, 0, 2;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b268e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b030e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023dc5b03760_0, 0, 2;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023dc5b034b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023dc5b030e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023dc5b03760_0, 0, 2;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023dc5aebb60;
T_1 ;
    %vpi_call 2 21 "$display", "Time | Opcode     | RegWrite MemRead MemWrite MemToReg AluSrc Branch AluOp" {0 0 0};
    %vpi_call 2 22 "$display", "--------------------------------------------------------------------------" {0 0 0};
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000023dc5b8c680_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 26 "$display", "%4t | %b |     %b       %b        %b         %b       %b      %b     %b", $time, v0000023dc5b8c680_0, v0000023dc5b34790_0, v0000023dc5b8c4a0_0, v0000023dc5b8c5e0_0, v0000023dc5b8c540_0, v0000023dc5b388a0_0, v0000023dc5b8c400_0, v0000023dc5b38800_0 {0 0 0};
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0000023dc5b8c680_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 30 "$display", "%4t | %b |     %b       %b        %b         %b       %b      %b     %b", $time, v0000023dc5b8c680_0, v0000023dc5b34790_0, v0000023dc5b8c4a0_0, v0000023dc5b8c5e0_0, v0000023dc5b8c540_0, v0000023dc5b388a0_0, v0000023dc5b8c400_0, v0000023dc5b38800_0 {0 0 0};
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0000023dc5b8c680_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 34 "$display", "%4t | %b |     %b       %b        %b         %b       %b      %b     %b", $time, v0000023dc5b8c680_0, v0000023dc5b34790_0, v0000023dc5b8c4a0_0, v0000023dc5b8c5e0_0, v0000023dc5b8c540_0, v0000023dc5b388a0_0, v0000023dc5b8c400_0, v0000023dc5b38800_0 {0 0 0};
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0000023dc5b8c680_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 38 "$display", "%4t | %b |     %b       %b        %b         %b       %b      %b     %b", $time, v0000023dc5b8c680_0, v0000023dc5b34790_0, v0000023dc5b8c4a0_0, v0000023dc5b8c5e0_0, v0000023dc5b8c540_0, v0000023dc5b388a0_0, v0000023dc5b8c400_0, v0000023dc5b38800_0 {0 0 0};
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0000023dc5b8c680_0, 0, 7;
    %delay 10000, 0;
    %vpi_call 2 42 "$display", "%4t | %b |     %b       %b        %b         %b       %b      %b     %b", $time, v0000023dc5b8c680_0, v0000023dc5b34790_0, v0000023dc5b8c4a0_0, v0000023dc5b8c5e0_0, v0000023dc5b8c540_0, v0000023dc5b388a0_0, v0000023dc5b8c400_0, v0000023dc5b38800_0 {0 0 0};
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\control_unit_tb.v";
    ".\control_unit.v";
