Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: helloActParse.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "helloActParse.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "helloActParse"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : helloActParse
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd" into library work
Parsing entity <helloActParse>.
Parsing architecture <Behavioral> of entity <helloactparse>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <helloActParse> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <helloActParse>.
    Related source file is "/home/yash20/isefiles/CS226_OSPF/OSPF/helloActParse.vhd".
    Found 10-bit register for signal <curr_time>.
    Found 1-bit register for signal <master>.
    Found 1-bit register for signal <init_sig>.
    Found 1-bit register for signal <seqnum_error>.
    Found 32-bit register for signal <curr_seqnum>.
    Found 1-bit register for signal <dbd_rst>.
    Found 1-bit register for signal <receiving_complete>.
    Found 32-bit register for signal <old_neighbor>.
    Found 1-bit register for signal <lsr_outval>.
    Found 8-bit register for signal <lsr_out1>.
    Found 32-bit register for signal <router_id>.
    Found 1-bit register for signal <routid_sig>.
    Found 1-bit register for signal <neighval_sig>.
    Found 1-bit register for signal <dbd_val_sig>.
    Found 1-bit register for signal <lsa_queue_wr_en>.
    Found 8-bit register for signal <lsa_queue_dout>.
    Found 1-bit register for signal <neighbor_more>.
    Found 32-bit register for signal <active_neighbor>.
    Found 2-bit register for signal <in_index>.
    Found 2-bit register for signal <ID_part>.
    Found 32-bit register for signal <neighbor_id>.
    Found 32-bit register for signal <temp_dbd_received>.
    Found 1-bit register for signal <sending_complete>.
    Found 3-bit register for signal <p_dbd>.
    Found 1-bit register for signal <dbd_outval>.
    Found 8-bit register for signal <dbd_out1>.
    Found 7-bit register for signal <sending_length>.
    Found 1-bit register for signal <dbd_rd_en>.
    Found 160-bit register for signal <lsa_packet1>.
    Found 160-bit register for signal <lsa_packet2>.
    Found 160-bit register for signal <lsa_packet3>.
    Found 3-bit register for signal <p_read>.
    Found 3-bit register for signal <p_state>.
    Found finite state machine <FSM_0> for signal <p_dbd>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 19                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <p_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 57                                             |
    | Inputs             | 20                                             |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | down                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <ID_part>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n1209 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <p_read>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 24                                             |
    | Inputs             | 2                                              |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | _n1211 (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | idle_r                                         |
    | Power Up State     | idle_r                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <n1115[7:0]> created at line 162.
    Found 7-bit adder for signal <dbd_length> created at line 165.
    Found 6-bit adder for signal <n1086> created at line 549.
    Found 7-bit adder for signal <sending_length[6]_GND_5_o_add_1184_OUT> created at line 776.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_146_OUT<9:0>> created at line 536.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_567_OUT<1:0>> created at line 604.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_636_OUT<7:0>> created at line 694.
    Found 8-bit subtractor for signal <GND_5_o_GND_5_o_sub_1169_OUT<7:0>> created at line 765.
    Found 10-bit subtractor for signal <GND_5_o_GND_5_o_sub_1189_OUT<9:0>> created at line 779.
    Found 5x2-bit multiplier for signal <n1116> created at line 165.
    Found 10-bit 8-to-1 multiplexer for signal <next_time> created at line 327.
WARNING:Xst:737 - Found 1-bit latch for signal <lsa_queue_rd_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit comparator lessequal for signal <self[31]_router_id_sig[31]_LessThan_48_o> created at line 293
    Found 32-bit comparator equal for signal <n0050> created at line 301
    Found 32-bit comparator equal for signal <old_neighbor[31]_self[31]_equal_79_o> created at line 355
    Found 7-bit comparator equal for signal <sending_length[6]_dbd_length[6]_equal_1184_o> created at line 769
    Summary:
	inferred   1 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred 729 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   4 Comparator(s).
	inferred 4433 Multiplexer(s).
	inferred   4 Finite State Machine(s).
Unit <helloActParse> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 10-bit subtractor                                     : 2
 2-bit subtractor                                      : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Registers                                            : 29
 1-bit register                                        : 14
 10-bit register                                       : 1
 160-bit register                                      : 3
 2-bit register                                        : 1
 32-bit register                                       : 6
 7-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 4
 32-bit comparator equal                               : 2
 32-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 4433
 1-bit 2-to-1 multiplexer                              : 3836
 10-bit 2-to-1 multiplexer                             : 15
 10-bit 8-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 11
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 562
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <helloActParse>.
The following registers are absorbed into counter <in_index>: 1 register on signal <in_index>.
Unit <helloActParse> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 5x2-bit multiplier                                    : 1
# Adders/Subtractors                                   : 8
 10-bit subtractor                                     : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 1
 8-bit subtractor                                      : 2
# Counters                                             : 1
 2-bit down counter                                    : 1
# Registers                                            : 727
 Flip-Flops                                            : 727
# Comparators                                          : 4
 32-bit comparator equal                               : 2
 32-bit comparator lessequal                           : 1
 7-bit comparator equal                                : 1
# Multiplexers                                         : 4432
 1-bit 2-to-1 multiplexer                              : 3836
 10-bit 2-to-1 multiplexer                             : 15
 10-bit 8-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 11
 7-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 562
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <ID_part[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <p_read[1:3]> with user encoding.
-----------------------
 State     | Encoding
-----------------------
 idle_r    | 000
 options   | 001
 seqnum    | 010
 lsa_part1 | 011
 lsa_part2 | 100
 lsa_part3 | 101
 lsa_part4 | 110
 lsa_part5 | 111
-----------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <p_state[1:3]> with user encoding.
--------------------------------
 State              | Encoding
--------------------------------
 one_way            | 000
 down               | 001
 init               | 010
 exstart            | 011
 exchange_sending   | 100
 exchange_listening | 101
 loading            | 110
 full               | 111
--------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p_dbd[1:3]> with user encoding.
------------------------------
 State            | Encoding
------------------------------
 idle             | 000
 lsa_wait         | 001
 fetching_lsa1    | 010
 fetching_lsa2    | 011
 fetching_lsa3    | 100
 sending_ip       | 101
 sending_ospfhead | 110
 sending_dbd      | 111
------------------------------

Optimizing unit <helloActParse> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block helloActParse, actual ratio is 2.
FlipFlop lsr_outval_sig has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 743
 Flip-Flops                                            : 743

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : helloActParse.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1239
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 24
#      LUT3                        : 34
#      LUT4                        : 334
#      LUT5                        : 317
#      LUT6                        : 468
#      MUXCY                       : 37
#      MUXF7                       : 20
#      VCC                         : 1
# FlipFlops/Latches                : 744
#      FD                          : 33
#      FDE                         : 693
#      FDR                         : 14
#      FDS                         : 3
#      LD                          : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 123
#      IBUF                        : 66
#      OBUF                        : 57

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:             734  out of  126800     0%  
 Number of Slice LUTs:                 1180  out of  63400     1%  
    Number used as Logic:              1180  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1237
   Number with an unused Flip Flop:     503  out of   1237    40%  
   Number with an unused LUT:            57  out of   1237     4%  
   Number of fully used LUT-FF pairs:   677  out of   1237    54%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                 124  out of    210    59%  
    IOB Flip Flops/Latches:              10

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------+-------------------------+-------+
Clock Signal                                      | Clock buffer(FF name)   | Load  |
--------------------------------------------------+-------------------------+-------+
clk                                               | BUFGP                   | 743   |
p_state[2]_GND_7_o_Mux_152_o(p_state__n1639<0>1:O)| NONE(*)(lsa_queue_rd_en)| 1     |
--------------------------------------------------+-------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.212ns (Maximum Frequency: 237.426MHz)
   Minimum input arrival time before clock: 3.832ns
   Maximum output required time after clock: 1.475ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.212ns (frequency: 237.426MHz)
  Total number of paths / destination ports: 44243 / 1330
-------------------------------------------------------------------------
Delay:               4.212ns (Levels of Logic = 6)
  Source:            curr_time_1 (FF)
  Destination:       seqnum_error (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: curr_time_1 to seqnum_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.594  curr_time_1 (curr_time_1)
     LUT3:I0->O            3   0.097   0.367  Mmux_next_time411 (Mmux_next_time41)
     LUT5:I4->O            5   0.097   0.378  Msub_GND_5_o_GND_5_o_sub_146_OUT<9:0>_xor<7>121 (Msub_GND_5_o_GND_5_o_sub_146_OUT<9:0>_xor<7>12)
     LUT4:I3->O            8   0.097   0.394  curr_time[9]_GND_5_o_equal_145_o<9>1 (curr_time[9]_GND_5_o_equal_145_o)
     LUT6:I5->O            1   0.097   0.355  p_state_FSM_FFd1-In3 (p_state_FSM_FFd1-In3)
     LUT6:I5->O            9   0.097   0.616  p_state_FSM_FFd1-In4 (p_state_FSM_FFd1-In)
     LUT6:I3->O           33   0.097   0.469  _n1383_inv1 (_n1383_inv)
     FDE:CE                    0.095          seqnum_error
    ----------------------------------------
    Total                      4.212ns (1.038ns logic, 3.174ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7390 / 832
-------------------------------------------------------------------------
Offset:              3.832ns (Levels of Logic = 16)
  Source:            self<2> (PAD)
  Destination:       seqnum_error (FF)
  Destination Clock: clk rising

  Data Path: self<2> to seqnum_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.001   0.776  self_2_IBUF (self_2_IBUF)
     LUT6:I0->O            1   0.097   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_lut<0> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<0> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<1> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<2> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<3> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<4> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<5> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<6> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<7> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<8> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<9> (Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<9>)
     MUXCY:CI->O           2   0.253   0.444  Mcompar_old_neighbor[31]_self[31]_equal_79_o_cy<10> (old_neighbor[31]_self[31]_equal_79_o)
     LUT5:I3->O            3   0.097   0.451  Mmux_next_time5214 (Mmux_next_time521)
     LUT5:I3->O            8   0.097   0.394  p_state_FSM_FFd2-In4 (p_state_FSM_FFd2-In)
     LUT6:I5->O           33   0.097   0.469  _n1383_inv1 (_n1383_inv)
     FDE:CE                    0.095          seqnum_error
    ----------------------------------------
    Total                      3.832ns (1.297ns logic, 2.535ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'p_state[2]_GND_7_o_Mux_152_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.797ns (Levels of Logic = 2)
  Source:            lsa_queue_empty (PAD)
  Destination:       lsa_queue_rd_en (LATCH)
  Destination Clock: p_state[2]_GND_7_o_Mux_152_o falling

  Data Path: lsa_queue_empty to lsa_queue_rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.344  lsa_queue_empty_IBUF (lsa_queue_empty_IBUF)
     INV:I->O              1   0.113   0.339  lsa_queue_empty_INV_29_o1_INV_0 (lsa_queue_empty_INV_29_o)
     LD:D                     -0.028          lsa_queue_rd_en
    ----------------------------------------
    Total                      0.797ns (0.114ns logic, 0.683ns route)
                                       (14.3% logic, 85.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 84 / 56
-------------------------------------------------------------------------
Offset:              1.475ns (Levels of Logic = 2)
  Source:            p_state_FSM_FFd2 (FF)
  Destination:       stateout<1> (PAD)
  Source Clock:      clk rising

  Data Path: p_state_FSM_FFd2 to stateout<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.361   0.677  p_state_FSM_FFd2 (p_state_FSM_FFd2)
     LUT3:I0->O            1   0.097   0.339  p_state__n1639<2>1 (stateout_1_OBUF)
     OBUF:I->O                 0.000          stateout_1_OBUF (stateout<1>)
    ----------------------------------------
    Total                      1.475ns (0.458ns logic, 1.017ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'p_state[2]_GND_7_o_Mux_152_o'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.811ns (Levels of Logic = 1)
  Source:            lsa_queue_rd_en (LATCH)
  Destination:       lsa_queue_rd_en (PAD)
  Source Clock:      p_state[2]_GND_7_o_Mux_152_o falling

  Data Path: lsa_queue_rd_en to lsa_queue_rd_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.472   0.339  lsa_queue_rd_en (lsa_queue_rd_en_OBUF)
     OBUF:I->O                 0.000          lsa_queue_rd_en_OBUF (lsa_queue_rd_en)
    ----------------------------------------
    Total                      0.811ns (0.472ns logic, 0.339ns route)
                                       (58.2% logic, 41.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.212|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 60.00 secs
Total CPU time to Xst completion: 46.04 secs
 
--> 


Total memory usage is 882896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

