Name: DIVYA PANCHAL 
Company: CODTECH IT SOLUTIONS
ID: CT12DS441
Domain: VLSI
Duration: JUNE TO AUGUST 2024
Mentor: SRAVANI GOUNI

**OVERVIEW OF THE PROJECT**

**OBJECTIVE **
The objective of this project is to design FSM(FINITE STATE MACHINE) in verilog or vhdl language 
and to write a tstbench to test the design's correctness.

**KEY ACTIVITIES**
. CREATING MODULE FOR finite state machine= We have to create module for finite state machine to define speed of data transfer between transmitter and receiver.
. CREATING MODULE FOR TESTBENCH= To verify its working testbench is created for testing.

**TECHNOLOGY USED**
. Xilinx ise 14.7



