m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/pasko/projects/systemverilog_practice_problems
vchar_type
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1718261739
!i10b 1
!s100 J7aJWG=hN9MYbCX_M668n0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I_1Bn`:8cbjDCG?99Q9AYh2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 d/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions
Z5 w1718261728
Z6 8/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv
Z7 F/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv
!i122 5
L0 1 21
Z8 OV;L;2020.1;71
r1
!s85 0
31
Z9 !s108 1718261739.000000
!s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv|
Z10 !s90 -reportprogress|300|-work|work|-sv|-stats=none|/home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv|
!i113 1
Z11 o-work work -sv
Z12 tCvgOpt 0
vtb_char_type
R0
R1
!i10b 1
!s100 hXFAc0T0N_[[B53NBXHUo0
R2
I0>zPJVdCEmOJ7>i?k=;PB1
R3
S1
R4
R5
R6
R7
!i122 5
L0 25 17
R8
r1
!s85 0
31
R9
Z13 !s107 /home/pasko/projects/logic_design_and_verification_using_systemverilog_solutions/chapter_2/2_5_ascii_char_type.sv|
R10
!i113 1
R11
R12
