false
inp	a	
	inp	b	
	ldm	a	
	div	b	
	stm	c	
	out	c
