var searchData=
[
  ['o_20setting_20in_20standby_20shutdown_20mode_0',['GPIO bit number for I/O setting in standby/shutdown mode',['../group___p_w_r_ex___g_p_i_o___bit___number.html',1,'']]],
  ['oar1_1',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fboot0_5ffrom_5fob_3',['OB_BOOT0_FROM_OB',['../group___f_l_a_s_h___o_b___u_s_e_r__n_s_w_b_o_o_t0.html#ga62cccb42136f83137d1d19b8496f173b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot0_5ffrom_5fpin_4',['OB_BOOT0_FROM_PIN',['../group___f_l_a_s_h___o_b___u_s_e_r__n_s_w_b_o_o_t0.html#ga5c8cb8a7bdf6c7df601e5f512297ede5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsram_5',['OB_BOOT1_SRAM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_6',['OB_BOOT1_SYSTEM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot_5fentry_5fforced_5fflash_7',['OB_BOOT_ENTRY_FORCED_FLASH',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gaecdfae7720771db018195097858fff93',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5fentry_5fforced_5fnone_8',['OB_BOOT_ENTRY_FORCED_NONE',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga666d4ab8a89488eaf7d2182abea35d52',1,'stm32_hal_legacy.h']]],
  ['ob_5fboot_5flock_5fdisable_9',['OB_BOOT_LOCK_DISABLE',['../group___f_l_a_s_h___o_b___boot___lock.html#gad2f6996fcdd02ca3fc4a13e57dd80068',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fboot_5flock_5fenable_10',['OB_BOOT_LOCK_ENABLE',['../group___f_l_a_s_h___o_b___boot___lock.html#gabc07eecd20bb64d2e3a98fbb17980f12',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f0_11',['OB_BOR_LEVEL_0',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_12',['OB_BOR_LEVEL_1',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_13',['OB_BOR_LEVEL_2',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_14',['OB_BOR_LEVEL_3',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_15',['OB_BOR_LEVEL_4',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fccmsram_5frst_5ferase_16',['OB_CCMSRAM_RST_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___c_c_m_s_r_a_m___r_s_t.html#ga75682d97651b1c03e808d6e3d387d88d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fccmsram_5frst_5fnot_5ferase_17',['OB_CCMSRAM_RST_NOT_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___c_c_m_s_r_a_m___r_s_t.html#gaf9651210524feb5f6d0a646f22c3983c',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5firh_5fdisable_18',['OB_IRH_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_n_t_e_r_n_a_l___r_e_s_e_t___h_o_l_d_e_r.html#gadbb3a1ab6e39e22fb13c626b1db1b2ad',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5firh_5fenable_19',['OB_IRH_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_n_t_e_r_n_a_l___r_e_s_e_t___h_o_l_d_e_r.html#gabb42054742988efc34b28ed20b8fabae',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_20',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_21',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_22',['OB_IWDG_STDBY_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_23',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_24',['OB_IWDG_STOP_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_25',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnboot0_5freset_26',['OB_nBOOT0_RESET',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html#ga850fe9675bde700e178ca8b201801c2b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnboot0_5fset_27',['OB_nBOOT0_SET',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html#ga3a2098ac7ef5854f1a39a5562e3d8248',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5fgpio_28',['OB_NRST_MODE_GPIO',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html#gac4bb1195129bf8fe1b553675f1383b89',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5finput_5fonly_29',['OB_NRST_MODE_INPUT_ONLY',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html#ga7ff0b17a4941e05fdf96ca57c3f25c80',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fnrst_5fmode_5finput_5foutput_30',['OB_NRST_MODE_INPUT_OUTPUT',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html#gaaf9ee67a3431c6ba88b8ba629288dc2d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_31',['OB_PCROP_RDP_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_32',['OB_PCROP_RDP_NOT_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fram_5fparity_5fcheck_5freset_33',['OB_RAM_PARITY_CHECK_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gab425a7c5a822ef819107a93463361bd9',1,'stm32_hal_legacy.h']]],
  ['ob_5fram_5fparity_5fcheck_5fset_34',['OB_RAM_PARITY_CHECK_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga98952cd374b07146bb79583fd61ef6e6',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel0_35',['OB_RDP_LEVEL0',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7339a05119a474a7bde67e9e500d38cb',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel1_36',['OB_RDP_LEVEL1',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga7291ec039ae68ee1471af8ef3310d326',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel2_37',['OB_RDP_LEVEL2',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae591fa55ccad5cc27b322a5fba9d6ca1',1,'stm32_hal_legacy.h']]],
  ['ob_5frdp_5flevel_5f0_38',['OB_RDP_LEVEL_0',['../group___f_l_a_s_h___o_b___read___protection.html#ga22c7871bda267a2844ab9ca9f7bd38e4',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f1_39',['OB_RDP_LEVEL_1',['../group___f_l_a_s_h___o_b___read___protection.html#ga778207f0d12d87bbff9d55e985aba5bc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_40',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5freset_41',['OB_SDADC12_VDD_MONITOR_RESET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga330d35b134c5a576318103b718559b11',1,'stm32_hal_legacy.h']]],
  ['ob_5fsdadc12_5fvdd_5fmonitor_5fset_42',['OB_SDADC12_VDD_MONITOR_SET',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga28d03f0c0e87570a3bc2faa4e720b8e3',1,'stm32_hal_legacy.h']]],
  ['ob_5fshutdown_5fnorst_43',['OB_SHUTDOWN_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_44',['OB_SHUTDOWN_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fdisable_45',['OB_SRAM_PARITY_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html#ga38553cf9e68b6e14aeed95bb0bf30ba5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fsram_5fparity_5fenable_46',['OB_SRAM_PARITY_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html#gad4e3ce135a13a5cbf94f02b9ba86f060',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_47',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_48',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_49',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fstop_5frst_50',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_51',['OB_USER_BOR_LEV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fccmsram_5frst_52',['OB_USER_CCMSRAM_RST',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga264d6b5e274ca204286d63e3a10cfc7f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5firhen_53',['OB_USER_IRHEN',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0ff790bbedbce01c6b4b681a4a37319',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_54',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_55',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_56',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot0_57',['OB_USER_nBOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga92068731498388a39698a7d2cfc4efdc',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_58',['OB_USER_nBOOT1',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fmode_59',['OB_USER_NRST_MODE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga53cb737f6e57c3201ab4d35b96bd88cb',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_60',['OB_USER_nRST_SHDW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_61',['OB_USER_nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_62',['OB_USER_nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fnswboot0_63',['OB_USER_nSWBOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga311e66005b71340dc3387d7db83c6cbd',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram_5fpe_64',['OB_USER_SRAM_PE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga6646a10c2cf35e106447579bb34529cf',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_65',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwdg_5fhw_66',['OB_WDG_HW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gae9a94b5f21aaa5dd5558095fa684b5a3',1,'stm32_hal_legacy.h']]],
  ['ob_5fwdg_5fsw_67',['OB_WDG_SW',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#gac332a5aa5da146e19f3c39067220f0f8',1,'stm32_hal_legacy.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_68',['OB_WRPAREA_BANK1_AREAA',['../group___f_l_a_s_h___o_b___w_r_p___area.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_69',['OB_WRPAREA_BANK1_AREAB',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_70',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32g4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_71',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32g4xx_hal_flash.h']]],
  ['obex_5fbootconfig_72',['OBEX_BOOTCONFIG',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga79284d41c929869394172fc526ff3d7e',1,'stm32_hal_legacy.h']]],
  ['obex_5fpcrop_73',['OBEX_PCROP',['../group___h_a_l___f_l_a_s_h___aliased___defines.html#ga1de788f8cf04b70320aaebf3388e638c',1,'stm32_hal_legacy.h']]],
  ['ocfastmode_74',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_75',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_76',['OCMode',['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_77',['OCNIdleState',['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_78',['OCNPolarity',['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_79',['OCPolarity',['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['oden_5fbitnumber_80',['ODEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#ga2f24ddbcbc5b8d74c0b032cfa53c725a',1,'stm32_hal_legacy.h']]],
  ['odr_81',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['odswen_5fbitnumber_82',['ODSWEN_BitNumber',['../group___h_a_l___p_w_r___aliased.html#gaf2e21cacf95f557d2535d623c41577c2',1,'stm32_hal_legacy.h']]],
  ['of_20stop_20bits_83',['UART Number of Stop Bits',['../group___u_a_r_t___stop___bits.html',1,'']]],
  ['of_20unitary_20conversion_20or_20sequence_20conversions_84',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['offset_85',['Offset',['../struct_a_d_c___channel_conf_type_def.html#a674f76759cbcc4b3efb7f8db8aed67bb',1,'ADC_ChannelConfTypeDef']]],
  ['offset_20number_86',['ADC instance - Offset number',['../group___a_d_c___h_a_l___e_c___o_f_f_s_e_t___n_b.html',1,'']]],
  ['offset_20sign_87',['ADC Extended Offset Sign',['../group___a_d_c_ex___offset_sign.html',1,'']]],
  ['offsetnumber_88',['OffsetNumber',['../struct_a_d_c___channel_conf_type_def.html#a0e0de195274f02ddfefd275a91bdf8c8',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsaturation_89',['OffsetSaturation',['../struct_a_d_c___channel_conf_type_def.html#a909e6451a709b11aec8b81b085b9ddde',1,'ADC_ChannelConfTypeDef']]],
  ['offsetsign_90',['OffsetSign',['../struct_a_d_c___channel_conf_type_def.html#aa9c4f21c009a8de7fba877945dc53e15',1,'ADC_ChannelConfTypeDef']]],
  ['offstate_20selection_20for_20idle_20mode_20state_91',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_92',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['offstateidlemode_93',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_94',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_95',['OFR1',['../struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_96',['OFR2',['../struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_97',['OFR3',['../struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_98',['OFR4',['../struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['on_20conversion_20data_99',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['on_20gpio_100',['Fast-mode Plus on GPIO',['../group___s_y_s_c_f_g___fast_mode_plus___g_p_i_o.html',1,'']]],
  ['on_20rdp_20level_20type_101',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['on_20reset_20type_102',['FLASH Option Bytes User CCMSRAM Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___c_c_m_s_r_a_m___r_s_t.html',1,'']]],
  ['on_20rx_20error_103',['UART Advanced Feature DMA Disable On Rx Error',['../group___u_a_r_t___d_m_a___disable__on___rx___error.html',1,'']]],
  ['on_20shutdown_104',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['on_20standby_105',['On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User IWDG Mode On Standby'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'FLASH Option Bytes User Reset On Standby']]],
  ['on_20stop_106',['On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'FLASH Option Bytes User IWDG Mode On Stop'],['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'FLASH Option Bytes User Reset On Stop']]],
  ['one_20bit_20sampling_20method_107',['UART One Bit Sampling Method',['../group___u_a_r_t___one_bit___sampling.html',1,'']]],
  ['one_20pulse_20functions_108',['One Pulse functions',['../group___t_i_m_ex___exported___functions___group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group___t_i_m___exported___functions___group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_109',['TIM One Pulse Mode',['../group___t_i_m___one___pulse___mode.html',1,'']]],
  ['onebitsampling_110',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['opamp_111',['OPAMP',['../group___peripheral__declaration.html#gaaa993d5a85ac85c8abbd13e31d504bb6',1,'stm32g431xx.h']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_112',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_113',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group___h_a_l___o_p_a_m_p___aliased___macros.html',1,'']]],
  ['opamp1_114',['OPAMP1',['../group___peripheral__declaration.html#gaf0025add8d004b4f4bf6eaeedd55c488',1,'stm32g431xx.h']]],
  ['opamp1_5fbase_115',['OPAMP1_BASE',['../group___peripheral__memory__map.html#ga5eb46aa20e371ed2e07b16a6b12c163d',1,'stm32g431xx.h']]],
  ['opamp2_116',['OPAMP2',['../group___peripheral__declaration.html#gabc11c296d6d15ca861b6378bc056848e',1,'stm32g431xx.h']]],
  ['opamp2_5fbase_117',['OPAMP2_BASE',['../group___peripheral__memory__map.html#gabf0535307a717feba8341e57647d2385',1,'stm32g431xx.h']]],
  ['opamp3_118',['OPAMP3',['../group___peripheral__declaration.html#ga50369700b1093ec17ad8d1835223b1e0',1,'stm32g431xx.h']]],
  ['opamp3_5fbase_119',['OPAMP3_BASE',['../group___peripheral__memory__map.html#ga77e696ac4313332e724ecc04d09faccd',1,'stm32g431xx.h']]],
  ['opamp_5fbase_120',['OPAMP_BASE',['../group___peripheral__memory__map.html#ga6e9722d15c7ed794f0eca9682f64c03c',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalon_121',['OPAMP_CSR_CALON',['../group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_122',['OPAMP_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalon_5fpos_123',['OPAMP_CSR_CALON_Pos',['../group___peripheral___registers___bits___definition.html#ga22572bc87e0835ac1c9c21d678cecd23',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalsel_124',['OPAMP_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalsel_5f0_125',['OPAMP_CSR_CALSEL_0',['../group___peripheral___registers___bits___definition.html#ga0f60b4b65477d8de6e33eb9f64ba5166',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalsel_5f1_126',['OPAMP_CSR_CALSEL_1',['../group___peripheral___registers___bits___definition.html#ga16084e089d25214e5d630aa8865f44a4',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_127',['OPAMP_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fpos_128',['OPAMP_CSR_CALSEL_Pos',['../group___peripheral___registers___bits___definition.html#gaccb557962b393c58a14137c8bb6f6f5e',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fforcevp_129',['OPAMP_CSR_FORCEVP',['../group___peripheral___registers___bits___definition.html#gaf7d6c40d15a61d513be01e5de7ddb024',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fforcevp_5fmsk_130',['OPAMP_CSR_FORCEVP_Msk',['../group___peripheral___registers___bits___definition.html#ga345f95ef33611bbecdb50de73d1e0967',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fforcevp_5fpos_131',['OPAMP_CSR_FORCEVP_Pos',['../group___peripheral___registers___bits___definition.html#ga659c8afa223f0794d90167f17640128c',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_132',['OPAMP_CSR_HIGHSPEEDEN',['../group___peripheral___registers___bits___definition.html#ga666ebe8f835af050a23c313241440898',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_5fmsk_133',['OPAMP_CSR_HIGHSPEEDEN_Msk',['../group___peripheral___registers___bits___definition.html#gad53f4ec373073d76b8a68e86bf97b13c',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fhighspeeden_5fpos_134',['OPAMP_CSR_HIGHSPEEDEN_Pos',['../group___peripheral___registers___bits___definition.html#ga6a8bc34485803d98d575372100f79863',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5flock_135',['OPAMP_CSR_LOCK',['../group___peripheral___registers___bits___definition.html#ga2d4932fe6f09234544a198e3945bf229',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5flock_5fmsk_136',['OPAMP_CSR_LOCK_Msk',['../group___peripheral___registers___bits___definition.html#ga1d99b8dcb279935482cd991943a0388e',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5flock_5fpos_137',['OPAMP_CSR_LOCK_Pos',['../group___peripheral___registers___bits___definition.html#ga1fa8e89f8f0d51a704db3c04ab233322',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fopampinten_138',['OPAMP_CSR_OPAMPINTEN',['../group___peripheral___registers___bits___definition.html#ga34c74f3256d93a3466c5ccaaff6c1fee',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fopampinten_5fmsk_139',['OPAMP_CSR_OPAMPINTEN_Msk',['../group___peripheral___registers___bits___definition.html#gac432402ccd0f0075a729180c0cf9535f',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fopampinten_5fpos_140',['OPAMP_CSR_OPAMPINTEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa1a5a3693a742f19df350da3f4f78f59',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fopampxen_141',['OPAMP_CSR_OPAMPxEN',['../group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_142',['OPAMP_CSR_OPAMPxEN_Msk',['../group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fpos_143',['OPAMP_CSR_OPAMPxEN_Pos',['../group___peripheral___registers___bits___definition.html#gaa63f3b43b0acf0c24d3c4a1671b1cc2c',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5foutcal_144',['OPAMP_CSR_OUTCAL',['../group___peripheral___registers___bits___definition.html#ga251244aeb21f424531aba6a95a867969',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5foutcal_5fmsk_145',['OPAMP_CSR_OUTCAL_Msk',['../group___peripheral___registers___bits___definition.html#ga67df01bc132b2252576dc4519758a92e',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5foutcal_5fpos_146',['OPAMP_CSR_OUTCAL_Pos',['../group___peripheral___registers___bits___definition.html#gadd4f0095fb63a185c408dfa2c1f4b6b7',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_147',['OPAMP_CSR_PGGAIN',['../group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_148',['OPAMP_CSR_PGGAIN_0',['../group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_149',['OPAMP_CSR_PGGAIN_1',['../group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5f2_150',['OPAMP_CSR_PGGAIN_2',['../group___peripheral___registers___bits___definition.html#gabbae1e9ab6290905ad2746e5a65b02c1',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5f3_151',['OPAMP_CSR_PGGAIN_3',['../group___peripheral___registers___bits___definition.html#gab79f8bb0f05c2dfbc680ad2ffd35a5b0',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5f4_152',['OPAMP_CSR_PGGAIN_4',['../group___peripheral___registers___bits___definition.html#ga06039584cf218124dd9b7e4268de68e9',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_153',['OPAMP_CSR_PGGAIN_Msk',['../group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fpggain_5fpos_154',['OPAMP_CSR_PGGAIN_Pos',['../group___peripheral___registers___bits___definition.html#gaf2a9dddeba6b0eb9e58b6de1f7a8384b',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_155',['OPAMP_CSR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga1783452a7722b5741aee68bd2a3ed423',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fmsk_156',['OPAMP_CSR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga5a1c0e1a042e3a746b208ef91c1743e2',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetn_5fpos_157',['OPAMP_CSR_TRIMOFFSETN_Pos',['../group___peripheral___registers___bits___definition.html#ga95278728bc7473e68dfb998c4013dac8',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_158',['OPAMP_CSR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga1210111606434d3b4c42d5713f973d24',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fmsk_159',['OPAMP_CSR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga577eece0a2abdf17266176a46c40e33c',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5ftrimoffsetp_5fpos_160',['OPAMP_CSR_TRIMOFFSETP_Pos',['../group___peripheral___registers___bits___definition.html#gacf60df9f5217060c6aa6f873abd03f4b',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fusertrim_161',['OPAMP_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_162',['OPAMP_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fpos_163',['OPAMP_CSR_USERTRIM_Pos',['../group___peripheral___registers___bits___definition.html#ga6089250803220b54bca714acbb7aefc1',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvmsel_164',['OPAMP_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_165',['OPAMP_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_166',['OPAMP_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_167',['OPAMP_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fpos_168',['OPAMP_CSR_VMSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga480b38580315aa0940cfc29e8491127f',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvpsel_169',['OPAMP_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvpsel_5f0_170',['OPAMP_CSR_VPSEL_0',['../group___peripheral___registers___bits___definition.html#gaa24b92e92e7f1dca05a5fc30bb3b957a',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvpsel_5f1_171',['OPAMP_CSR_VPSEL_1',['../group___peripheral___registers___bits___definition.html#gaea743edc65d0145113c254a103e0dac0',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_172',['OPAMP_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32g431xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fpos_173',['OPAMP_CSR_VPSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga4252d962ff051d1b1b9564c84f5622ee',1,'stm32g431xx.h']]],
  ['opamp_5finvertinginput_5fvinm_174',['OPAMP_INVERTINGINPUT_VINM',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gafe28bec51c15b3c50797e6cb12e271bc',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm0_175',['OPAMP_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaa6ab36e92c4c9e5f08a766d722cc12e2',1,'stm32_hal_legacy.h']]],
  ['opamp_5finvertinginput_5fvm1_176',['OPAMP_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga1d73eb5e8d6e1c4e22cbdd896586375a',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp0_177',['OPAMP_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0c8a66d4ef4f3e5ddff93741d59730a9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp1_178',['OPAMP_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2373d73432511331d18e850f2cbcb637',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp2_179',['OPAMP_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gaefe0c48289b99fc2a72078562ab1bbce',1,'stm32_hal_legacy.h']]],
  ['opamp_5fnoninvertinginput_5fvp3_180',['OPAMP_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga45a66909e6190a2cef2b6cb1a623ef3e',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fno_181',['OPAMP_PGACONNECT_NO',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gae834f2fc0846277de623320d541d2b83',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm0_182',['OPAMP_PGACONNECT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gad9238e09b6c72142f797d4a0cccef921',1,'stm32_hal_legacy.h']]],
  ['opamp_5fpgaconnect_5fvm1_183',['OPAMP_PGACONNECT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga8a371a8519c5350bba225e66b4d82ef1',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm0_184',['OPAMP_SEC_INVERTINGINPUT_VM0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga2deb27c0ae55e51ce5e529b8ca12a5bf',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5finvertinginput_5fvm1_185',['OPAMP_SEC_INVERTINGINPUT_VM1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga64e070f02a3a612aa9307cd3d7be8cb9',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp0_186',['OPAMP_SEC_NONINVERTINGINPUT_VP0',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga0ca7da83e2be923743de9b1fa58e0b01',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp1_187',['OPAMP_SEC_NONINVERTINGINPUT_VP1',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga044a5996a702fe67bd404674d6ce2890',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp2_188',['OPAMP_SEC_NONINVERTINGINPUT_VP2',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#ga99d279a0ad7e685d456f454d4eb90c02',1,'stm32_hal_legacy.h']]],
  ['opamp_5fsec_5fnoninvertinginput_5fvp3_189',['OPAMP_SEC_NONINVERTINGINPUT_VP3',['../group___h_a_l___o_p_a_m_p___aliased___defines.html#gac8152b9a1e42f8513a907918f2db651b',1,'stm32_hal_legacy.h']]],
  ['opamp_5ftcmr_5flock_190',['OPAMP_TCMR_LOCK',['../group___peripheral___registers___bits___definition.html#gaf6815dd15437911cb7cd97058d44f1f6',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5flock_5fmsk_191',['OPAMP_TCMR_LOCK_Msk',['../group___peripheral___registers___bits___definition.html#gae6c1777671475fcbfdd09c8b7fa05d12',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5flock_5fpos_192',['OPAMP_TCMR_LOCK_Pos',['../group___peripheral___registers___bits___definition.html#ga1a5d053b9e82887eafe0aa8377b137ca',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_193',['OPAMP_TCMR_T1CMEN',['../group___peripheral___registers___bits___definition.html#gae73825d1da922aa9db378acdd449d878',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_5fmsk_194',['OPAMP_TCMR_T1CMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga201e0647d49ba8bd0425acf99a76af93',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft1cmen_5fpos_195',['OPAMP_TCMR_T1CMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga4095e509cfb651edd61fe75a82b6b06c',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_196',['OPAMP_TCMR_T20CMEN',['../group___peripheral___registers___bits___definition.html#ga3ea3ccb23292bb581cb056e03be9459f',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_5fmsk_197',['OPAMP_TCMR_T20CMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga51c3b35fe3004abfbf163b17d7d302a4',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft20cmen_5fpos_198',['OPAMP_TCMR_T20CMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga8b98fc046c28441b83a11da31b0fa0f9',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_199',['OPAMP_TCMR_T8CMEN',['../group___peripheral___registers___bits___definition.html#ga298c510feed54941626f83c01c95db31',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_5fmsk_200',['OPAMP_TCMR_T8CMEN_Msk',['../group___peripheral___registers___bits___definition.html#ga573d7e6d96b5a0992c19a4a816f70fa0',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5ft8cmen_5fpos_201',['OPAMP_TCMR_T8CMEN_Pos',['../group___peripheral___registers___bits___definition.html#ga7d3c9c241cbf659d06e641b97efe91f9',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvmssel_202',['OPAMP_TCMR_VMSSEL',['../group___peripheral___registers___bits___definition.html#ga999bb5dade09dfab631331a6280ab452',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvmssel_5fmsk_203',['OPAMP_TCMR_VMSSEL_Msk',['../group___peripheral___registers___bits___definition.html#gab30158e5f14e61bec554e09db200f08a',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvmssel_5fpos_204',['OPAMP_TCMR_VMSSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga46a25e814475abe417c4af518d8737a9',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvpssel_205',['OPAMP_TCMR_VPSSEL',['../group___peripheral___registers___bits___definition.html#ga2c14f9b219fb78d4ada430586147e460',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5f0_206',['OPAMP_TCMR_VPSSEL_0',['../group___peripheral___registers___bits___definition.html#gaa9df4db9b828ccb1c950cec92462f5fe',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5f1_207',['OPAMP_TCMR_VPSSEL_1',['../group___peripheral___registers___bits___definition.html#ga5dfc9fc9faea268d007c88a5242b2de5',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5fmsk_208',['OPAMP_TCMR_VPSSEL_Msk',['../group___peripheral___registers___bits___definition.html#gac14f30c12a4154011282e5094eecf32b',1,'stm32g431xx.h']]],
  ['opamp_5ftcmr_5fvpssel_5fpos_209',['OPAMP_TCMR_VPSSEL_Pos',['../group___peripheral___registers___bits___definition.html#ga79a9070d23316f9580a565f0eb62d3ef',1,'stm32g431xx.h']]],
  ['opamp_5ftypedef_210',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['operation_20functions_211',['operation functions',['../group___e_x_t_i___exported___functions___group2.html',1,'IO operation functions'],['../group___g_p_i_o___exported___functions___group2.html',1,'IO operation functions'],['../group___u_a_r_t___exported___functions___group2.html',1,'IO operation functions']]],
  ['option_20bit_212',['FLASH Option Bytes User nBOOT0 option bit',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html',1,'']]],
  ['option_20bytes_20pcrop_20on_20rdp_20level_20type_213',['FLASH Option Bytes PCROP On RDP Level Type',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html',1,'']]],
  ['option_20bytes_20read_20protection_214',['FLASH Option Bytes Read Protection',['../group___f_l_a_s_h___o_b___read___protection.html',1,'']]],
  ['option_20bytes_20type_215',['FLASH Option Bytes Type',['../group___f_l_a_s_h___o_b___type.html',1,'']]],
  ['option_20bytes_20user_20boot1_20type_216',['FLASH Option Bytes User BOOT1 Type',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html',1,'']]],
  ['option_20bytes_20user_20bor_20level_217',['FLASH Option Bytes User BOR Level',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html',1,'']]],
  ['option_20bytes_20user_20ccmsram_20erase_20on_20reset_20type_218',['FLASH Option Bytes User CCMSRAM Erase On Reset Type',['../group___f_l_a_s_h___o_b___u_s_e_r___c_c_m_s_r_a_m___r_s_t.html',1,'']]],
  ['option_20bytes_20user_20internal_20reset_20holder_20bit_219',['FLASH Option Bytes User internal reset holder bit',['../group___f_l_a_s_h___o_b___u_s_e_r___i_n_t_e_r_n_a_l___r_e_s_e_t___h_o_l_d_e_r.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20standby_220',['FLASH Option Bytes User IWDG Mode On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20mode_20on_20stop_221',['FLASH Option Bytes User IWDG Mode On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20iwdg_20type_222',['FLASH Option Bytes User IWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html',1,'']]],
  ['option_20bytes_20user_20nboot0_20option_20bit_223',['FLASH Option Bytes User nBOOT0 option bit',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t0.html',1,'']]],
  ['option_20bytes_20user_20nrst_20mode_20bit_224',['FLASH Option Bytes User NRST mode bit',['../group___f_l_a_s_h___o_b___u_s_e_r___n_r_s_t___m_o_d_e.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20shutdown_225',['FLASH Option Bytes User Reset On Shutdown',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20standby_226',['FLASH Option Bytes User Reset On Standby',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html',1,'']]],
  ['option_20bytes_20user_20reset_20on_20stop_227',['FLASH Option Bytes User Reset On Stop',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html',1,'']]],
  ['option_20bytes_20user_20software_20boot0_228',['FLASH Option Bytes User Software BOOT0',['../group___f_l_a_s_h___o_b___u_s_e_r__n_s_w_b_o_o_t0.html',1,'']]],
  ['option_20bytes_20user_20sram_20parity_20check_20type_229',['FLASH Option Bytes User SRAM Parity Check Type',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m___p_e.html',1,'']]],
  ['option_20bytes_20user_20type_230',['FLASH Option Bytes User Type',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html',1,'']]],
  ['option_20bytes_20user_20wwdg_20type_231',['FLASH Option Bytes User WWDG Type',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html',1,'']]],
  ['optionbyte_5fboot_5flock_232',['OPTIONBYTE_BOOT_LOCK',['../group___f_l_a_s_h___o_b___type.html#ga8b5635a8e16d7fb9f067c3e0b2acd88e',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fpcrop_233',['OPTIONBYTE_PCROP',['../group___f_l_a_s_h___o_b___type.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5frdp_234',['OPTIONBYTE_RDP',['../group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fsec_235',['OPTIONBYTE_SEC',['../group___f_l_a_s_h___o_b___type.html#ga4bc1015d40131c033bad035c0d2e6ed5',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fuser_236',['OPTIONBYTE_USER',['../group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32g4xx_hal_flash.h']]],
  ['optionbyte_5fwrp_237',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32g4xx_hal_flash.h']]],
  ['optiontype_238',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_239',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_240',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_241',['OR',['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR'],['../struct_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef::OR']]],
  ['or_203_242',['TIM Group Channel 5 and Channel 1, 2 or 3',['../group___t_i_m___group___channel5.html',1,'']]],
  ['or_20differential_20ending_243',['Channel - Single or differential ending',['../group___a_d_c___h_a_l___e_c___c_h_a_n_n_e_l___s_i_n_g_l_e___d_i_f_f___e_n_d_i_n_g.html',1,'']]],
  ['or_20disabled_20status_244',['or Disabled Status',['../group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status.html',1,'AHB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b1___clock___sleep___enable___disable___status.html',1,'AHB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___enable___disable___status.html',1,'AHB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b2___clock___sleep___enable___disable___status.html',1,'AHB2 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___enable___disable___status.html',1,'AHB3 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_h_b3___clock___sleep___enable___disable___status.html',1,'AHB3 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___enable___disable___status.html',1,'APB1 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html',1,'APB1 Peripheral Clock Sleep Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___enable___disable___status.html',1,'APB2 Peripheral Clock Enabled or Disabled Status'],['../group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html',1,'APB2 Peripheral Clock Sleep Enabled or Disabled Status']]],
  ['or_20sequence_20conversions_245',['ADC sequencer end of unitary conversion or sequence conversions',['../group___a_d_c___e_o_c_selection.html',1,'']]],
  ['oscillator_20drive_20capability_246',['LSE oscillator drive capability',['../group___r_c_c___l_l___e_c___l_s_e_d_r_i_v_e.html',1,'']]],
  ['oscillator_20type_247',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillator_20values_20adaptation_248',['Oscillator Values adaptation',['../group___r_c_c___l_l___e_c___o_s_c___v_a_l_u_e_s.html',1,'']]],
  ['oscillatortype_249',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_250',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_251',['TIM OSSI OffState Selection for Idle mode state',['../group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_252',['TIM OSSR OffState Selection for Run mode state',['../group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html',1,'']]],
  ['otyper_253',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['out_20value_254',['UART polling-based communications time-out value',['../group___u_a_r_t___time_out___value.html',1,'']]],
  ['output_255',['PLL Clock Output',['../group___r_c_c___p_l_l___clock___output.html',1,'']]],
  ['output_20compare_20and_20pwm_20modes_256',['TIM Output Compare and PWM Modes',['../group___t_i_m___output___compare__and___p_w_m__modes.html',1,'']]],
  ['output_20compare_20functions_257',['Output Compare functions',['../group___t_i_m_ex___exported___functions___group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group___t_i_m___exported___functions___group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_258',['Output Compare Idle State',['../group___t_i_m___output___compare___n___idle___state.html',1,'TIM Complementary Output Compare Idle State'],['../group___t_i_m___output___compare___idle___state.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_259',['Output Compare Polarity',['../group___t_i_m___output___compare___n___polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group___t_i_m___output___compare___polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_260',['Output Compare State',['../group___t_i_m___output___compare___n___state.html',1,'TIM Complementary Output Compare State'],['../group___t_i_m___output___compare___state.html',1,'TIM Output Compare State']]],
  ['output_20enable_261',['TIM Automatic Output Enable',['../group___t_i_m___a_o_e___bit___set___reset.html',1,'']]],
  ['output_20fast_20state_262',['TIM Output Fast State',['../group___t_i_m___output___fast___state.html',1,'']]],
  ['output_5fod_263',['OUTPUT_OD',['../group___g_p_i_o___private___constants.html#gaea041a6db0843f4b27a6a39b829d56e7',1,'stm32g4xx_hal_gpio.h']]],
  ['output_5fpp_264',['OUTPUT_PP',['../group___g_p_i_o___private___constants.html#ga282324fff426c331d129b53d159ea008',1,'stm32g4xx_hal_gpio.h']]],
  ['output_5ftype_265',['OUTPUT_TYPE',['../group___g_p_i_o___private___constants.html#gaf282b119b7274dd3e3beb01a18ae9803',1,'stm32g4xx_hal_gpio.h']]],
  ['output_5ftype_5fpos_266',['OUTPUT_TYPE_Pos',['../group___g_p_i_o___private___constants.html#gafe471d87fbc31effdccdf78ec66dfd15',1,'stm32g4xx_hal_gpio.h']]],
  ['over_20sampling_267',['UART Over Sampling',['../group___u_a_r_t___over___sampling.html',1,'']]],
  ['overrun_268',['Overrun',['../struct_a_d_c___init_type_def.html#ac20c5da6d0ffd3de9c705eff0f5a13bc',1,'ADC_InitTypeDef']]],
  ['overrun_20behavior_20on_20conversion_20data_269',['ADC group regular - Overrun behavior on conversion data',['../group___a_d_c___h_a_l___e_c___r_e_g___o_v_r___d_a_t_a___b_e_h_a_v_i_o_r.html',1,'']]],
  ['overrun_20disable_270',['UART Advanced Feature Overrun Disable',['../group___u_a_r_t___overrun___disable.html',1,'']]],
  ['overrundisable_271',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_272',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['oversampling_273',['Oversampling',['../struct_a_d_c___init_type_def.html#ac56060c128320b1fa8f7a505e42183cc',1,'ADC_InitTypeDef']]],
  ['oversampling_20data_20shift_274',['Oversampling - Data shift',['../group___a_d_c___h_a_l___e_c___o_v_s___s_h_i_f_t.html',1,'']]],
  ['oversampling_20discontinuous_20mode_275',['Oversampling - Discontinuous mode',['../group___a_d_c___h_a_l___e_c___o_v_s___d_i_s_c_o_n_t___m_o_d_e.html',1,'']]],
  ['oversampling_20oversampling_20scope_20for_20adc_20group_20regular_276',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversampling_20ratio_277',['Oversampling - Ratio',['../group___a_d_c___h_a_l___e_c___o_v_s___r_a_t_i_o.html',1,'']]],
  ['oversampling_20scope_20for_20adc_20group_20regular_278',['Oversampling - Oversampling scope for ADC group regular',['../group___a_d_c___h_a_l___e_c___o_v_s___s_c_o_p_e___r_e_g.html',1,'']]],
  ['oversamplingmode_279',['OversamplingMode',['../struct_a_d_c___init_type_def.html#a9f2cda697b30bc6c4d4fcd1eccd8c3cd',1,'ADC_InitTypeDef']]],
  ['oversamplingstopreset_280',['OversamplingStopReset',['../struct_a_d_c___oversampling_type_def.html#a7ee9e95c9ba2331a0c7ef22af6dd7dd8',1,'ADC_OversamplingTypeDef']]],
  ['ovr_5fdata_5foverwritten_281',['OVR_DATA_OVERWRITTEN',['../group___h_a_l___a_d_c___aliased___defines.html#ga46d2fd3222a716456b74ad881eb34039',1,'stm32_hal_legacy.h']]],
  ['ovr_5fdata_5fpreserved_282',['OVR_DATA_PRESERVED',['../group___h_a_l___a_d_c___aliased___defines.html#ga1fb9c5eb49053187ac90c0af92662be6',1,'stm32_hal_legacy.h']]],
  ['ovr_5fevent_283',['OVR_EVENT',['../group___h_a_l___a_d_c___aliased___defines.html#gaf63a166dce844ba44197109fe3a3d02f',1,'stm32_hal_legacy.h']]]
];
