# sysverilog-course
A course on learning the System Verilog hardware description language
