# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do sumador_4b_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/Taller diseño/Taller 2/kacevedo_digital_design_lab_2022/laboratorio_2/experimento_2_quartus/half_adder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:53 on Aug 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Documents/Taller diseño/Taller 2/kacevedo_digital_design_lab_2022/laboratorio_2/experimento_2_quartus/half_adder.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Users/Usuario/Documents/Taller diseño/Taller 2/kacevedo_digital_design_lab_2022/laboratorio_2/experimento_2_quartus/simulation/modelsim/rtl_work/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Users/Usuario/Documents/Taller diseño/Taller 2/kacevedo_digital_design_lab_2022/laboratorio_2/experimento_2_quartus/simulation/modelsim/rtl_work/_temp/vcom4arqdc".
# El sistema no puede encontrar la ruta especificada. (GetLastError() = 3)
# ** Error: C:/Users/Usuario/Documents/Taller diseño/Taller 2/kacevedo_digital_design_lab_2022/laboratorio_2/experimento_2_quartus/half_adder.vhd(8): VHDL Compiler exiting
# End time: 21:59:54 on Aug 29,2022, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./sumador_4b_run_msim_rtl_vhdl.do line 8
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/Usuario/Documents/Taller diseño/Taller 2/kacevedo_digital_design_lab_2022/laboratorio_2/experimento_2_quartus/half_adder..."
