FSM

context State inv: self.children->size()=1

context UMLStateDiagram inv: self.children->select(c|c.type="Initial")->size = 1

/*context UMLStateDiagram 
def : let endstates : self.children->select(c|c.type="End")
inv : self.endstates.children->size = 0 */

   
context Transition inv: self.src.type <> "End"

------------------- 
LogicGates
-------------------

context And inv: self.children->size() >= 3
context And inv: self.children->select(c|c.type="InputPort")->size >= 2
context And inv: self.children->select(c|c.type="OutputPort")->size = 1

context Not inv: self.children->size() = 2
context Not inv: self.children->select(c|c.type="InputPort")->size = 1
context Not inv: self.children->select(c|c.type="OutputPort")->size = 1
context Not inv: self.children->select(c|c.oclIsTypeOf(InputPort))->size = 1

context Or inv: self.children->size() >= 3
context Or inv: self.children->select(c|c.type="InputPort")->size >= 2
context Or inv: self.children->select(c|c.type="OutputPort")->size = 1

context Nand inv: self.children->size() >= 3
context Nand inv: self.children->select(c|c.type="InputPort")->size >= 2
context Nand inv: self.children->select(c|c.type="OutputPort")->size = 1

context Xor inv: self.children->size() >= 3
context Xor inv: self.children->select(c|c.type="InputPort")->size >= 2
context Xor inv: self.children->select(c|c.type="OutputPort")->size = 1

context Buffer inv: self.children->size() = 2
context Buffer inv: self.children->select(c|c.type="InputPort")->size = 1
context Buffer inv: self.children->select(c|c.type="OutputPort")->size = 1

context Xnor inv: self.children->size() >= 3
context Xnor inv: self.children->select(c|c.type="InputPort")->size >= 2
context Xnor inv: self.children->select(c|c.type="OutputPort")->size = 1

------------------
SignalFLow
------------------
context Flow inv: self.src.type <> self.dst.type