Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Dec  5 12:38:52 2025
| Host         : HV-laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (4)
7. checking multiple_clock (110)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (110)
--------------------------------
 There are 110 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.048        0.000                      0                  206        0.133        0.000                      0                  206        2.000        0.000                       0                   116  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sysclk                             {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1        5.048        0.000                      0                  206        0.204        0.000                      0                  206        4.500        0.000                       0                   112  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0          5.048        0.000                      0                  206        0.204        0.000                      0                  206        4.500        0.000                       0                   112  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        5.048        0.000                      0                  206        0.133        0.000                      0                  206  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          5.048        0.000                      0                  206        0.133        0.000                      0                  206  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.920ns (39.283%)  route 2.968ns (60.717%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     4.025 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.025    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[5]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.071     9.045    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.029     9.074    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.948ns (39.629%)  route 2.968ns (60.371%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.341     4.053 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.053    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[6]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.071     9.045    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.120    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.920ns (40.528%)  route 2.818ns (59.472%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.313     3.875 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.875    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[1]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.071     9.067    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.029     9.096    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.948ns (40.877%)  route 2.818ns (59.123%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.341     3.903 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.903    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[2]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.071     9.067    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.075     9.142    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.142    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.920ns (41.179%)  route 2.743ns (58.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     3.800 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.800    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[7]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.071     9.045    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.031     9.076    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.946ns (41.505%)  route 2.743ns (58.495%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.339     3.826 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.826    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[8]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.071     9.045    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.120    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.920ns (42.222%)  route 2.627ns (57.778%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.668     3.372    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.313     3.685 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1/O
                         net (fo=1, routed)           0.000     3.685    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1_n_0
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.677     8.508    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/C
                         clock pessimism              0.567     9.075    
                         clock uncertainty           -0.071     9.004    
    SLICE_X109Y84        FDPE (Setup_fdpe_C_D)        0.031     9.035    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg
  -------------------------------------------------------------------
                         required time                          9.035    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.920ns (41.967%)  route 2.655ns (58.033%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.313     3.713 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[10]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.071     9.046    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.029     9.075    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.320%)  route 2.655ns (57.680%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.341     3.741 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.741    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[9]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.071     9.046    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.075     9.121    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.946ns (48.147%)  route 2.096ns (51.853%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.637     2.340    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.339     2.679 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=7, routed)           0.500     3.179    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1_n_0
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.071     9.005    
    SLICE_X109Y86        FDCE (Setup_fdce_C_CE)      -0.429     8.576    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.313    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[6]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.045    -0.268 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.092    -0.472    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.314    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[14]
    SLICE_X109Y85        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.092    -0.473    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.321    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[0]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.091    -0.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.215ns (59.820%)  route 0.144ns (40.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.634    -0.597    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.289    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[3]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.455    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[4]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.107    -0.492    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.303    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[12]
    SLICE_X109Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.261 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.107    -0.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.301    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[0]
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.299    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.042    -0.257 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.164    -0.435 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/Q
                         net (fo=2, routed)           0.163    -0.272    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data
    SLICE_X112Y86        LUT2 (Prop_lut2_I1_O)        0.043    -0.229 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDCE (Hold_fdce_C_D)         0.133    -0.466    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.369%)  route 0.199ns (51.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=19, routed)          0.199    -0.262    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/count
    SLICE_X108Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller_n_1
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X108Y84        FDCE (Hold_fdce_C_D)         0.120    -0.466    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y84    design_1_i/pmod_dac_ad5541a/U0/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y84    design_1_i/pmod_dac_ad5541a/U0/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y84    design_1_i/pmod_dac_ad5541a/U0/count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.920ns (39.283%)  route 2.968ns (60.717%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     4.025 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.025    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[5]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.029     9.073    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.948ns (39.629%)  route 2.968ns (60.371%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.341     4.053 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.053    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[6]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.119    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.920ns (40.528%)  route 2.818ns (59.472%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.313     3.875 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.875    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[1]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.029     9.095    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.948ns (40.877%)  route 2.818ns (59.123%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.341     3.903 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.903    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[2]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.075     9.141    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.920ns (41.179%)  route 2.743ns (58.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     3.800 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.800    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[7]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.031     9.075    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.946ns (41.505%)  route 2.743ns (58.495%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.339     3.826 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.826    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[8]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.119    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.920ns (42.222%)  route 2.627ns (57.778%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.668     3.372    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.313     3.685 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1/O
                         net (fo=1, routed)           0.000     3.685    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1_n_0
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.677     8.508    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/C
                         clock pessimism              0.567     9.075    
                         clock uncertainty           -0.072     9.003    
    SLICE_X109Y84        FDPE (Setup_fdpe_C_D)        0.031     9.034    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.920ns (41.967%)  route 2.655ns (58.033%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.313     3.713 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[10]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.072     9.045    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.029     9.074    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.320%)  route 2.655ns (57.680%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.341     3.741 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.741    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[9]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.072     9.045    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.075     9.120    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.946ns (48.147%)  route 2.096ns (51.853%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.637     2.340    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.339     2.679 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=7, routed)           0.500     3.179    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1_n_0
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X109Y86        FDCE (Setup_fdce_C_CE)      -0.429     8.575    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.313    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[6]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.045    -0.268 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.274    -0.564    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.092    -0.472    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.314    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[14]
    SLICE_X109Y85        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.274    -0.565    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.092    -0.473    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.321    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[0]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.254    -0.582    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.091    -0.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.215ns (59.820%)  route 0.144ns (40.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.634    -0.597    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.289    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[3]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.455    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[4]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.107    -0.492    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.303    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[12]
    SLICE_X109Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.261 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.107    -0.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.301    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[0]
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.299    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.042    -0.257 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.164    -0.435 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/Q
                         net (fo=2, routed)           0.163    -0.272    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data
    SLICE_X112Y86        LUT2 (Prop_lut2_I1_O)        0.043    -0.229 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                         clock pessimism              0.237    -0.599    
    SLICE_X112Y86        FDCE (Hold_fdce_C_D)         0.133    -0.466    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.369%)  route 0.199ns (51.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=19, routed)          0.199    -0.262    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/count
    SLICE_X108Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller_n_1
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.254    -0.586    
    SLICE_X108Y84        FDCE (Hold_fdce_C_D)         0.120    -0.466    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y84    design_1_i/pmod_dac_ad5541a/U0/count_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y84    design_1_i/pmod_dac_ad5541a/U0/count_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X106Y84    design_1_i/pmod_dac_ad5541a/U0/count_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X108Y84    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y83    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X109Y84    design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X106Y82    design_1_i/pmod_dac_ad5541a/U0/count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.920ns (39.283%)  route 2.968ns (60.717%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     4.025 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.025    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[5]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.029     9.073    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.948ns (39.629%)  route 2.968ns (60.371%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.341     4.053 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.053    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[6]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.119    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.920ns (40.528%)  route 2.818ns (59.472%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.313     3.875 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.875    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[1]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.029     9.095    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.948ns (40.877%)  route 2.818ns (59.123%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.341     3.903 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.903    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[2]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.075     9.141    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.920ns (41.179%)  route 2.743ns (58.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     3.800 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.800    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[7]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.031     9.075    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.946ns (41.505%)  route 2.743ns (58.495%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.339     3.826 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.826    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[8]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.119    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.920ns (42.222%)  route 2.627ns (57.778%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.668     3.372    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.313     3.685 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1/O
                         net (fo=1, routed)           0.000     3.685    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1_n_0
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.677     8.508    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/C
                         clock pessimism              0.567     9.075    
                         clock uncertainty           -0.072     9.003    
    SLICE_X109Y84        FDPE (Setup_fdpe_C_D)        0.031     9.034    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.920ns (41.967%)  route 2.655ns (58.033%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.313     3.713 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[10]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.072     9.045    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.029     9.074    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.320%)  route 2.655ns (57.680%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.341     3.741 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.741    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[9]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.072     9.045    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.075     9.120    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.946ns (48.147%)  route 2.096ns (51.853%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.637     2.340    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.339     2.679 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=7, routed)           0.500     3.179    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1_n_0
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X109Y86        FDCE (Setup_fdce_C_CE)      -0.429     8.575    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.313    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[6]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.045    -0.268 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.072    -0.493    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.092    -0.401    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.314    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[14]
    SLICE_X109Y85        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.072    -0.494    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.092    -0.402    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.321    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[0]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.072    -0.511    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.091    -0.420    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.215ns (59.820%)  route 0.144ns (40.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.634    -0.597    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.289    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[3]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.274    -0.562    
                         clock uncertainty            0.072    -0.491    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.384    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[4]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.107    -0.421    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.303    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[12]
    SLICE_X109Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.261 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.072    -0.529    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.107    -0.422    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.301    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[0]
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.072    -0.527    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.420    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.299    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.042    -0.257 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.072    -0.527    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.420    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.164    -0.435 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/Q
                         net (fo=2, routed)           0.163    -0.272    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data
    SLICE_X112Y86        LUT2 (Prop_lut2_I1_O)        0.043    -0.229 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X112Y86        FDCE (Hold_fdce_C_D)         0.133    -0.395    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.369%)  route 0.199ns (51.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=19, routed)          0.199    -0.262    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/count
    SLICE_X108Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller_n_1
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X108Y84        FDCE (Hold_fdce_C_D)         0.120    -0.395    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.178    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 1.920ns (39.283%)  route 2.968ns (60.717%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     4.025 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     4.025    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[5]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.029     9.073    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                          -4.025    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.916ns  (logic 1.948ns (39.629%)  route 2.968ns (60.371%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          2.009     3.712    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.341     4.053 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[6]_i_1/O
                         net (fo=1, routed)           0.000     4.053    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[6]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.119    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -4.053    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.920ns (40.528%)  route 2.818ns (59.472%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.313     3.875 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     3.875    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[1]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.029     9.095    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.095    
                         arrival time                          -3.875    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.238ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.766ns  (logic 1.948ns (40.877%)  route 2.818ns (59.123%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.859     3.562    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.341     3.903 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     3.903    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[2]
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676     8.507    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/C
                         clock pessimism              0.631     9.138    
                         clock uncertainty           -0.072     9.066    
    SLICE_X111Y81        FDCE (Setup_fdce_C_D)        0.075     9.141    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.141    
                         arrival time                          -3.903    
  -------------------------------------------------------------------
                         slack                                  5.238    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.920ns (41.179%)  route 2.743ns (58.821%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.313     3.800 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[7]_i_1/O
                         net (fo=1, routed)           0.000     3.800    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[7]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.031     9.075    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 1.946ns (41.505%)  route 2.743ns (58.495%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.784     3.487    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y82        LUT3 (Prop_lut3_I1_O)        0.339     3.826 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[8]_i_1/O
                         net (fo=1, routed)           0.000     3.826    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[8]
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/C
                         clock pessimism              0.607     9.116    
                         clock uncertainty           -0.072     9.044    
    SLICE_X111Y82        FDCE (Setup_fdce_C_D)        0.075     9.119    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.547ns  (logic 1.920ns (42.222%)  route 2.627ns (57.778%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 8.508 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.668     3.372    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X109Y84        LUT4 (Prop_lut4_I1_O)        0.313     3.685 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1/O
                         net (fo=1, routed)           0.000     3.685    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_i_1_n_0
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.677     8.508    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg/C
                         clock pessimism              0.567     9.075    
                         clock uncertainty           -0.072     9.003    
    SLICE_X109Y84        FDPE (Setup_fdpe_C_D)        0.031     9.034    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy_reg
  -------------------------------------------------------------------
                         required time                          9.034    
                         arrival time                          -3.685    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.361ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 1.920ns (41.967%)  route 2.655ns (58.033%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.313     3.713 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.713    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[10]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.072     9.045    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.029     9.074    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -3.713    
  -------------------------------------------------------------------
                         slack                                  5.361    

Slack (MET) :             5.379ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 1.948ns (42.320%)  route 2.655ns (57.680%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 8.510 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.696     3.400    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X111Y83        LUT3 (Prop_lut3_I1_O)        0.341     3.741 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count[9]_i_1/O
                         net (fo=1, routed)           0.000     3.741    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/p_1_in[9]
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679     8.510    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]/C
                         clock pessimism              0.607     9.117    
                         clock uncertainty           -0.072     9.045    
    SLICE_X111Y83        FDCE (Setup_fdce_C_D)        0.075     9.120    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.120    
                         arrival time                          -3.741    
  -------------------------------------------------------------------
                         slack                                  5.379    

Slack (MET) :             5.396ns  (required time - arrival time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        4.042ns  (logic 1.946ns (48.147%)  route 2.096ns (51.853%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 8.509 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.862ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.854    -0.862    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDCE (Prop_fdce_C_Q)         0.419    -0.443 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/Q
                         net (fo=2, routed)           0.959     0.516    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg_n_0_[4]
    SLICE_X111Y84        LUT3 (Prop_lut3_I1_O)        0.296     0.812 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     0.812    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_i_3_n_0
    SLICE_X111Y84        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.362 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry_n_0
    SLICE_X111Y85        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.476 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.476    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__0_n_0
    SLICE_X111Y86        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.704 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.637     2.340    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/busy1
    SLICE_X112Y86        LUT3 (Prop_lut3_I0_O)        0.339     2.679 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1/O
                         net (fo=7, routed)           0.500     3.179    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles[5]_i_1_n_0
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678     8.509    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]/C
                         clock pessimism              0.567     9.076    
                         clock uncertainty           -0.072     9.004    
    SLICE_X109Y86        FDCE (Setup_fdce_C_CE)      -0.429     8.575    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                          8.575    
                         arrival time                          -3.179    
  -------------------------------------------------------------------
                         slack                                  5.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[6]/Q
                         net (fo=1, routed)           0.144    -0.313    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[6]
    SLICE_X109Y87        LUT3 (Prop_lut3_I2_O)        0.045    -0.268 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.268    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[6]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]/C
                         clock pessimism              0.274    -0.564    
                         clock uncertainty            0.072    -0.493    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.092    -0.401    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X110Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[14]/Q
                         net (fo=1, routed)           0.144    -0.314    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[14]
    SLICE_X109Y85        LUT3 (Prop_lut3_I2_O)        0.045    -0.269 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[14]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]/C
                         clock pessimism              0.274    -0.565    
                         clock uncertainty            0.072    -0.494    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.092    -0.402    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y89        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/Q
                         net (fo=1, routed)           0.136    -0.321    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[0]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.045    -0.276 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[0]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                         clock pessimism              0.254    -0.582    
                         clock uncertainty            0.072    -0.511    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.091    -0.420    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.215ns (59.820%)  route 0.144ns (40.180%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.634    -0.597    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164    -0.433 r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/Q
                         net (fo=1, routed)           0.144    -0.289    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/Q[3]
    SLICE_X109Y88        LUT3 (Prop_lut3_I2_O)        0.051    -0.238 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[3]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]/C
                         clock pessimism              0.274    -0.562    
                         clock uncertainty            0.072    -0.491    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.384    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y87        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[4]/Q
                         net (fo=1, routed)           0.156    -0.302    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[4]
    SLICE_X109Y87        LUT2 (Prop_lut2_I0_O)        0.042    -0.260 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[5]_i_1_n_0
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.901    -0.839    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y87        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X109Y87        FDCE (Hold_fdce_C_D)         0.107    -0.421    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.303    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[12]
    SLICE_X109Y85        LUT2 (Prop_lut2_I0_O)        0.042    -0.261 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[13]_i_1_n_0
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.900    -0.840    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.072    -0.529    
    SLICE_X109Y85        FDCE (Hold_fdce_C_D)         0.107    -0.422    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[0]/Q
                         net (fo=1, routed)           0.156    -0.301    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[0]
    SLICE_X109Y88        LUT3 (Prop_lut3_I0_O)        0.042    -0.259 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.259    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[1]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.072    -0.527    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.420    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.633    -0.598    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[8]/Q
                         net (fo=1, routed)           0.158    -0.299    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg_n_0_[8]
    SLICE_X109Y88        LUT2 (Prop_lut2_I0_O)        0.042    -0.257 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer[9]_i_1_n_0
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.072    -0.527    
    SLICE_X109Y88        FDCE (Hold_fdce_C_D)         0.107    -0.420    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/tx_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDCE (Prop_fdce_C_Q)         0.164    -0.435 f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/Q
                         net (fo=2, routed)           0.163    -0.272    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data
    SLICE_X112Y86        LUT2 (Prop_lut2_I1_O)        0.043    -0.229 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_i_1_n_0
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X112Y86        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.072    -0.528    
    SLICE_X112Y86        FDCE (Hold_fdce_C_D)         0.133    -0.395    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/assert_data_reg
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.369%)  route 0.199ns (51.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[1]_inv/Q
                         net (fo=19, routed)          0.199    -0.262    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/count
    SLICE_X108Y84        LUT6 (Prop_lut6_I3_O)        0.045    -0.217 r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller_n_1
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.899    -0.841    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X108Y84        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.254    -0.586    
                         clock uncertainty            0.072    -0.515    
    SLICE_X108Y84        FDCE (Hold_fdce_C_D)         0.120    -0.395    design_1_i/pmod_dac_ad5541a/U0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.178    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.215ns (56.322%)  route 3.269ns (43.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.858    -0.858    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X108Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           0.821     0.481    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg_n_0
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.124     0.605 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           2.448     3.053    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     6.626 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     6.626    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.035ns (63.679%)  route 2.302ns (36.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.855    -0.861    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           2.302     1.896    ja_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.476 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.476    ja[0]
    Y18                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.986ns (68.048%)  route 1.872ns (31.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.456    -0.404 r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/Q
                         net (fo=2, routed)           1.872     1.467    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     4.997 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.997    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 4.078ns (70.865%)  route 1.676ns (29.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.860    -0.856    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X113Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.456    -0.400 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.676     1.276    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622     4.898 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     4.898    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.372ns (77.050%)  route 0.409ns (22.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/Q
                         net (fo=2, routed)           0.409    -0.051    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.180 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     1.180    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.463ns (80.985%)  route 0.343ns (19.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X113Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.343    -0.115    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.207 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     1.207    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.421ns (69.698%)  route 0.618ns (30.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           0.618     0.157    ja_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.437 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.437    ja[0]
    Y18                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.500ns (65.766%)  route 0.781ns (34.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/clk
    SLICE_X109Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/Q
                         net (fo=2, routed)           0.100    -0.373    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_0
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.098    -0.275 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           0.681     0.405    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.679 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     1.679    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 4.215ns (56.322%)  route 3.269ns (43.678%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.858    -0.858    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X108Y85        FDRE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.340 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg/Q
                         net (fo=2, routed)           0.821     0.481    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_tristate_oe_reg_n_0
    SLICE_X109Y83        LUT2 (Prop_lut2_I0_O)        0.124     0.605 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           2.448     3.053    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573     6.626 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     6.626    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.337ns  (logic 4.035ns (63.679%)  route 2.302ns (36.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.855    -0.861    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.456    -0.405 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           2.302     1.896    ja_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         3.579     5.476 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.476    ja[0]
    Y18                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.986ns (68.048%)  route 1.872ns (31.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.856    -0.860    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.456    -0.404 r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/Q
                         net (fo=2, routed)           1.872     1.467    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530     4.997 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.997    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.754ns  (logic 4.078ns (70.865%)  route 1.676ns (29.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.860    -0.856    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X113Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.456    -0.400 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           1.676     1.276    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622     4.898 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     4.898    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.372ns (77.050%)  route 0.409ns (22.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.631    -0.600    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y84        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y84        FDPE (Prop_fdpe_C_Q)         0.141    -0.459 r  design_1_i/pmod_dac_ad5541a/U0/busy_reg/Q
                         net (fo=2, routed)           0.409    -0.051    led0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.180 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     1.180    led0
    R14                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.463ns (80.985%)  route 0.343ns (19.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.632    -0.599    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X113Y85        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y85        FDCE (Prop_fdce_C_Q)         0.141    -0.458 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/sclk_reg/Q
                         net (fo=2, routed)           0.343    -0.115    ja3_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.207 r  ja3_OBUF_inst/O
                         net (fo=0)                   0.000     1.207    ja3
    Y17                                                               r  ja3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.421ns (69.698%)  route 0.618ns (30.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X109Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDPE (Prop_fdpe_C_Q)         0.141    -0.460 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           0.618     0.157    ja_OBUF[0]
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.437 r  ja_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.437    ja[0]
    Y18                                                               r  ja[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ja1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.500ns (65.766%)  route 0.781ns (34.234%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.630    -0.601    design_1_i/pmod_dac_ad5541a/clk
    SLICE_X109Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y83        FDCE (Prop_fdce_C_Q)         0.128    -0.473 r  design_1_i/pmod_dac_ad5541a/mosi_INST_0_i_1/Q
                         net (fo=2, routed)           0.100    -0.373    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_0
    SLICE_X109Y83        LUT2 (Prop_lut2_I1_O)        0.098    -0.275 r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/mosi_INST_0/O
                         net (fo=1, routed)           0.681     0.405    ja1_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.679 r  ja1_OBUF_inst/O
                         net (fo=0)                   0.000     1.679    ja1
    Y19                                                               r  ja1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[3]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.533ns (25.640%)  route 4.445ns (74.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.445     5.977    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y83        FDPE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679    -1.490    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[0]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.533ns (25.640%)  route 4.445ns (74.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.445     5.977    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y83        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679    -1.490    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.309ns (29.929%)  route 0.725ns (70.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.725     1.034    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/dac_tx_ena
    SLICE_X109Y90        FDRE                                         r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.904    -0.836    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.275ns (23.858%)  route 0.878ns (76.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.878     1.153    design_1_i/pmod_dac_ad5541a/U0/dac_data[0]
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.281ns (22.229%)  route 0.982ns (77.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.982     1.262    design_1_i/pmod_dac_ad5541a/U0/dac_data[1]
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.232ns (16.712%)  route 1.156ns (83.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.156     1.388    design_1_i/pmod_dac_ad5541a/U0/dac_data[2]
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.300ns (21.348%)  route 1.105ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.105     1.405    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X112Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.300ns (21.348%)  route 1.105ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.105     1.405    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X112Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.300ns (21.348%)  route 1.105ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.105     1.405    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X112Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.231ns (16.207%)  route 1.196ns (83.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.196     1.428    design_1_i/pmod_dac_ad5541a/U0/dac_data[3]
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.300ns (20.781%)  route 1.143ns (79.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.143     1.443    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X109Y89        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.300ns (19.924%)  route 1.205ns (80.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.205     1.505    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[29]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay           114 Endpoints
Min Delay           114 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[1]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[3]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.269ns  (logic 1.533ns (24.447%)  route 4.737ns (75.553%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.737     6.269    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y81        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.676    -1.493    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y81        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[4]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[5]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[6]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[7]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.128ns  (logic 1.533ns (25.009%)  route 4.596ns (74.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.596     6.128    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y82        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.678    -1.491    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y82        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[8]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.533ns (25.640%)  route 4.445ns (74.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.445     5.977    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y83        FDPE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679    -1.490    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDPE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[0]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.977ns  (logic 1.533ns (25.640%)  route 4.445ns (74.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          4.445     5.977    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y83        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         1.679    -1.490    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y83        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw0
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/flipflop_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.034ns  (logic 0.309ns (29.929%)  route 0.725ns (70.071%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw0 (IN)
                         net (fo=0)                   0.000     0.000    sw0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw0_IBUF_inst/O
                         net (fo=1, routed)           0.725     1.034    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/dac_tx_ena
    SLICE_X109Y90        FDRE                                         r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/flipflop_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.904    -0.836    design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/clk
    SLICE_X109Y90        FDRE                                         r  design_1_i/pmod_dac_ad5541a/U0/tx_button_controller/flipflop_1_reg/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.153ns  (logic 0.275ns (23.858%)  route 0.878ns (76.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           0.878     1.153    design_1_i/pmod_dac_ad5541a/U0/dac_data[0]
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.262ns  (logic 0.281ns (22.229%)  route 0.982ns (77.771%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    L20                  IBUF (Prop_ibuf_I_O)         0.281     0.281 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           0.982     1.262    design_1_i/pmod_dac_ad5541a/U0/dac_data[1]
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.388ns  (logic 0.232ns (16.712%)  route 1.156ns (83.288%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.156     1.388    design_1_i/pmod_dac_ad5541a/U0/dac_data[2]
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.300ns (21.348%)  route 1.105ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.105     1.405    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X112Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[1]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.300ns (21.348%)  route 1.105ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.105     1.405    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X112Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[2]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.405ns  (logic 0.300ns (21.348%)  route 1.105ns (78.652%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.105     1.405    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X112Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.428ns  (logic 0.231ns (16.207%)  route 1.196ns (83.793%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.196     1.428    design_1_i/pmod_dac_ad5541a/U0/dac_data[3]
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X112Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[3]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.300ns (20.781%)  route 1.143ns (79.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.837ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.143     1.443    design_1_i/pmod_dac_ad5541a/U0/reset
    SLICE_X109Y89        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.903    -0.837    design_1_i/pmod_dac_ad5541a/U0/clk
    SLICE_X109Y89        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_tx_data_reg[0]/C

Slack:                    inf
  Source:                 sw1
                            (input port)
  Destination:            design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.300ns (19.924%)  route 1.205ns (80.076%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw1 (IN)
                         net (fo=0)                   0.000     0.000    sw1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw1_IBUF_inst/O
                         net (fo=97, routed)          1.205     1.505    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/reset
    SLICE_X111Y88        FDCE                                         f  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=110, routed)         0.906    -0.834    design_1_i/pmod_dac_ad5541a/U0/spi_master_0/clk
    SLICE_X111Y88        FDCE                                         r  design_1_i/pmod_dac_ad5541a/U0/spi_master_0/count_reg[29]/C





