\doxysection{srsran\+::ssb\+\_\+processor Class Reference}
\hypertarget{classsrsran_1_1ssb__processor}{}\label{classsrsran_1_1ssb__processor}\index{srsran::ssb\_processor@{srsran::ssb\_processor}}


Describes the SSB processor interface.  




{\ttfamily \#include $<$ssb\+\_\+processor.\+h$>$}

Inheritance diagram for srsran\+::ssb\+\_\+processor\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1ssb__processor}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t}{pdu\+\_\+t}}
\begin{DoxyCompactList}\small\item\em Describes the SS/\+PBCH Block PDU. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1ssb__processor_a0a12ea9757b6b1b0a846bbfcc93abd4e}\label{classsrsran_1_1ssb__processor_a0a12ea9757b6b1b0a846bbfcc93abd4e} 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}ssb\+\_\+processor} ()=default
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1ssb__processor_a1eaf2b3d1c6909965f8b2c793c08092f}{process}} (\mbox{\hyperlink{classsrsran_1_1resource__grid__writer}{resource\+\_\+grid\+\_\+writer}} \&grid, const \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t}{pdu\+\_\+t}} \&pdu)=0
\begin{DoxyCompactList}\small\item\em Processes the SS/\+PBCH Block PDU and writes the resultant signal in the given grid. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1ssb__processor_ab47171822db895d7a4508074813f9dcf}\label{classsrsran_1_1ssb__processor_ab47171822db895d7a4508074813f9dcf} 
static constexpr unsigned {\bfseries BCH\+\_\+\+PAYLOAD\+\_\+\+SIZE} = 32
\begin{DoxyCompactList}\small\item\em Defines the BCH payload size. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Describes the SSB processor interface. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1ssb__processor_a1eaf2b3d1c6909965f8b2c793c08092f}\label{classsrsran_1_1ssb__processor_a1eaf2b3d1c6909965f8b2c793c08092f} 
\index{srsran::ssb\_processor@{srsran::ssb\_processor}!process@{process}}
\index{process@{process}!srsran::ssb\_processor@{srsran::ssb\_processor}}
\doxysubsubsection{\texorpdfstring{process()}{process()}}
{\footnotesize\ttfamily virtual void srsran\+::ssb\+\_\+processor\+::process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1resource__grid__writer}{resource\+\_\+grid\+\_\+writer}} \&}]{grid,  }\item[{const \mbox{\hyperlink{structsrsran_1_1ssb__processor_1_1pdu__t}{pdu\+\_\+t}} \&}]{pdu }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Processes the SS/\+PBCH Block PDU and writes the resultant signal in the given grid. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em grid} & Destination resource grid. \\
\hline
\mbox{\texttt{ in}}  & {\em pdu} & Properties to generate the SSB message. \\
\hline
\end{DoxyParams}


Implemented in \mbox{\hyperlink{classsrsran_1_1ssb__processor__impl_a4fbf487aa3f53b6a6ebd34d764bd1369}{srsran\+::ssb\+\_\+processor\+\_\+impl}}, \mbox{\hyperlink{classsrsran_1_1ssb__processor__pool_a7988897970d92a8806fb87fa52f751ef}{srsran\+::ssb\+\_\+processor\+\_\+pool}}, and \mbox{\hyperlink{classsrsran_1_1ssb__processor__spy_a2ab8f6e41b9bf273c0414cc27a50db81}{srsran\+::ssb\+\_\+processor\+\_\+spy}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+processors/ssb\+\_\+processor.\+h\end{DoxyCompactItemize}
