{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1704003854294 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1704003854295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 14:24:14 2023 " "Processing started: Sun Dec 31 14:24:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1704003854295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1704003854295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off Shift_R_Reg_8bit -c Shift_R_Reg_8bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1704003854295 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1704003854689 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shift_R_Reg_8bit.v(96) " "Verilog HDL information at Shift_R_Reg_8bit.v(96): always construct contains both blocking and non-blocking assignments" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 96 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704003854731 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "beep Beep Shift_R_Reg_8bit.v(13) " "Verilog HDL Declaration information at Shift_R_Reg_8bit.v(13): object \"beep\" differs only in case from object \"Beep\" in the same scope" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1704003854731 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shift_R_Reg_8bit.v(890) " "Verilog HDL information at Shift_R_Reg_8bit.v(890): always construct contains both blocking and non-blocking assignments" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 890 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1704003854733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_r_reg_8bit.v 9 9 " "Found 9 design units, including 9 entities, in source file shift_r_reg_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_R_Reg_8bit " "Found entity 1: Shift_R_Reg_8bit" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "2 amodule " "Found entity 2: amodule" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 728 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "3 bmodule " "Found entity 3: bmodule" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 781 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "4 skill " "Found entity 4: skill" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "5 divfreq " "Found entity 5: divfreq" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1056 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "6 divfreq2 " "Found entity 6: divfreq2" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1071 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "7 divfreq3 " "Found entity 7: divfreq3" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1086 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "8 divfreq4 " "Found entity 8: divfreq4" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""} { "Info" "ISGN_ENTITY_NAME" "9 divfreq7 " "Found entity 9: divfreq7" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1704003854735 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div Shift_R_Reg_8bit.v(53) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(53): created implicit net for \"CLK_div\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div2 Shift_R_Reg_8bit.v(54) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(54): created implicit net for \"CLK_div2\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div3 Shift_R_Reg_8bit.v(55) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(55): created implicit net for \"CLK_div3\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div4 Shift_R_Reg_8bit.v(56) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(56): created implicit net for \"CLK_div4\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div5 Shift_R_Reg_8bit.v(67) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(67): created implicit net for \"CLK_div5\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"B_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alife Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"Alife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Blife Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"Blife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_column Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854736 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_column Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"a_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense_type Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"b_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cc Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"cc\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccb Shift_R_Reg_8bit.v(729) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(729): created implicit net for \"ccb\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_attack\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_defense\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"CLK_div\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"A_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_attack_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alife Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"Alife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Blife Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"Blife\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_attack_column Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_attack_column Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_attack_column\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a_defense_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"a_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b_defense_type Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"b_defense_type\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cc Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"cc\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854738 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ccb Shift_R_Reg_8bit.v(782) " "Verilog HDL Implicit Net warning at Shift_R_Reg_8bit.v(782): created implicit net for \"ccb\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 782 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003854738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Shift_R_Reg_8bit " "Elaborating entity \"Shift_R_Reg_8bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1704003854788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 Shift_R_Reg_8bit.v(73) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(73): truncated value with size 5 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854791 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(360) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(360): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854793 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(370) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(370): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854793 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(379) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(379): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854793 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(388) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(388): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854793 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(397) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(397): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854794 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(406) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(406): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854794 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(415) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(415): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854794 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(424) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(424): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854794 "|Shift_R_Reg_8bit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dot Shift_R_Reg_8bit.v(96) " "Verilog HDL Always Construct warning at Shift_R_Reg_8bit.v(96): inferring latch(es) for variable \"dot\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 96 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1704003854799 "|Shift_R_Reg_8bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot Shift_R_Reg_8bit.v(96) " "Inferred latch for \"dot\" at Shift_R_Reg_8bit.v(96)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1704003854806 "|Shift_R_Reg_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "Shift_R_Reg_8bit.v" "F0" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:F1 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:F1\"" {  } { { "Shift_R_Reg_8bit.v" "F1" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq3 divfreq3:F2 " "Elaborating entity \"divfreq3\" for hierarchy \"divfreq3:F2\"" {  } { { "Shift_R_Reg_8bit.v" "F2" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq4 divfreq4:F3 " "Elaborating entity \"divfreq4\" for hierarchy \"divfreq4:F3\"" {  } { { "Shift_R_Reg_8bit.v" "F3" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amodule amodule:F4 " "Elaborating entity \"amodule\" for hierarchy \"amodule:F4\"" {  } { { "Shift_R_Reg_8bit.v" "F4" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "skill amodule:F4\|skill:F6 " "Elaborating entity \"skill\" for hierarchy \"amodule:F4\|skill:F6\"" {  } { { "Shift_R_Reg_8bit.v" "F6" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854888 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "a_attack_column Shift_R_Reg_8bit.v(867) " "Verilog HDL warning at Shift_R_Reg_8bit.v(867): initial value for variable a_attack_column should be constant" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 867 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1704003854889 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "b_attack_column Shift_R_Reg_8bit.v(867) " "Verilog HDL warning at Shift_R_Reg_8bit.v(867): initial value for variable b_attack_column should be constant" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 867 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1704003854889 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(928) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(928): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 928 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854890 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(930) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(930): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854890 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(933) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(933): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854890 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(934) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(934): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854890 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(935) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(935): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854891 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(936) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(936): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854891 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(939) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(939): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854891 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(946) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(946): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 946 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854891 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(968) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(968): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854892 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(983) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(983): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 983 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854892 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(993) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(993): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854892 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(994) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(994): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 994 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854892 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(996) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(996): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 996 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(997) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(997): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 997 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(998) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(998): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Shift_R_Reg_8bit.v(999) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(999): truncated value with size 32 to match size of target (8)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1001) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1001): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1005) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1005): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1011) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1011): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1011 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854893 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1033) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1033): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854894 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Shift_R_Reg_8bit.v(1046) " "Verilog HDL assignment warning at Shift_R_Reg_8bit.v(1046): truncated value with size 32 to match size of target (4)" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1704003854894 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "a_defense_type Shift_R_Reg_8bit.v(848) " "Output port \"a_defense_type\" at Shift_R_Reg_8bit.v(848) has no driver" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 848 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704003854896 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "b_defense_type Shift_R_Reg_8bit.v(849) " "Output port \"b_defense_type\" at Shift_R_Reg_8bit.v(849) has no driver" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 849 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1704003854896 "|Shift_R_Reg_8bit|amodule:F4|skill:F6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bmodule bmodule:F5 " "Elaborating entity \"bmodule\" for hierarchy \"bmodule:F5\"" {  } { { "Shift_R_Reg_8bit.v" "F5" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq7 divfreq7:F7 " "Elaborating entity \"divfreq7\" for hierarchy \"divfreq7:F7\"" {  } { { "Shift_R_Reg_8bit.v" "F7" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1704003854930 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1704003855724 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 111 -1 0 } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 743 -1 0 } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } } { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 796 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1704003855737 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1704003855737 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[0\] skill:F6\|a_attack_column\[0\]~_emulated skill:F6\|a_attack_column\[0\]~1 " "Register \"skill:F6\|a_attack_column\[0\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[0\]~_emulated\" and latch \"skill:F6\|a_attack_column\[0\]~1\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[0\] skill:F6\|b_attack_column\[0\]~_emulated skill:F6\|b_attack_column\[0\]~1 " "Register \"skill:F6\|b_attack_column\[0\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[0\]~_emulated\" and latch \"skill:F6\|b_attack_column\[0\]~1\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[1\] skill:F6\|b_attack_column\[1\]~_emulated skill:F6\|b_attack_column\[1\]~5 " "Register \"skill:F6\|b_attack_column\[1\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[1\]~_emulated\" and latch \"skill:F6\|b_attack_column\[1\]~5\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[1\] skill:F6\|a_attack_column\[1\]~_emulated skill:F6\|a_attack_column\[1\]~5 " "Register \"skill:F6\|a_attack_column\[1\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[1\]~_emulated\" and latch \"skill:F6\|a_attack_column\[1\]~5\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[2\] skill:F6\|a_attack_column\[2\]~_emulated skill:F6\|a_attack_column\[2\]~9 " "Register \"skill:F6\|a_attack_column\[2\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[2\]~_emulated\" and latch \"skill:F6\|a_attack_column\[2\]~9\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[2\] skill:F6\|b_attack_column\[2\]~_emulated skill:F6\|b_attack_column\[2\]~9 " "Register \"skill:F6\|b_attack_column\[2\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[2\]~_emulated\" and latch \"skill:F6\|b_attack_column\[2\]~9\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|a_attack_column\[3\] skill:F6\|a_attack_column\[3\]~_emulated skill:F6\|a_attack_column\[3\]~13 " "Register \"skill:F6\|a_attack_column\[3\]\" is converted into an equivalent circuit using register \"skill:F6\|a_attack_column\[3\]~_emulated\" and latch \"skill:F6\|a_attack_column\[3\]~13\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|a_attack_column[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "skill:F6\|b_attack_column\[3\] skill:F6\|b_attack_column\[3\]~_emulated skill:F6\|b_attack_column\[3\]~13 " "Register \"skill:F6\|b_attack_column\[3\]\" is converted into an equivalent circuit using register \"skill:F6\|b_attack_column\[3\]~_emulated\" and latch \"skill:F6\|b_attack_column\[3\]~13\"" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1704003855738 "|Shift_R_Reg_8bit|skill:F6|b_attack_column[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1704003855738 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dot GND " "Pin \"dot\" is stuck at GND" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1704003856098 "|Shift_R_Reg_8bit|dot"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1704003856098 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bmodule:F5\|B_type\[0\] Low " "Register bmodule:F5\|B_type\[0\] will power up to Low" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 796 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1704003856104 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bmodule:F5\|B_type\[7\] High " "Register bmodule:F5\|B_type\[7\] will power up to High" {  } { { "Shift_R_Reg_8bit.v" "" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 796 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1704003856104 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1704003856104 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1704003856209 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "skill:F6\|a_attack_type_down\[1\]~7 " "Logic cell \"skill:F6\|a_attack_type_down\[1\]~7\"" {  } { { "Shift_R_Reg_8bit.v" "a_attack_type_down\[1\]~7" { Text "D:/quartus_hw/final_project/Shift_R_Reg_8bit/Shift_R_Reg_8bit.v" 919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003857600 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1704003857600 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus_hw/final_project/Shift_R_Reg_8bit/output_files/Shift_R_Reg_8bit.map.smsg " "Generated suppressed messages file D:/quartus_hw/final_project/Shift_R_Reg_8bit/output_files/Shift_R_Reg_8bit.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1704003857651 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1704003857763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1704003857763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "662 " "Implemented 662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1704003857875 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1704003857875 ""} { "Info" "ICUT_CUT_TM_LCELLS" "600 " "Implemented 600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1704003857875 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1704003857875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1704003857901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 14:24:17 2023 " "Processing ended: Sun Dec 31 14:24:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1704003857901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1704003857901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1704003857901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1704003857901 ""}
