{"Source Block": ["verilog-ethernet/rtl/ptp_perout.v@244:329@HdlStmProcess", "            end\n        end\n    endcase\nend\n\nalways @(posedge clk) begin\n    state_reg <= state_next;\n\n    time_s_reg <= input_ts_96[95:48];\n    time_ns_reg <= input_ts_96[45:16];\n    if (FNS_ENABLE) begin\n        time_fns_reg <= input_ts_96[15:0];\n    end\n\n    if (input_start_valid) begin\n        start_s_reg <= input_start[95:48];\n        start_ns_reg <= input_start[45:16];\n        if (FNS_ENABLE) begin\n            start_fns_reg <= input_start[15:0];\n        end\n    end\n\n    if (input_period_valid) begin\n        period_s_reg <= input_period[95:48];\n        period_ns_reg <= input_period[45:16];\n        if (FNS_ENABLE) begin\n            period_fns_reg <= input_period[15:0];\n        end\n    end\n\n    if (input_width_valid) begin\n        width_s_reg <= input_width[95:48];\n        width_ns_reg <= input_width[45:16];\n        if (FNS_ENABLE) begin\n            width_fns_reg <= input_width[15:0];\n        end\n    end\n\n    next_rise_s_reg <= next_rise_s_next;\n    next_rise_ns_reg <= next_rise_ns_next;\n    if (FNS_ENABLE) begin\n        next_rise_fns_reg <= next_rise_fns_next;\n    end\n\n    next_fall_s_reg <= next_fall_s_next;\n    next_fall_ns_reg <= next_fall_ns_next;\n    if (FNS_ENABLE) begin\n        next_fall_fns_reg <= next_fall_fns_next;\n    end\n\n    ts_96_ns_inc_reg <= ts_96_ns_inc_next;\n    if (FNS_ENABLE) begin\n        ts_96_fns_inc_reg <= ts_96_fns_inc_next;\n    end\n\n    ts_96_ns_ovf_reg <= ts_96_ns_ovf_next;\n    if (FNS_ENABLE) begin\n        ts_96_fns_ovf_reg <= ts_96_fns_ovf_next;\n    end\n\n    locked_reg <= locked_next;\n    level_reg <= level_next;\n    output_reg <= output_next;\n\n    if (rst) begin\n        state_reg <= STATE_IDLE;\n\n        start_s_reg <= OUT_START_S;\n        start_ns_reg <= OUT_START_NS;\n        start_fns_reg <= OUT_START_FNS;\n\n        period_s_reg <= OUT_PERIOD_S;\n        period_ns_reg <= OUT_PERIOD_NS;\n        period_fns_reg <= OUT_PERIOD_FNS;\n\n        width_s_reg <= OUT_WIDTH_S;\n        width_ns_reg <= OUT_WIDTH_NS;\n        width_fns_reg <= OUT_WIDTH_FNS;\n\n        locked_reg <= 1'b0;\n        error_reg <= 1'b0;\n        output_reg <= 1'b0;\n    end\nend\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[304, "    error_reg <= error_next;\n"]]}}