\hypertarget{classDRAMSim2_1_1DRAMSim2}{
\section{クラス DRAMSim2}
\label{classDRAMSim2_1_1DRAMSim2}\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
}
DRAMSim2に対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=6cm]{classDRAMSim2_1_1DRAMSim2}
\end{center}
\end{figure}
\subsection*{Static Public 変数}
\begin{DoxyCompactItemize}
\item 
string \hyperlink{classDRAMSim2_1_1DRAMSim2_acce15679d830831b0bbe8ebc2a60b2ca}{type} = '\hyperlink{classDRAMSim2_1_1DRAMSim2}{DRAMSim2}'
\item 
string \hyperlink{classDRAMSim2_1_1DRAMSim2_a17da7064bc5c518791f0c891eff05fda}{cxx\_\-header} = \char`\"{}mem/dramsim2.hh\char`\"{}
\item 
tuple \hyperlink{classDRAMSim2_1_1DRAMSim2_a1aadf525515ecfcf662c2aa51a503763}{port} = \hyperlink{classSlavePort}{SlavePort}(\char`\"{}Slave \hyperlink{classDRAMSim2_1_1DRAMSim2_a1aadf525515ecfcf662c2aa51a503763}{port}\char`\"{})
\item 
tuple \hyperlink{classDRAMSim2_1_1DRAMSim2_a4b5e3cc9f96e106d875d9293a89f8e2b}{deviceConfigFile}
\item 
tuple \hyperlink{classDRAMSim2_1_1DRAMSim2_a2da83515e23819e805717a80908b8b0f}{systemConfigFile}
\item 
tuple \hyperlink{classDRAMSim2_1_1DRAMSim2_ac86ae01991020419ad74797268fe6d3f}{filePath}
\item 
tuple \hyperlink{classDRAMSim2_1_1DRAMSim2_a4c880f8f4590f0a754c7122072a21b4e}{traceFile} = Param.String(\char`\"{}\char`\"{}, \char`\"{}Output file for trace generation\char`\"{})
\item 
tuple \hyperlink{classDRAMSim2_1_1DRAMSim2_ae8a58e1159960431c8e7591c366d5d26}{enableDebug} = Param.Bool(False, \char`\"{}Enable \hyperlink{classDRAMSim2_1_1DRAMSim2}{DRAMSim2} debug output\char`\"{})
\end{DoxyCompactItemize}


\subsection{変数}
\hypertarget{classDRAMSim2_1_1DRAMSim2_a17da7064bc5c518791f0c891eff05fda}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!cxx\_\-header@{cxx\_\-header}}
\index{cxx\_\-header@{cxx\_\-header}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{cxx\_\-header}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf cxx\_\-header} = \char`\"{}mem/dramsim2.hh\char`\"{}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_a17da7064bc5c518791f0c891eff05fda}


\hyperlink{classAbstractMemory_1_1AbstractMemory_a17da7064bc5c518791f0c891eff05fda}{AbstractMemory}を再定義しています。\hypertarget{classDRAMSim2_1_1DRAMSim2_a4b5e3cc9f96e106d875d9293a89f8e2b}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!deviceConfigFile@{deviceConfigFile}}
\index{deviceConfigFile@{deviceConfigFile}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{deviceConfigFile}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf deviceConfigFile}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_a4b5e3cc9f96e106d875d9293a89f8e2b}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.String("ini/DDR3_micron_32M_8B_x8_sg15.ini",
                                    "Device configuration file")
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1DRAMSim2_ae8a58e1159960431c8e7591c366d5d26}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!enableDebug@{enableDebug}}
\index{enableDebug@{enableDebug}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{enableDebug}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf enableDebug} = Param.Bool(False, \char`\"{}Enable {\bf DRAMSim2} debug output\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_ae8a58e1159960431c8e7591c366d5d26}
\hypertarget{classDRAMSim2_1_1DRAMSim2_ac86ae01991020419ad74797268fe6d3f}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!filePath@{filePath}}
\index{filePath@{filePath}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{filePath}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf filePath}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_ac86ae01991020419ad74797268fe6d3f}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.String("ext/dramsim2/DRAMSim2/",
                            "Directory to prepend to file names")
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1DRAMSim2_a1aadf525515ecfcf662c2aa51a503763}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!port@{port}}
\index{port@{port}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{port}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf port} = {\bf SlavePort}(\char`\"{}Slave {\bf port}\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_a1aadf525515ecfcf662c2aa51a503763}
\hypertarget{classDRAMSim2_1_1DRAMSim2_a2da83515e23819e805717a80908b8b0f}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!systemConfigFile@{systemConfigFile}}
\index{systemConfigFile@{systemConfigFile}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{systemConfigFile}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf systemConfigFile}\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_a2da83515e23819e805717a80908b8b0f}
{\bfseries 初期値:}
\begin{DoxyCode}
Param.String("system.ini.example",
                                    "Memory organisation configuration file")
\end{DoxyCode}
\hypertarget{classDRAMSim2_1_1DRAMSim2_a4c880f8f4590f0a754c7122072a21b4e}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!traceFile@{traceFile}}
\index{traceFile@{traceFile}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{traceFile}]{\setlength{\rightskip}{0pt plus 5cm}tuple {\bf traceFile} = Param.String(\char`\"{}\char`\"{}, \char`\"{}Output file for trace generation\char`\"{})\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_a4c880f8f4590f0a754c7122072a21b4e}
\hypertarget{classDRAMSim2_1_1DRAMSim2_acce15679d830831b0bbe8ebc2a60b2ca}{
\index{DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}!type@{type}}
\index{type@{type}!DRAMSim2::DRAMSim2@{DRAMSim2::DRAMSim2}}
\subsubsection[{type}]{\setlength{\rightskip}{0pt plus 5cm}string {\bf type} = '{\bf DRAMSim2}'\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classDRAMSim2_1_1DRAMSim2_acce15679d830831b0bbe8ebc2a60b2ca}


\hyperlink{classAbstractMemory_1_1AbstractMemory_acce15679d830831b0bbe8ebc2a60b2ca}{AbstractMemory}を再定義しています。

このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
mem/\hyperlink{DRAMSim2_8py}{DRAMSim2.py}\end{DoxyCompactItemize}
