<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="PPB"><meta name="keywords" content="rust, rustlang, rust-lang, ppb"><title>rp2040::ppb - Rust</title><link rel="stylesheet" type="text/css" href="../../normalize.css"><link rel="stylesheet" type="text/css" href="../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../ayu.css" disabled ><script id="default-settings"></script><script src="../../storage.js"></script><script src="../../crates.js"></script><noscript><link rel="stylesheet" href="../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../rp2040/index.html'><div class='logo-container rust-logo'><img src='../../rust-logo.png' alt='logo'></div></a><p class="location">Module ppb</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#types">Type Definitions</a></li></ul></div><p class="location"><a href="../index.html">rp2040</a></p><div id="sidebar-vars" data-name="ppb" data-ty="mod" data-relpath="../"></div><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu"><img src="../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><script src="../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" class="help-button">?</button>
                <a id="settings-menu" href="../../settings.html"><img src="../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../index.html">rp2040</a>::<wbr><a class="mod" href="">ppb</a></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../src/rp2040/ppb.rs.html#1-395" title="goto source code">[src]</a></span></h1><div class="docblock"><p>PPB</p>
</div><h2 id="modules" class="section-header"><a href="#modules">Modules</a></h2>
<table><tr class="module-item"><td><a class="mod" href="aircr/index.html" title="rp2040::ppb::aircr mod">aircr</a></td><td class="docblock-short"><p>Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="ccr/index.html" title="rp2040::ppb::ccr mod">ccr</a></td><td class="docblock-short"><p>The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="cpuid/index.html" title="rp2040::ppb::cpuid mod">cpuid</a></td><td class="docblock-short"><p>Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="icsr/index.html" title="rp2040::ppb::icsr mod">icsr</a></td><td class="docblock-short"><p>Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mpu_ctrl/index.html" title="rp2040::ppb::mpu_ctrl mod">mpu_ctrl</a></td><td class="docblock-short"><p>Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mpu_rasr/index.html" title="rp2040::ppb::mpu_rasr mod">mpu_rasr</a></td><td class="docblock-short"><p>Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mpu_rbar/index.html" title="rp2040::ppb::mpu_rbar mod">mpu_rbar</a></td><td class="docblock-short"><p>Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mpu_rnr/index.html" title="rp2040::ppb::mpu_rnr mod">mpu_rnr</a></td><td class="docblock-short"><p>Use the MPU Region Number Register to select the region currently accessed by MPU_RBAR and MPU_RASR.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="mpu_type/index.html" title="rp2040::ppb::mpu_type mod">mpu_type</a></td><td class="docblock-short"><p>Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_icer/index.html" title="rp2040::ppb::nvic_icer mod">nvic_icer</a></td><td class="docblock-short"><p>Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_icpr/index.html" title="rp2040::ppb::nvic_icpr mod">nvic_icpr</a></td><td class="docblock-short"><p>Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr0/index.html" title="rp2040::ppb::nvic_ipr0 mod">nvic_ipr0</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.\n Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.\n These registers are only word-accessible</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr1/index.html" title="rp2040::ppb::nvic_ipr1 mod">nvic_ipr1</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr2/index.html" title="rp2040::ppb::nvic_ipr2 mod">nvic_ipr2</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr3/index.html" title="rp2040::ppb::nvic_ipr3 mod">nvic_ipr3</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr4/index.html" title="rp2040::ppb::nvic_ipr4 mod">nvic_ipr4</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr5/index.html" title="rp2040::ppb::nvic_ipr5 mod">nvic_ipr5</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr6/index.html" title="rp2040::ppb::nvic_ipr6 mod">nvic_ipr6</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ipr7/index.html" title="rp2040::ppb::nvic_ipr7 mod">nvic_ipr7</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_iser/index.html" title="rp2040::ppb::nvic_iser mod">nvic_iser</a></td><td class="docblock-short"><p>Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.\n If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="nvic_ispr/index.html" title="rp2040::ppb::nvic_ispr mod">nvic_ispr</a></td><td class="docblock-short"><p>The NVIC_ISPR forces interrupts into the pending state, and shows which interrupts are pending.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="scr/index.html" title="rp2040::ppb::scr mod">scr</a></td><td class="docblock-short"><p>System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="shcsr/index.html" title="rp2040::ppb::shcsr mod">shcsr</a></td><td class="docblock-short"><p>Use the System Handler Control and State Register to determine or clear the pending status of SVCall.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="shpr2/index.html" title="rp2040::ppb::shpr2 mod">shpr2</a></td><td class="docblock-short"><p>System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="shpr3/index.html" title="rp2040::ppb::shpr3 mod">shpr3</a></td><td class="docblock-short"><p>System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="syst_calib/index.html" title="rp2040::ppb::syst_calib mod">syst_calib</a></td><td class="docblock-short"><p>Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="syst_csr/index.html" title="rp2040::ppb::syst_csr mod">syst_csr</a></td><td class="docblock-short"><p>Use the SysTick Control and Status Register to enable the SysTick features.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="syst_cvr/index.html" title="rp2040::ppb::syst_cvr mod">syst_cvr</a></td><td class="docblock-short"><p>Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="syst_rvr/index.html" title="rp2040::ppb::syst_rvr mod">syst_rvr</a></td><td class="docblock-short"><p>Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.\n To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.</p>
</td></tr><tr class="module-item"><td><a class="mod" href="vtor/index.html" title="rp2040::ppb::vtor mod">vtor</a></td><td class="docblock-short"><p>The VTOR holds the vector table offset address.</p>
</td></tr></table><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.RegisterBlock.html" title="rp2040::ppb::RegisterBlock struct">RegisterBlock</a></td><td class="docblock-short"><p>Register block</p>
</td></tr></table><h2 id="types" class="section-header"><a href="#types">Type Definitions</a></h2>
<table><tr class="module-item"><td><a class="type" href="type.AIRCR.html" title="rp2040::ppb::AIRCR type">AIRCR</a></td><td class="docblock-short"><p>Use the Application Interrupt and Reset Control Register to: determine data endianness, clear all active state information from debug halt mode, request a system reset.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CCR.html" title="rp2040::ppb::CCR type">CCR</a></td><td class="docblock-short"><p>The Configuration and Control Register permanently enables stack alignment and causes unaligned accesses to result in a Hard Fault.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.CPUID.html" title="rp2040::ppb::CPUID type">CPUID</a></td><td class="docblock-short"><p>Read the CPU ID Base Register to determine: the ID number of the processor core, the version number of the processor core, the implementation details of the processor core.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.ICSR.html" title="rp2040::ppb::ICSR type">ICSR</a></td><td class="docblock-short"><p>Use the Interrupt Control State Register to set a pending Non-Maskable Interrupt (NMI), set or clear a pending PendSV, set or clear a pending SysTick, check for pending exceptions, check the vector number of the highest priority pended exception, check the vector number of the active exception.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MPU_CTRL.html" title="rp2040::ppb::MPU_CTRL type">MPU_CTRL</a></td><td class="docblock-short"><p>Use the MPU Control Register to enable and disable the MPU, and to control whether the default memory map is enabled as a background region for privileged accesses, and whether the MPU is enabled for HardFaults and NMIs.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MPU_RASR.html" title="rp2040::ppb::MPU_RASR type">MPU_RASR</a></td><td class="docblock-short"><p>Use the MPU Region Attribute and Size Register to define the size, access behaviour and memory type of the region identified by MPU_RNR, and enable that region.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MPU_RBAR.html" title="rp2040::ppb::MPU_RBAR type">MPU_RBAR</a></td><td class="docblock-short"><p>Read the MPU Region Base Address Register to determine the base address of the region identified by MPU_RNR. Write to update the base address of said region or that of a specified region, with whose number MPU_RNR will also be updated.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MPU_RNR.html" title="rp2040::ppb::MPU_RNR type">MPU_RNR</a></td><td class="docblock-short"><p>Use the MPU Region Number Register to select the region currently accessed by MPU_RBAR and MPU_RASR.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.MPU_TYPE.html" title="rp2040::ppb::MPU_TYPE type">MPU_TYPE</a></td><td class="docblock-short"><p>Read the MPU Type Register to determine if the processor implements an MPU, and how many regions the MPU supports.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_ICER.html" title="rp2040::ppb::NVIC_ICER type">NVIC_ICER</a></td><td class="docblock-short"><p>Use the Interrupt Clear-Enable Registers to disable interrupts and determine which interrupts are currently enabled.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_ICPR.html" title="rp2040::ppb::NVIC_ICPR type">NVIC_ICPR</a></td><td class="docblock-short"><p>Use the Interrupt Clear-Pending Register to clear pending interrupts and determine which interrupts are currently pending.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR0.html" title="rp2040::ppb::NVIC_IPR0 type">NVIC_IPR0</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.\n Note: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.\n These registers are only word-accessible</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR1.html" title="rp2040::ppb::NVIC_IPR1 type">NVIC_IPR1</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR2.html" title="rp2040::ppb::NVIC_IPR2 type">NVIC_IPR2</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR3.html" title="rp2040::ppb::NVIC_IPR3 type">NVIC_IPR3</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR4.html" title="rp2040::ppb::NVIC_IPR4 type">NVIC_IPR4</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR5.html" title="rp2040::ppb::NVIC_IPR5 type">NVIC_IPR5</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR6.html" title="rp2040::ppb::NVIC_IPR6 type">NVIC_IPR6</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_IPR7.html" title="rp2040::ppb::NVIC_IPR7 type">NVIC_IPR7</a></td><td class="docblock-short"><p>Use the Interrupt Priority Registers to assign a priority from 0 to 3 to each of the available interrupts. 0 is the highest priority, and 3 is the lowest.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_ISER.html" title="rp2040::ppb::NVIC_ISER type">NVIC_ISER</a></td><td class="docblock-short"><p>Use the Interrupt Set-Enable Register to enable interrupts and determine which interrupts are currently enabled.\n If a pending interrupt is enabled, the NVIC activates the interrupt based on its priority. If an interrupt is not enabled, asserting its interrupt signal changes the interrupt state to pending, but the NVIC never activates the interrupt, regardless of its priority.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.NVIC_ISPR.html" title="rp2040::ppb::NVIC_ISPR type">NVIC_ISPR</a></td><td class="docblock-short"><p>The NVIC_ISPR forces interrupts into the pending state, and shows which interrupts are pending.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SCR.html" title="rp2040::ppb::SCR type">SCR</a></td><td class="docblock-short"><p>System Control Register. Use the System Control Register for power-management functions: signal to the system when the processor can enter a low power state, control how the processor enters and exits low power states.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SHCSR.html" title="rp2040::ppb::SHCSR type">SHCSR</a></td><td class="docblock-short"><p>Use the System Handler Control and State Register to determine or clear the pending status of SVCall.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SHPR2.html" title="rp2040::ppb::SHPR2 type">SHPR2</a></td><td class="docblock-short"><p>System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 2 to set the priority of SVCall.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SHPR3.html" title="rp2040::ppb::SHPR3 type">SHPR3</a></td><td class="docblock-short"><p>System handlers are a special class of exception handler that can have their priority set to any of the priority levels. Use the System Handler Priority Register 3 to set the priority of PendSV and SysTick.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SYST_CALIB.html" title="rp2040::ppb::SYST_CALIB type">SYST_CALIB</a></td><td class="docblock-short"><p>Use the SysTick Calibration Value Register to enable software to scale to any required speed using divide and multiply.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SYST_CSR.html" title="rp2040::ppb::SYST_CSR type">SYST_CSR</a></td><td class="docblock-short"><p>Use the SysTick Control and Status Register to enable the SysTick features.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SYST_CVR.html" title="rp2040::ppb::SYST_CVR type">SYST_CVR</a></td><td class="docblock-short"><p>Use the SysTick Current Value Register to find the current value in the register. The reset value of this register is UNKNOWN.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.SYST_RVR.html" title="rp2040::ppb::SYST_RVR type">SYST_RVR</a></td><td class="docblock-short"><p>Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 0 and 0x00FFFFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0. The reset value of this register is UNKNOWN.\n To generate a multi-shot timer with a period of N processor clock cycles, use a RELOAD value of N-1. For example, if the SysTick interrupt is required every 100 clock pulses, set RELOAD to 99.</p>
</td></tr><tr class="module-item"><td><a class="type" href="type.VTOR.html" title="rp2040::ppb::VTOR type">VTOR</a></td><td class="docblock-short"><p>The VTOR holds the vector table offset address.</p>
</td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><div id="rustdoc-vars" data-root-path="../../" data-current-crate="rp2040" data-search-js="../../search-index.js"></div>
    <script src="../../main.js"></script></body></html>