Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 10:28:52 2016
| Host         : localhost.localdomain running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command      : report_timing -file ./reports/timing/29bit_cla_adder_timing.rpt
| Design       : cla_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            s[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.764ns  (logic 4.983ns (31.610%)  route 10.781ns (68.390%))
  Logic Levels:           9  (IBUF=1 LUT4=1 LUT5=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 r  a_IBUF[3]_inst/O
                         net (fo=5, routed)           2.204     3.176    a_IBUF[3]
    SLICE_X42Y31         LUT4 (Prop_lut4_I2_O)        0.146     3.322 f  s_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           0.783     4.105    s_OBUF[9]_inst_i_7_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I4_O)        0.328     4.433 r  s_OBUF[9]_inst_i_3/O
                         net (fo=5, routed)           1.336     5.768    p_26_out[7]
    SLICE_X43Y38         LUT6 (Prop_lut6_I2_O)        0.124     5.892 r  s_OBUF[14]_inst_i_3/O
                         net (fo=5, routed)           1.302     7.195    p_26_out[12]
    SLICE_X43Y43         LUT6 (Prop_lut6_I2_O)        0.124     7.319 r  s_OBUF[19]_inst_i_3/O
                         net (fo=5, routed)           0.719     8.038    p_26_out[17]
    SLICE_X43Y48         LUT6 (Prop_lut6_I2_O)        0.124     8.162 r  s_OBUF[24]_inst_i_3/O
                         net (fo=5, routed)           1.418     9.580    p_26_out[22]
    SLICE_X43Y71         LUT6 (Prop_lut6_I2_O)        0.124     9.704 r  s_OBUF[27]_inst_i_3/O
                         net (fo=3, routed)           1.010    10.714    p_26_out[25]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.150    10.864 r  s_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           2.009    12.873    s_OBUF[26]
    M17                  OBUF (Prop_obuf_I_O)         2.891    15.764 r  s_OBUF[26]_inst/O
                         net (fo=0)                   0.000    15.764    s[26]
    M17                                                               r  s[26] (OUT)
  -------------------------------------------------------------------    -------------------




