from __future__ import annotations

import logging
import os
from typing import Any, ClassVar, TypeVar

import cocotb
from cocotb.clock import Clock
from cocotb.handle import SimHandleBase
from cocotb.triggers import RisingEdge
from cocotb_bus.drivers import BusDriver
from cocotbext.axi.axil_channels import AxiLiteBus
from cocotbext.axi.axil_master import AxiLiteMaster

from peakrdl_sv.callbacks import CallbackSet
from peakrdl_sv.exporter import CpuInterfaceType
from peakrdl_sv.regmodel import RegModel

logger = logging.getLogger(__name__)
logger.setLevel(logging.INFO)

TSimHandleBase = TypeVar("TSimHandleBase", bound=SimHandleBase)


# TODO: Upgrade to a Transaction Class - currently not supported by the RegModel
class CsrTransaction:
    def __init__(self, addr: int, wdata=None) -> None:
        self.addr = addr
        self.wdata = wdata
        self.rdata = 0

    @property
    def is_write(self) -> bool:
        return self.wdata is not None

    @property
    def re(self) -> int:
        return 0 if self.is_write else 1

    @property
    def we(self) -> int:
        return 1 if self.is_write else 0


class CsrDriver(BusDriver):
    _signals: ClassVar[list[str]] = ["re", "we", "addr", "rdata", "wdata"]

    def __init__(
        self,
        dut: TSimHandleBase,
        clock: TSimHandleBase,
        name: str = "reg",
        **kwargs: Any,
    ) -> None:
        BusDriver.__init__(self, dut, name, clock, **kwargs)

    # BusDriver classes have a singular _driver_send async method
    async def _driver_send(self, addr: int, wdata: int | None = None) -> int:
        """Write a value to a register.

        :param addr: Absolute register address to read/write to
        :type addr: int
        :param wdata: Optional write data, if None treats as read, defaults to None
        :type wdata: int | None, optional
        :return: The read data, can be discarded if a write as performed
        :rtype: int
        """
        await RisingEdge(self.clock)
        self.bus.re.value = 1 if wdata is None else 0
        self.bus.we.value = 0 if wdata is None else 1
        self.bus.addr.value = addr
        self.bus.wdata.value = wdata or 0

        await RisingEdge(self.clock)
        self.bus.re.value = 0
        self.bus.we.value = 0

        return self.bus.rdata.value.integer


class Testbench:
    def __init__(self, dut: TSimHandleBase, rdl_file: str, debug: bool = False) -> None:
        self.dut = dut

        cpuif = CpuInterfaceType(os.environ.get("CPUIF", "CSR"))

        # if reset type is even (0 or 2) then active high
        self.rst_active, self.rst_inactive = (
            (1, 0) if self.dut.ResetType.value % 2 == 0 else (0, 1)
        )

        # local copies of parameter values
        self.addr_width = self.dut.AW.value
        self.data_width = self.dut.DW.value

        # Initialise the bus to something useful - for now assume that the bus is a CSR
        # bus
        dut.clk.setimmediatevalue(0)
        dut.rst.setimmediatevalue(self.rst_inactive)
        dut.hw2reg.setimmediatevalue(0)

        match cpuif:
            case CpuInterfaceType.CSR:
                dut.reg_we.setimmediatevalue(0)
                dut.reg_re.setimmediatevalue(0)
                dut.reg_addr.setimmediatevalue(0)
                dut.reg_wdata.setimmediatevalue(0)
                self.bus = CsrDriver(self.dut, self.dut.clk)

                # Register Abstraction Layer
                # use the same call back for each but are called
                # with different args to indicate read/write
                callbacks = CallbackSet(
                    async_write_callback=self.bus._driver_send,
                    async_read_callback=self.bus._driver_send,
                )
            case CpuInterfaceType.AXIL:
                self.bus = AxiLiteMaster(
                    AxiLiteBus.from_prefix(dut, "s_axil"),
                    clock=dut.clk,
                    reset=dut.rst,
                    reset_active_level=self.rst_active,
                )

                async def _write(addr: int, data: int) -> None:
                    await self.bus.write(
                        addr, int(data).to_bytes(self.data_width // 8, "big")
                    )

                async def _read(addr: int) -> int:
                    return int.from_bytes(
                        await self.bus.read(addr, self.data_width // 8), "big"
                    )

                callbacks = CallbackSet(
                    async_write_callback=_write,
                    async_read_callback=_read,
                )

        self.clkedge = RisingEdge(self.dut.clk)
        self._log = dut._log

        if debug:
            self._log.setLevel(logging.DEBUG)

        self.RAL = RegModel(rdl_file, callbacks, self._log, debug)

        cocotb.start_soon(Clock(dut.clk, 5, "ns").start())

    async def reset(self) -> None:
        """Reset the DUT to a known state, aware of the active low/high reset."""
        self._log.debug("Resetting DUT")

        # if reset type is even (0 or 2) then active high
        active, inactive = (1, 0) if self.dut.ResetType.value % 2 == 0 else (0, 1)

        self._log.debug(f"Reset values: Active = {active}, Inactive = {inactive}")

        await self.clkedge
        self.dut.rst.value = active
        for _ in range(10):
            await self.clkedge
        self.dut.rst.value = inactive
