{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1707096253092 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SPB_CPLD EPM570T144A5 " "Selected device EPM570T144A5 for design \"SPB_CPLD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707096253102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707096253132 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707096253132 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707096253172 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707096253172 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707096253232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707096253232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144C5 " "Device EPM1270T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707096253232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707096253232 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1707096253232 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1707096253232 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SPB_CPLD.sdc " "Synopsys Design Constraints File file not found: 'SPB_CPLD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1707096253302 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1707096253302 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1707096253312 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        GCLK0 " "   1.000        GCLK0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "   1.000 LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\] " "   1.000 LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|safe_q\[0\] " "   1.000 LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|safe_q\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1707096253312 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707096253312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "GCLK0 Global clock in PIN 18 " "Automatically promoted signal \"GCLK0\" to use Global clock in PIN 18" {  } { { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 1208 -696 -528 1224 "GCLK0" "" } } } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger Global clock " "Automatically promoted some destinations of signal \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3 " "Destination \"LPM_COUNTER10:inst11\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""}  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 80 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger Global clock " "Automatically promoted some destinations of signal \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella1\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella2\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella0\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3 " "Destination \"LPM_COUNTER10:inst10\|lpm_counter:LPM_COUNTER_component\|cntr_r1j:auto_generated\|counter_cella3\" may be non-global or may not use global clock" {  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 81 8 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""}  } { { "db/cntr_r1j.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r1j.tdf" 80 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|modulus_trigger Global clock " "Automatically promoted some destinations of signal \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|modulus_trigger\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|_~0 " "Destination \"LPM_COUNTER25:inst23\|lpm_counter:LPM_COUNTER_component\|cntr_r4k:auto_generated\|_~0\" may be non-global or may not use global clock" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Quartus II" 0 -1 1707096253312 ""}  } { { "db/cntr_r4k.tdf" "" { Text "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/db/cntr_r4k.tdf" 89 2 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1707096253312 ""}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 186391 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "Fitter" 0 -1 1707096253322 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1707096253322 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1707096253333 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1707096253333 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1707096253333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707096253333 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707096253383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707096253433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707096253463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707096253473 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707096253623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707096253623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707096253633 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X13_Y8 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8" {  } { { "loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X13_Y8"} 0 0 14 9 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1707096253763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707096253763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707096253803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1707096253803 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707096253803 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1707096253803 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707096253803 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "23 " "Following 23 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT4 a permanently disabled " "Pin /INT4 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT4 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT4" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 144 584 760 160 "/INT4" "" } { 136 456 584 152 "/INT4" "" } { -416 2960 3104 -400 "/INT4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 643 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT3 a permanently disabled " "Pin /INT3 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT3" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 128 584 760 144 "/INT3" "" } { 120 456 584 136 "/INT3" "" } { -464 2960 3104 -448 "/INT3" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT2 a permanently disabled " "Pin /INT2 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT2" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 112 584 760 128 "/INT2" "" } { 104 456 584 120 "/INT2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "/INT5 a permanently enabled " "Pin /INT5 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { /INT5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "/INT5" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 160 584 760 176 "/INT5" "" } { 152 456 584 168 "/INT5" "" } { 856 3688 3856 872 "/INT5" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { /INT5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 656 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO2 a permanently disabled " "Pin EGPIO2 has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO2 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO2" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 64 584 760 80 "EGPIO2" "" } { 56 456 584 72 "EGPIO2" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 663 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO0 a permanently enabled " "Pin EGPIO0 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO0 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO0" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 32 584 760 48 "EGPIO0" "" } { 24 456 584 40 "EGPIO0" "" } { 992 2656 2800 1008 "EGPIO0" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 664 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EGPIO1 a permanently enabled " "Pin EGPIO1 has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EGPIO1 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EGPIO1" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { 48 584 760 64 "EGPIO1" "" } { 40 456 584 56 "EGPIO1" "" } { 1208 2656 2800 1224 "EGPIO1" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EGPIO1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 670 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[0\] a permanently disabled " "Pin BF_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[0\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[1\] a permanently disabled " "Pin BF_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[1\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[2\] a permanently disabled " "Pin BF_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[2\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[3\] a permanently disabled " "Pin BF_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[3\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 582 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[4\] a permanently disabled " "Pin BF_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[4\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 583 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[5\] a permanently disabled " "Pin BF_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[5\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 584 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[6\] a permanently disabled " "Pin BF_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[6\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 585 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[7\] a permanently disabled " "Pin BF_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[7\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 586 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[8\] a permanently disabled " "Pin BF_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[8\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 587 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[9\] a permanently disabled " "Pin BF_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[9\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 588 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[10\] a permanently disabled " "Pin BF_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[10\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 589 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[11\] a permanently disabled " "Pin BF_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[11\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 590 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[12\] a permanently disabled " "Pin BF_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[12\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[13\] a permanently disabled " "Pin BF_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[13\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 592 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[14\] a permanently disabled " "Pin BF_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[14\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 593 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "BF_D\[15\] a permanently disabled " "Pin BF_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BF_D[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BF_D\[15\]" } } } } { "SPB_CPLD.bdf" "" { Schematic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/SPB_CPLD.bdf" { { -72 720 905 -56 "BF_D\[0..15\]" "" } { -80 552 720 -64 "BF_D\[0..15\]" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BF_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/" { { 0 { 0 ""} 0 594 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1707096253844 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1707096253844 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1707096253844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DEV_W8V/Documents/git/TCU_CPLD/output_files/SPB_CPLD.fit.smsg " "Generated suppressed messages file C:/Users/DEV_W8V/Documents/git/TCU_CPLD/output_files/SPB_CPLD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707096253893 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1707096253923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 05 10:24:13 2024 " "Processing ended: Mon Feb 05 10:24:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1707096253923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1707096253923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1707096253923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707096253923 ""}
