set_distributed_hosts -custom -custom_script {/proj/eda/CADENCE/SSV/bin/tps.slave -sgq 3t:550m:8c} -time_out {200000}


set_message -id {DSTA-1505 DSTA-1507 DSTA-1514 DSTA-1518 DSTA-1526 DSTA-1620 DSTA-1743 DSTA-1859} -no_limit    
## source $::PROJ_ROOT_DEx/timing/disable_ttr.tcl
eval_legacy {set_import_mode -keepEmptyModule 0}
#source /proj/cayman/extvols/wa_004/lqiang/impl/dsta_scripts/mSessionStartHook_start


eval_legacy { set distributed_report_performance_statistics 1}


set_message -id {DSTA-1505 DSTA-1507 DSTA-1514 DSTA-1518 DSTA-1526 DSTA-1620 DSTA-1743 DSTA-1859} -no_limit
eval_legacy {
    set_var ::load_netlist_ignore_undefined_cell 1
    set_var ::init_verilog_tolerate_port_mismatch 1
}
set_db init_read_netlist_allow_port_mismatch true
set_db init_read_netlist_allow_undefined_cells true

eval_legacy {set distributed_save_clustered_instances 1}


set_db delaycal_enable_high_fanout true
eval_legacy {set_delay_cal_mode -eng_deleteLibraryAfterDelayIteration false}
#source /proj/cayman/extvols/wa_004/lqiang/impl/dsta_scripts/sreport_gba_late



set_db init_read_netlist_allow_port_mismatch true
set_db init_read_netlist_allow_undefined_cells true
## TO switch to old TIe Net mode?
eval_legacy {set ::db::UseNewTieNetMode 0}

eval_legacy { set timing_enable_model_accurate_nef  1 }
eval_legacy { setDelayCalMode -enable_high_fanout true} ;



eval_legacy {global pkgloc MSTA_TIMESTAMP tmp_scenario_list1 DESIGNSET_MEMSET ga_cells init_read_netlist_allow_undefined_cells tmp_tracer_use_rename vmfscheme fp timing_collection_strip_escape_character_before_square_brackets __mpkg_mode_quiet scenario_leak MKIT_SESSION_LOCK _corner init_read_netlist_allow_port_mismatch mandatory_libs dmmmc_load_gdb timing_report_enable_variable_summary_fields scen_corner edge_spacing each_tcl_file __session_name rel M1DP_FLOW_ROOT timing_report_enable_worst_interclock_skew dft_m1dpe_parms tmp_msg CWG_RST_MCP PVT_GUARD_TIME __tmp_mflow_mortar_root SCAN_GUARD_TIME _timing_report_enable_parallel_write_sdf_in_dsta_master DESIGNSET_NAME mappings timing_constraint_performance_statistics tmp_scenario_list tessent_ssn_bus_clock_network_period itm_pkgpath value timing_distributed_enable_id_based_handling _tmp_file file_real_path disableCheckSlaves DFX_MCP pkgpaths tmp_pwd MKIT_TCL_EXEC Pll1Div2_setup_uncertainty itm_pkgname tessent_ssn_bus_output_delay_percentage arr itm_extra JTAG_GUARD_TIME blk_config min_t NOVUS_UI name pegAllowDummyNetHandling _mode segEmsHandleId scenario_dyn designset_release tmpversion session_list __tmp_m1dp_2p0_file init_script M1DP_TMPDIR MKIT_BIN_PATH extra_mflowpkg base block CHILD tmp_testcmd _timing_threshold_constraints_performance_statistics DESIGNSET_TECHSET idx extra_mflowpkgs tessent_ssh_dict DESIGNSET_CHIP_REVISION mortar_tcl tessent_ssn_bus_clock_scan_slow_period MKIT_PYTHON_EXEC Pll0_DC_uncertainty swig_runtime_data_type_pointer4 this_script tmp_mflowpkg_build Pll1_setup_uncertainty MKIT_DEFAULT_TERM tessent_force_pi_percentage extra_mflowpkg_paths _itm tessent_edt_channel_in_ports_list scenarios_signoff layer_n man_paths htmlout itm_checker pds_warn_count timing_disable_recovery_removal_checks enc_source_continue_on_error __mdc_messages__ timing_enable_hierarchical_get_nets_support layers tessent_output_delay_percentage vmfparam dflt design edt_update_port_name auto_path_removal_list edge_spacing_value tt_nom_v fname pb_cross_setup_uncertainty __mpkg_msg_prefix design_split_info tmp_config_tcl_files custom_user_code _timing_enable_constraint_performance_statistics tmp_match_techset _tmp_viewarray_list config_file PROJ_ROOT_DEx auto_file_dir MKIT_INFRA_ROOT tessent_occ_dict_all_levels synopsys_program_name __mpkg_mode_checkpoint num custom_session_list timing_root tmp_match_libcell _tmp_path sfc stage sycEmsHandleId seq_cross_hold_uncertainty match DESIGNSET_RELEASE_NOTES scenario_pgv MKIT_HOTFIX_CTRL timing_constraint_memory_profiler_threshold_for_statistics tempus_version description tmp_mflowpkg_version tmp_auto_path rc sfm f MKIT_TK_EXEC timing_save_expanded_array_idx timing_enable_get_ports_for_current_instance BisrCKPeriod itm_file i threaded_netlist_elaboration custom_conf_code layer_num time_unit_multiplier refclk_setup_uncertainty timing_rcdb_allow_mismatch_option Pll0_setup_uncertainty mode timing_collection_distributed_enable_efficient_verbose_handling p tessent_tck_clocks_group_created itm_maker uncertainty_vars_loaded attr timing_check_braces_save_design tmp_mflowpkg_path shortcut MKIT_DOTFILE_ALIAS tessent_scan_shift_clock_period design_set __mpkg_appname tessent_edt_update_hold_extra_cycles quiet metal_stack tmp_mortar_pkgs tessent_measure_po_percentage PRODUCT_RUBICON xsr_setup_uncertainty init_verilog_tolerate_port_mismatch MPKG_AUTOPATH_UPDATE ss_min_v ff_max_v dmmmc_collector_path tessent_timing_tool __mpkg_mode_enable_mortar layer_n1 extra_mflowpkg_cmd hbm_cross_setup_uncertainty config_tcl_file MKIT_DISPLAY_RELEASE_NOTE _itm_file cmd_args _scen MKIT_ROOT timing_constraint_profiler_print_file_name_line_number Pll0Div2_DC_uncertainty max_t __tmp_mortar_silent scriptPath DESIGN tessent_input_delay timing_collection_distributed_enable_efficient_handling cmd MPKG_OUTPUT_CHANNEL xsr_DC_uncertainty config_work_type DESIGNSET_IPSET proj_phase hbm_cross_hold_uncertainty sfm_flat distributed_optimize_shared_pin_tws tessent_test_inst_regexp threaded_netlist_binding memf memh timing_enable_get_objects_regexp_compatibility MKIT_ENV_PATH timing_continue_on_error tessent_edt_update_setup_extra_cycles itm_tmpfile vt tmp_tracer_use_trace tessent_hierarchy_separator track_name tmpcmd MFLOWPKG_LOADING_MUTE M1DP_SETUP_CSH_SRC __mkit_env_path seq_cross_setup_uncertainty save_portable_design __mkit_mputs_outmsg dep config_file_pattern rtl_release __mpkg_mode_enable_mdc mdc_file package_extra_path scan_en_port_name hold_uncertainty design_release_tag scenarios_pre itm_path timing_disable_clock_gating_checks _TMP_TRACED_PROCS pds_error_count tmptdbpath scenarios_cts tessent_tck_period __tmp_mortar_quiet tessent_regQ this_dir sh_user_man_path tessent_ssh_dict_all_levels __tmp_mflow_dprof_root batch_mem runtime_tcllibpath Pll0Div2_setup_uncertainty __mkit_env_ld_library_path tessent_edt_channel_out_ports_list jtag_setup_uncertainty initCmds tmp_cmdstr queue zsource_tcl design_terrain tmppath timing_library_check_black_box_cells crc modes1 RST_RAW_MCP tmp_env_check_mflow modes2 itm odict msg_pattern file_path rda_tcl_path _tmp_has_cmd _timing_report_enable_dsta_new_report_timing batch_queue pegEnableDriverLessNetAnnotation tessent_shift_clock_edge1_percentage tessent_scan_output_delay tessent_tck_clocks_list sygEmsHandleId timing_report_enable_variable_verbose_fields children sdc_out design_name elem rc_corner pb_cross_hold_uncertainty dir M1DP_GRID_TYPE distributed_unmark_sequential_sideloads DESIGNSET_ASSIGNMENTS enc_tcl_return_display_limit binName itm_env scenarios_post __f user_config tessent_output_delay all_target_scenarios non_default_packages MKIT_CUSTOMER techopt __mpkg_mode_enable_dprof itm_scr manPath refclk_DC_uncertainty xbar_cross_setup_uncertainty package_root_path scenario child itm_proc spef_out techname nomsg_pkg MKIT_LOADED xsr_aux_DC_uncertainty idxall tessent_scan_en_hold_extra_cycles MKIT_GZIP_LOG distributed_report_performance_statistics tessent_shift_clock_edge2_percentage dstagEmsHandleId wcard m1dpe_parms script_dir __mpkg_tcl_version distributed_mmmc_disable_reports_auto_redirection dll DESIGNSET_TOP_MODULE scen_mode extra_mflowpkg_path tessent_scan_input_delay MFLOW_CENTRAL_ROOT scenarios_syn Pll1Div2_DC_uncertainty key __mkit_hotfix_disabled M1DP_INFRA_ROOT timecal_timepoint_start vg_out sourcedFile allkeys M1DP_ROOT load_netlist_ignore_undefined_cell __mpkg_tcl_minversion __tmp_mflow_mdc_root name_pkg tcmEmsHandleId RLM MKIT_TCLLIBPATH MPKG_DEFAULT_OUTPUT_CHANNEL debug_print tessent_ssn_bus_input_delay_percentage MFLOW_GCC_ROOT TS_TCK_PCT itm_techopt isTkMode tessent_input_delay_percentage errmsg M1DP_NO_LSOF xbar_cross_hold_uncertainty MKIT_CMD_ALIAS jtag_DC_uncertainty batch_cpu type __mkit_normalize_env mfw_design Pll1_DC_uncertainty WRCK_IO_PCT tessent_occ_dict __mkit_hotfix_enabled xsr_aux_setup_uncertainty tessent_slow_clock_period report_precision __MPUTS_MSGHISTORY width unknown_handler_order tessent_scan_en_setup_extra_cycles target_scenario mfs_value MFLOW_PERL_ROOT tmp_flow_root timing_disable_set_case_analysis rdagTimingAnalyzer MKIT_ENV_LD_LIBRARY_PATH choices etm_modules this_file}
