0.7
2020.2
Jun 10 2021
20:04:57
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
E:/USTC/2nd year-1st sem/Digital circuit Experiment/Ex6/T3/T3.srcs/sources_1/new/text.v,1668671141,verilog,,,,CNT,,,,,,,,
