DSCH 3.5
VERSION 5/11/2018 12:50:12 PM
BB(65,95,459,380)
SYM  #button3
BB(66,326,75,334)
TITLE 70 330  #~MainReset
MODEL 59
PROP                                                                                                                                    
REC(67,327,6,6,y)
VIS 1
PIN(75,330,0.000,0.000)~MainReset
LIG(74,330,75,330)
LIG(66,334,66,326)
LIG(74,334,66,334)
LIG(74,326,74,334)
LIG(66,326,74,326)
LIG(67,333,67,327)
LIG(73,333,67,333)
LIG(73,327,73,333)
LIG(67,327,73,327)
FSYM
SYM  #kbd2
BB(105,335,155,375)
TITLE 105 377  #A
MODEL 85
PROP                                                                                                                                    
REC(105,335,40,40,r)
VIS 4
PIN(155,370,0.000,0.000)A0
PIN(155,360,0.000,0.000)A1
PIN(155,350,0.000,0.000)A2
PIN(155,340,0.000,0.000)A3
LIG(145,335,145,375)
LIG(105,335,145,335)
LIG(105,335,105,375)
LIG(139,340,139,343)
LIG(105,355,145,355)
LIG(125,335,125,375)
LIG(115,375,115,335)
LIG(105,345,145,345)
LIG(135,335,135,375)
LIG(105,365,145,365)
LIG(145,370,155,370)
LIG(155,360,145,360)
LIG(145,350,155,350)
LIG(155,340,145,340)
LIG(109,373,109,367)
LIG(109,367,111,367)
LIG(111,367,111,373)
LIG(111,373,109,373)
LIG(121,373,121,367)
LIG(129,367,131,367)
LIG(131,367,131,369)
LIG(131,369,129,369)
LIG(129,369,129,373)
LIG(129,373,131,373)
LIG(139,373,141,373)
LIG(141,367,139,367)
LIG(141,367,141,373)
LIG(139,369,141,369)
LIG(109,357,109,361)
LIG(109,361,111,361)
LIG(111,357,111,363)
LIG(121,357,119,357)
LIG(119,357,119,359)
LIG(119,359,121,359)
LIG(121,359,121,363)
LIG(121,363,119,363)
LIG(129,357,129,363)
LIG(129,363,131,363)
LIG(131,363,131,359)
LIG(131,359,129,359)
LIG(139,357,141,357)
LIG(141,357,141,363)
LIG(109,347,109,353)
LIG(109,347,111,347)
LIG(111,347,111,353)
LIG(111,353,109,353)
LIG(109,349,111,349)
LIG(139,340,141,340)
LIG(105,375,145,375)
LIG(119,347,121,347)
LIG(139,337,139,340)
LIG(128,343,128,340)
LIG(128,337,131,337)
LIG(119,337,119,343)
LIG(108,343,108,337)
LIG(108,337,111,337)
LIG(138,347,141,347)
LIG(141,347,142,348)
LIG(142,348,141,349)
LIG(138,349,141,349)
LIG(138,353,138,349)
LIG(119,349,121,349)
LIG(108,343,111,343)
LIG(119,347,119,349)
LIG(121,349,121,353)
LIG(121,347,121,349)
LIG(121,353,119,353)
LIG(128,343,131,343)
LIG(128,353,130,347)
LIG(130,347,132,353)
LIG(138,349,138,347)
LIG(141,349,142,350)
LIG(139,337,142,337)
LIG(142,350,142,352)
LIG(128,351,132,351)
LIG(122,342,121,343)
LIG(142,352,141,353)
LIG(128,340,128,337)
LIG(128,340,130,340)
LIG(122,338,122,342)
LIG(121,337,122,338)
LIG(118,343,119,343)
LIG(118,337,119,337)
LIG(138,353,141,353)
LIG(119,337,121,337)
LIG(119,343,121,343)
FSYM
SYM  #digit1
BB(245,265,270,300)
TITLE 245 286  #AluA
MODEL 89
PROP                                                                                                                                    
REC(250,270,15,21,r)
VIS 4
PIN(250,300,0.000,0.000)AluA3
PIN(255,300,0.000,0.000)AluA2
PIN(260,300,0.000,0.000)AluA1
PIN(265,300,0.000,0.000)AluA0
LIG(245,265,245,295)
LIG(270,265,245,265)
LIG(270,295,270,265)
LIG(245,295,270,295)
LIG(250,295,250,300)
LIG(255,295,255,300)
LIG(260,295,260,300)
LIG(265,295,265,300)
FSYM
SYM  #button3
BB(96,316,105,324)
TITLE 100 320  #EnableA
MODEL 59
PROP                                                                                                                                    
REC(97,317,6,6,r)
VIS 1
PIN(105,320,0.000,0.000)EnableA
LIG(104,320,105,320)
LIG(96,324,96,316)
LIG(104,324,96,324)
LIG(104,316,104,324)
LIG(96,316,104,316)
LIG(97,323,97,317)
LIG(103,323,97,323)
LIG(103,317,103,323)
LIG(97,317,103,317)
FSYM
SYM  #button1
BB(96,306,105,314)
TITLE 100 310  #button3
MODEL 59
PROP                                                                                                                                    
REC(97,307,6,6,r)
VIS 1
PIN(105,310,0.000,0.000)LatchA
LIG(104,310,105,310)
LIG(96,314,96,306)
LIG(104,314,96,314)
LIG(104,306,104,314)
LIG(96,306,104,306)
LIG(97,313,97,307)
LIG(103,313,97,313)
LIG(103,307,103,313)
LIG(97,307,103,307)
FSYM
SYM  #button6
BB(296,136,305,144)
TITLE 300 140  #EnableAlu
MODEL 59
PROP                                                                                                                                    
REC(297,137,6,6,r)
VIS 1
PIN(305,140,0.000,0.000)EnableAlu
LIG(304,140,305,140)
LIG(296,144,296,136)
LIG(304,144,296,144)
LIG(304,136,304,144)
LIG(296,136,304,136)
LIG(297,143,297,137)
LIG(303,143,297,143)
LIG(303,137,303,143)
LIG(297,137,303,137)
FSYM
SYM  #button1
BB(251,186,260,194)
TITLE 255 190  #AddSub
MODEL 59
PROP                                                                                                                                    
REC(252,187,6,6,r)
VIS 1
PIN(260,190,0.000,0.000)AddSub
LIG(259,190,260,190)
LIG(251,194,251,186)
LIG(259,194,251,194)
LIG(259,186,259,194)
LIG(251,186,259,186)
LIG(252,193,252,187)
LIG(258,193,252,193)
LIG(258,187,258,193)
LIG(252,187,258,187)
FSYM
SYM  #button1
BB(91,156,100,164)
TITLE 95 160  #button6
MODEL 59
PROP                                                                                                                                    
REC(92,157,6,6,r)
VIS 1
PIN(100,160,0.000,0.000)LatchB
LIG(99,160,100,160)
LIG(91,164,91,156)
LIG(99,164,91,164)
LIG(99,156,99,164)
LIG(91,156,99,156)
LIG(92,163,92,157)
LIG(98,163,92,163)
LIG(98,157,98,163)
LIG(92,157,98,157)
FSYM
SYM  #accumulatorA
BB(170,290,210,380)
TITLE 180 283  #accumulatorA
MODEL 6000
PROP                                                                                                                                    
REC(175,295,30,80,r)
VIS 5
PIN(170,300,0.000,0.000)MainClock
PIN(170,310,0.000,0.000)LatchA
PIN(170,330,0.000,0.000)ClearA
PIN(170,370,0.000,0.000)A0
PIN(170,360,0.000,0.000)A1
PIN(170,350,0.000,0.000)A2
PIN(170,340,0.000,0.000)A3
PIN(170,320,0.000,0.000)EnableA
PIN(210,370,0.006,0.006)AluA0
PIN(210,360,0.006,0.006)AluA1
PIN(210,350,0.006,0.006)AluA2
PIN(210,340,0.006,0.006)AluA3
PIN(210,330,0.006,0.002)IB0
PIN(210,320,0.006,0.002)IB1
PIN(210,310,0.006,0.002)IB2
PIN(210,300,0.006,0.002)IB3
LIG(170,300,175,300)
LIG(170,310,175,310)
LIG(170,330,175,330)
LIG(170,370,175,370)
LIG(170,360,175,360)
LIG(170,350,175,350)
LIG(170,340,175,340)
LIG(170,320,175,320)
LIG(205,370,210,370)
LIG(205,360,210,360)
LIG(205,350,210,350)
LIG(205,340,210,340)
LIG(205,330,210,330)
LIG(205,320,210,320)
LIG(205,310,210,310)
LIG(205,300,210,300)
LIG(175,295,175,375)
LIG(175,295,205,295)
LIG(205,295,205,375)
LIG(205,375,175,375)
VLG module accumulatorA( MainClock,LatchA,ClearA,A0,A1,A2,A3,EnableA,
VLG AluA0,AluA1,AluA2,AluA3,IB0,IB1,IB2,IB3);
VLG input MainClock,LatchA,ClearA,A0,A1,A2,A3,EnableA;
VLG output AluA0,AluA1,AluA2,AluA3,IB0,IB1,IB2,IB3;
VLG wire w6,w7,w9,w12,w16,w18,;
VLG dreg #(24) dreg_1(AluA0,w9,A0,w6,w7);
VLG dreg #(24) dreg_2(AluA3,w12,A3,w6,w7);
VLG and #(19) and2_3(w7,MainClock,LatchA);
VLG dreg #(24) dreg_4(AluA2,w16,A2,w6,w7);
VLG dreg #(24) dreg_5(AluA1,w18,A1,w6,w7);
VLG notif1 #(6) notif1_6(IB0,w9,EnableA);
VLG notif1 #(6) notif1_7(IB1,w18,EnableA);
VLG notif1 #(6) notif1_8(IB3,w12,EnableA);
VLG notif1 #(6) notif1_9(IB2,w16,EnableA);
VLG not #(7) inv_10(w6,ClearA);
VLG endmodule
FSYM
SYM  #clock1
BB(65,147,80,153)
TITLE 70 150  #clock1
MODEL 69
PROP   20.000 20.000                                                                                                                                
REC(67,148,6,4,r)
VIS 1
PIN(80,150,1.500,0.003)MainClock
LIG(75,150,80,150)
LIG(70,148,68,148)
LIG(74,148,72,148)
LIG(75,147,75,153)
LIG(65,153,65,147)
LIG(70,152,70,148)
LIG(72,148,72,152)
LIG(72,152,70,152)
LIG(68,152,66,152)
LIG(68,148,68,152)
LIG(75,153,65,153)
LIG(75,147,65,147)
FSYM
SYM  #Kbd
BB(100,175,150,215)
TITLE 100 215  #B
MODEL 85
PROP                                                                                                                                    
REC(100,175,40,40,r)
VIS 4
PIN(150,210,0.000,0.000)B0
PIN(150,200,0.000,0.000)B1
PIN(150,190,0.000,0.000)B2
PIN(150,180,0.000,0.000)B3
LIG(140,175,140,215)
LIG(100,175,140,175)
LIG(100,175,100,215)
LIG(134,180,134,183)
LIG(100,195,140,195)
LIG(120,175,120,215)
LIG(110,215,110,175)
LIG(100,185,140,185)
LIG(130,175,130,215)
LIG(100,205,140,205)
LIG(140,210,150,210)
LIG(150,200,140,200)
LIG(140,190,150,190)
LIG(150,180,140,180)
LIG(104,213,104,207)
LIG(104,207,106,207)
LIG(106,207,106,213)
LIG(106,213,104,213)
LIG(116,213,116,207)
LIG(124,207,126,207)
LIG(126,207,126,209)
LIG(126,209,124,209)
LIG(124,209,124,213)
LIG(124,213,126,213)
LIG(134,213,136,213)
LIG(136,207,134,207)
LIG(136,207,136,213)
LIG(134,209,136,209)
LIG(104,197,104,201)
LIG(104,201,106,201)
LIG(106,197,106,203)
LIG(116,197,114,197)
LIG(114,197,114,199)
LIG(114,199,116,199)
LIG(116,199,116,203)
LIG(116,203,114,203)
LIG(124,197,124,203)
LIG(124,203,126,203)
LIG(126,203,126,199)
LIG(126,199,124,199)
LIG(134,197,136,197)
LIG(136,197,136,203)
LIG(104,187,104,193)
LIG(104,187,106,187)
LIG(106,187,106,193)
LIG(106,193,104,193)
LIG(104,189,106,189)
LIG(134,180,136,180)
LIG(100,215,140,215)
LIG(114,187,116,187)
LIG(134,177,134,180)
LIG(123,183,123,180)
LIG(123,177,126,177)
LIG(114,177,114,183)
LIG(103,183,103,177)
LIG(103,177,106,177)
LIG(133,187,136,187)
LIG(136,187,137,188)
LIG(137,188,136,189)
LIG(133,189,136,189)
LIG(133,193,133,189)
LIG(114,189,116,189)
LIG(103,183,106,183)
LIG(114,187,114,189)
LIG(116,189,116,193)
LIG(116,187,116,189)
LIG(116,193,114,193)
LIG(123,183,126,183)
LIG(123,193,125,187)
LIG(125,187,127,193)
LIG(133,189,133,187)
LIG(136,189,137,190)
LIG(134,177,137,177)
LIG(137,190,137,192)
LIG(123,191,127,191)
LIG(117,182,116,183)
LIG(137,192,136,193)
LIG(123,180,123,177)
LIG(123,180,125,180)
LIG(117,178,117,182)
LIG(116,177,117,178)
LIG(113,183,114,183)
LIG(113,177,114,177)
LIG(133,193,136,193)
LIG(114,177,116,177)
LIG(114,183,116,183)
FSYM
SYM  #accumulatorB
BB(165,140,205,220)
TITLE 175 133  #accumulatorB
MODEL 6000
PROP                                                                                                                                    
REC(170,145,30,70,r)
VIS 5
PIN(165,170,0.000,0.000)ClearB
PIN(165,150,0.000,0.000)MainClock
PIN(165,160,0.000,0.000)LatchB
PIN(165,210,0.000,0.000)B0
PIN(165,200,0.000,0.000)B1
PIN(165,190,0.000,0.000)B2
PIN(165,180,0.000,0.000)B3
PIN(205,150,0.006,0.008)AluB3
PIN(205,160,0.006,0.008)AluB2
PIN(205,170,0.006,0.008)AluB1
PIN(205,180,0.006,0.008)AluB0
LIG(165,170,170,170)
LIG(165,150,170,150)
LIG(165,160,170,160)
LIG(165,210,170,210)
LIG(165,200,170,200)
LIG(165,190,170,190)
LIG(165,180,170,180)
LIG(200,150,205,150)
LIG(200,160,205,160)
LIG(200,170,205,170)
LIG(200,180,205,180)
LIG(170,145,170,215)
LIG(170,145,200,145)
LIG(200,145,200,215)
LIG(200,215,170,215)
VLG module accumulatorB( ClearB,MainClock,LatchB,B0,B1,B2,B3,AluB3,
VLG AluB2,AluB1,AluB0);
VLG input ClearB,MainClock,LatchB,B0,B1,B2,B3;
VLG output AluB3,AluB2,AluB1,AluB0;
VLG wire w3,w6,w8,w10,w15,w17,;
VLG not #(7) inv_1(w3,ClearB);
VLG dreg #(24) dreg_2(AluB0,w8,B0,w3,w6);
VLG dreg #(24) dreg_3(AluB3,w10,B3,w3,w6);
VLG dreg #(24) dreg_4(AluB2,w15,B2,w3,w6);
VLG dreg #(24) dreg_5(AluB1,w17,B1,w3,w6);
VLG and #(19) and2_6(w6,MainClock,LatchB);
VLG endmodule
FSYM
SYM  #digit1
BB(420,95,445,130)
TITLE 420 127  #IB_Alu
MODEL 89
PROP                                                                                                                                    
REC(425,100,15,21,r)
VIS 4
PIN(425,130,0.000,0.000)IB_Alu3
PIN(430,130,0.000,0.000)IB_Alu2
PIN(435,130,0.000,0.000)IB_Alu1
PIN(440,130,0.000,0.000)IB_Alu0
LIG(420,95,420,125)
LIG(445,95,420,95)
LIG(445,125,445,95)
LIG(420,125,445,125)
LIG(425,125,425,130)
LIG(430,125,430,130)
LIG(435,125,435,130)
LIG(440,125,440,130)
FSYM
SYM  #light1
BB(453,165,459,179)
TITLE 455 179  #Carry
MODEL 49
PROP                                                                                                                                    
REC(454,166,4,4,r)
VIS 1
PIN(455,180,0.000,0.000)Carry
LIG(458,171,458,166)
LIG(458,166,457,165)
LIG(454,166,454,171)
LIG(457,176,457,173)
LIG(456,176,459,176)
LIG(456,178,458,176)
LIG(457,178,459,176)
LIG(453,173,459,173)
LIG(455,173,455,180)
LIG(453,171,453,173)
LIG(459,171,453,171)
LIG(459,173,459,171)
LIG(455,165,454,166)
LIG(457,165,455,165)
FSYM
SYM  #arithmeticUnit
BB(340,130,380,240)
TITLE 350 123  #arithmeticUnit
MODEL 6000
PROP                                                                                                                                    
REC(345,135,30,100,r)
VIS 5
PIN(340,190,0.000,0.000)AddSub
PIN(340,230,0.000,0.000)A0
PIN(340,220,0.000,0.000)A1
PIN(340,210,0.000,0.000)A2
PIN(340,200,0.000,0.000)A3
PIN(340,140,0.000,0.000)EnableAlu
PIN(340,180,0.000,0.000)B0
PIN(340,170,0.000,0.000)B1
PIN(340,160,0.000,0.000)B2
PIN(340,150,0.000,0.000)B3
PIN(380,140,0.006,0.003)IB_Alu3
PIN(380,150,0.006,0.003)IB_Alu2
PIN(380,160,0.006,0.003)IB_Alu1
PIN(380,170,0.006,0.003)IB_Alu0
PIN(380,180,0.003,0.003)Carry
LIG(340,190,345,190)
LIG(340,230,345,230)
LIG(340,220,345,220)
LIG(340,210,345,210)
LIG(340,200,345,200)
LIG(340,140,345,140)
LIG(340,180,345,180)
LIG(340,170,345,170)
LIG(340,160,345,160)
LIG(340,150,345,150)
LIG(375,140,380,140)
LIG(375,150,380,150)
LIG(375,160,380,160)
LIG(375,170,380,170)
LIG(375,180,380,180)
LIG(345,135,345,235)
LIG(345,135,375,135)
LIG(375,135,375,235)
LIG(375,235,345,235)
VLG module arithmeticUnit( AddSub,A0,A1,A2,A3,EnableAlu,B0,B1,
VLG B2,B3,IB_Alu3,IB_Alu2,IB_Alu1,IB_Alu0,Carry);
VLG input AddSub,A0,A1,A2,A3,EnableAlu,B0,B1;
VLG input B2,B3;
VLG output IB_Alu3,IB_Alu2,IB_Alu1,IB_Alu0,Carry;
VLG wire w7,w8,w10,w11,w16,w17,w18,w20;
VLG wire w21,w22,w23,w26,w27,w29,w30,w32;
VLG wire w33,w34,w35,w36;
VLG mux #(7) mux_1(w17,A2,w16,AddSub);
VLG not #(6) inv_2(w16,A2);
VLG mux #(7) mux_3(w8,A0,w18,AddSub);
VLG mux #(7) mux_4(w21,A3,w20,AddSub);
VLG not #(6) inv_5(w20,A3);
VLG not #(6) inv_6(w22,A1);
VLG mux #(7) mux_7(w23,A1,w22,AddSub);
VLG not #(6) inv_8(w18,A0);
VLG mux #(7) mux_9(w7,vss,vdd,AddSub);
VLG bufif1 #(6) bufif1_10(IB_Alu3,w32,EnableAlu);
VLG bufif1 #(6) bufif1_11(IB_Alu2,w30,EnableAlu);
VLG bufif1 #(6) bufif1_12(IB_Alu1,w27,EnableAlu);
VLG bufif1 #(6) bufif1_13(IB_Alu0,w11,EnableAlu);
VLG xor #(9) xor2_1_14(w33,B0,w8);
VLG assign w10=(B0&w8)|(w7&(B0|w8))
VLG xor #(9) xor2_2_15(w11,w33,w7);
VLG xor #(9) xor2_1_16(w34,B1,w23);
VLG assign w26=(B1&w23)|(w10&(B1|w23))
VLG xor #(9) xor2_2_17(w27,w34,w10);
VLG xor #(9) xor2_1_18(w35,B2,w17);
VLG assign w29=(B2&w17)|(w26&(B2|w17))
VLG xor #(9) xor2_2_19(w30,w35,w26);
VLG xor #(9) xor2_1_20(w36,B3,w21);
VLG assign Carry=(B3&w21)|(w29&(B3|w21))
VLG xor #(9) xor2_2_21(w32,w36,w29);
VLG endmodule
FSYM
SYM  #digit
BB(235,95,260,130)
TITLE 235 127  #AluB
MODEL 89
PROP                                                                                                                                    
REC(240,100,15,21,r)
VIS 4
PIN(240,130,0.000,0.000)AluB3
PIN(245,130,0.000,0.000)AluB2
PIN(250,130,0.000,0.000)AluB1
PIN(255,130,0.000,0.000)AluB0
LIG(235,95,235,125)
LIG(260,95,235,95)
LIG(260,125,260,95)
LIG(235,125,260,125)
LIG(240,125,240,130)
LIG(245,125,245,130)
LIG(250,125,250,130)
LIG(255,125,255,130)
FSYM
CNC(85 150)
CNC(90 330)
CNC(240 150)
CNC(245 160)
CNC(250 170)
CNC(255 180)
CNC(265 370)
CNC(260 360)
CNC(255 350)
CNC(250 340)
LIG(255,130,255,180)
LIG(250,340,300,340)
LIG(255,180,340,180)
LIG(155,340,170,340)
LIG(155,350,170,350)
LIG(155,360,170,360)
LIG(75,330,90,330)
LIG(260,360,320,360)
LIG(250,170,340,170)
LIG(255,350,310,350)
LIG(210,370,265,370)
LIG(85,300,170,300)
LIG(105,310,170,310)
LIG(105,320,170,320)
LIG(90,170,165,170)
LIG(100,160,165,160)
LIG(80,150,85,150)
LIG(205,180,255,180)
LIG(205,170,250,170)
LIG(155,370,170,370)
LIG(205,160,245,160)
LIG(380,150,430,150)
LIG(205,150,240,150)
LIG(430,130,430,150)
LIG(150,190,165,190)
LIG(150,200,165,200)
LIG(150,210,165,210)
LIG(150,180,165,180)
LIG(435,130,435,160)
LIG(380,160,435,160)
LIG(440,130,440,170)
LIG(380,170,440,170)
LIG(380,180,455,180)
LIG(210,350,255,350)
LIG(380,140,425,140)
LIG(300,200,300,340)
LIG(340,190,260,190)
LIG(300,200,340,200)
LIG(265,370,330,370)
LIG(330,230,330,370)
LIG(210,360,260,360)
LIG(210,340,250,340)
LIG(340,210,310,210)
LIG(310,210,310,350)
LIG(340,230,330,230)
LIG(320,360,320,220)
LIG(320,220,340,220)
LIG(85,150,85,300)
LIG(85,150,165,150)
LIG(90,330,170,330)
LIG(90,170,90,330)
LIG(340,140,305,140)
LIG(425,130,425,140)
LIG(240,130,240,150)
LIG(240,150,340,150)
LIG(245,130,245,160)
LIG(245,160,340,160)
LIG(250,130,250,170)
LIG(250,300,250,340)
LIG(265,300,265,370)
LIG(260,300,260,360)
LIG(255,300,255,350)
FFIG C:\users\gabrielbadila\My Documents\Facultate\Cursuri & Laboratoare\Anul 4\Semestrul 2\VLSI\Tema Microprocesor\regAregB-Alu.sch
