****************************************
Report : port
        -design_rule
        -input_delay
        -drive
        -output_delay
Module : cv32e40p_top
Mode   : func
Corner : slow
Scenario: func_slow
Version: O-2018.06-SP1
Date   : Wed Jun  4 18:26:39 2025
****************************************
                      Pin Cap                    Wire Cap
                   Min          Max           Min          Max
Port      Dir    rise/fall    rise/fall     rise/fall    rise/fall    Attributes
--------------------------------------------------------------------------------
clk_i     in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00
scan_clk  in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00

Port           MaxTrans MaxCap   MinCap
-------------------------------------------
clk_i          --       45.31    0.15
scan_clk       --       45.31    0.15

                      Input Delay
                    Min             Max       Related Related
 Input Port     Rise    Fall    Rise    Fall   Clock   Pin
-----------------------------------------------------------------
clk_i           --      --      --      --      --      --
scan_clk        0.50    0.50    0.50    0.50  clk_i     -- 

            Resistance (min/max)
Input Port  Rise             Fall
--------------------------------------------------------------------------------
clk_i       --               --
scan_clk    --               --

                      Driving Cell
Input Port     Type     Cell                Mult      Clock     Attrs
--------------------------------------------------------------------------------
clk_i          min_rise SAEDRVT14_BUF_2/X   
clk_i          min_fall SAEDRVT14_BUF_2/X   
clk_i          max_rise SAEDRVT14_BUF_2/X   
clk_i          max_fall SAEDRVT14_BUF_2/X   
scan_clk       min_rise SAEDRVT14_BUF_2/X   
scan_clk       min_fall SAEDRVT14_BUF_2/X   
scan_clk       max_rise SAEDRVT14_BUF_2/X   
scan_clk       max_fall SAEDRVT14_BUF_2/X   
1
