0.6
2018.1
Apr  4 2018
18:43:17
/home/VLSI-24/17P61A0405/BinaryToGrey/BinaryToGrey.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
/home/VLSI-24/17P61A0405/BinaryToGrey/BinaryToGrey.srcs/sim_1/new/BinaryToGrey_tb.v,1612430506,verilog,,,,BinaryToGrey_tb,,,,,,,,
/home/VLSI-24/17P61A0405/BinaryToGrey/BinaryToGrey.srcs/sources_1/new/BinaryToGrey.v,1612430084,verilog,,/home/VLSI-24/17P61A0405/BinaryToGrey/BinaryToGrey.srcs/sim_1/new/BinaryToGrey_tb.v,,BinaryToGrey,,,,,,,,
