

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Tue Sep 29 14:00:42 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        parta_2
* Solution:       solution2_fifo_pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      9.45|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+---------+-----+---------+---------+
    |    Latency    |    Interval   | Pipeline|
    | min |   max   | min |   max   |   Type  |
    +-----+---------+-----+---------+---------+
    |    1|  3140001|    2|  3140002|   none  |
    +-----+---------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-------+---------+----------+-----------+-----------+-------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |  min  |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+-------+---------+----------+-----------+-----------+-------+----------+
        |- Row_Col      |  20000|  3140000|  2 ~ 314 |          -|          -|  10000|    no    |
        | + RowCaching  |    100|      100|         2|          1|          1|    100|    yes   |
        | + ColCaching  |    100|      100|         2|          1|          1|    100|    yes   |
        | + Product     |    107|      107|         9|          1|          1|    100|    yes   |
        +---------------+-------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 18
* Pipeline: 3
  Pipeline-0: II = 1, D = 2, States = { 3 4 }
  Pipeline-1: II = 1, D = 2, States = { 6 7 }
  Pipeline-2: II = 1, D = 9, States = { 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	18  / (tmp_4 & !exitcond_flatten & !tmp_s)
	3  / (tmp_4 & !exitcond_flatten & tmp_s & tmp_8)
	5  / (tmp_4 & !exitcond_flatten & tmp_s & !tmp_8)
3 --> 
	5  / (exitcond2)
	4  / (!exitcond2)
4 --> 
	3  / true
5 --> 
	8  / (!tmp_6)
	6  / (tmp_6)
6 --> 
	8  / (exitcond1)
	7  / (!exitcond1)
7 --> 
	6  / true
8 --> 
	9  / true
9 --> 
	18  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	9  / true
18 --> 
	2  / true
* FSM state operations: 

 <State 1>: 6.31ns
ST_1: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A), !map !0

ST_1: stg_20 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B), !map !6

ST_1: stg_21 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %C), !map !10

ST_1: stg_22 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mA) nounwind, !map !14

ST_1: stg_23 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nA) nounwind, !map !20

ST_1: stg_24 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mB) nounwind, !map !24

ST_1: stg_25 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nB) nounwind, !map !28

ST_1: stg_26 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %mC) nounwind, !map !32

ST_1: stg_27 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8 %nC) nounwind, !map !36

ST_1: stg_28 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nC)

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mC)

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nB)

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mB)

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %nA)

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %mA)

ST_1: A_cached_row [1/1] 0.00ns
:16  %A_cached_row = alloca [100 x i32], align 16

ST_1: B_cached [1/1] 0.00ns
:17  %B_cached = alloca [10000 x i32], align 4

ST_1: stg_37 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecInterface(i32* %C, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_38 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_39 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp [1/1] 2.00ns
:21  %tmp = icmp eq i8 %nA_read, %mB_read

ST_1: tmp_1 [1/1] 2.00ns
:22  %tmp_1 = icmp eq i8 %mA_read, %mC_read

ST_1: tmp_3 [1/1] 2.00ns
:23  %tmp_3 = icmp eq i8 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:24  %tmp1 = and i1 %tmp_1, %tmp_3

ST_1: tmp_4 [1/1] 1.37ns
:25  %tmp_4 = and i1 %tmp1, %tmp

ST_1: stg_45 [1/1] 1.57ns
:26  br i1 %tmp_4, label %.preheader7.preheader, label %.loopexit8


 <State 2>: 9.45ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader7.preheader:0  %indvar_flatten = phi i14 [ %indvar_flatten_next, %._crit_edge ], [ 0, %0 ]

ST_2: i [1/1] 0.00ns
.preheader7.preheader:1  %i = phi i7 [ %i_mid2, %._crit_edge ], [ 0, %0 ]

ST_2: j [1/1] 0.00ns
.preheader7.preheader:2  %j = phi i7 [ %j_1, %._crit_edge ], [ 0, %0 ]

ST_2: exitcond_flatten [1/1] 2.21ns
.preheader7.preheader:3  %exitcond_flatten = icmp eq i14 %indvar_flatten, -6384

ST_2: indvar_flatten_next [1/1] 1.96ns
.preheader7.preheader:4  %indvar_flatten_next = add i14 %indvar_flatten, 1

ST_2: stg_51 [1/1] 0.00ns
.preheader7.preheader:5  br i1 %exitcond_flatten, label %.loopexit8, label %.preheader7

ST_2: stg_52 [1/1] 0.00ns
.preheader7:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

ST_2: empty_10 [1/1] 0.00ns
.preheader7:1  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10000, i64 10000, i64 10000)

ST_2: exitcond3 [1/1] 1.97ns
.preheader7:2  %exitcond3 = icmp eq i7 %j, -28

ST_2: j_mid2 [1/1] 1.37ns
.preheader7:3  %j_mid2 = select i1 %exitcond3, i7 0, i7 %j

ST_2: i_s [1/1] 1.72ns
.preheader7:4  %i_s = add i7 %i, 1

ST_2: i_mid2 [1/1] 1.37ns
.preheader7:5  %i_mid2 = select i1 %exitcond3, i7 %i_s, i7 %i

ST_2: i_cast [1/1] 0.00ns
.preheader7:6  %i_cast = zext i7 %i_mid2 to i8

ST_2: tmp_5 [1/1] 2.00ns
.preheader7:7  %tmp_5 = icmp ult i8 %i_cast, %mC_read

ST_2: tmp_6 [1/1] 1.97ns
.preheader7:8  %tmp_6 = icmp eq i7 %i_mid2, 0

ST_2: j_cast [1/1] 0.00ns
.preheader7:9  %j_cast = zext i7 %j_mid2 to i8

ST_2: stg_62 [1/1] 0.00ns
.preheader7:10  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str3) nounwind

ST_2: tmp_2 [1/1] 0.00ns
.preheader7:11  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str3) nounwind

ST_2: tmp_9 [1/1] 2.00ns
.preheader7:12  %tmp_9 = icmp ult i8 %j_cast, %nC_read

ST_2: tmp_s [1/1] 1.37ns
.preheader7:13  %tmp_s = and i1 %tmp_5, %tmp_9

ST_2: stg_66 [1/1] 0.00ns
.preheader7:14  br i1 %tmp_s, label %1, label %._crit_edge

ST_2: tmp_8 [1/1] 1.97ns
:0  %tmp_8 = icmp eq i7 %j_mid2, 0

ST_2: stg_68 [1/1] 1.57ns
:1  br i1 %tmp_8, label %.preheader5, label %.loopexit6

ST_2: stg_69 [1/1] 0.00ns
.loopexit8:0  ret void


 <State 3>: 1.97ns
ST_3: k [1/1] 0.00ns
.preheader5:0  %k = phi i7 [ %k_3, %2 ], [ 0, %1 ]

ST_3: exitcond2 [1/1] 1.97ns
.preheader5:1  %exitcond2 = icmp eq i7 %k, -28

ST_3: k_3 [1/1] 1.72ns
.preheader5:2  %k_3 = add i7 %k, 1

ST_3: stg_73 [1/1] 0.00ns
.preheader5:3  br i1 %exitcond2, label %.loopexit6, label %2


 <State 4>: 7.09ns
ST_4: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_4: stg_75 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_4: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind

ST_4: stg_77 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_4: tmp_10 [1/1] 0.00ns
:4  %tmp_10 = zext i7 %k to i64

ST_4: A_read [1/1] 4.38ns
:5  %A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %A)

ST_4: A_cached_row_addr [1/1] 0.00ns
:6  %A_cached_row_addr = getelementptr inbounds [100 x i32]* %A_cached_row, i64 0, i64 %tmp_10

ST_4: stg_81 [1/1] 2.71ns
:7  store i32 %A_read, i32* %A_cached_row_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
:8  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_7) nounwind

ST_4: stg_83 [1/1] 0.00ns
:9  br label %.preheader5


 <State 5>: 1.57ns
ST_5: stg_84 [1/1] 0.00ns
.loopexit6:0  br i1 %tmp_6, label %.preheader.preheader, label %.loopexit

ST_5: tmp_11_trn_cast [1/1] 0.00ns
.preheader.preheader:0  %tmp_11_trn_cast = zext i7 %j_mid2 to i14

ST_5: stg_86 [1/1] 1.57ns
.preheader.preheader:1  br label %.preheader


 <State 6>: 3.34ns
ST_6: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i7 [ %k_4, %3 ], [ 0, %.preheader.preheader ]

ST_6: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i14 [ %next_mul, %3 ], [ 0, %.preheader.preheader ]

ST_6: exitcond1 [1/1] 1.97ns
.preheader:2  %exitcond1 = icmp eq i7 %k_1, -28

ST_6: k_4 [1/1] 1.72ns
.preheader:3  %k_4 = add i7 %k_1, 1

ST_6: stg_91 [1/1] 0.00ns
.preheader:4  br i1 %exitcond1, label %.loopexit, label %3

ST_6: next_mul [1/1] 1.96ns
:5  %next_mul = add i14 %phi_mul, 100

ST_6: p_addr4 [1/1] 1.96ns
:6  %p_addr4 = add i14 %tmp_11_trn_cast, %phi_mul


 <State 7>: 7.09ns
ST_7: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_7: stg_95 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_7: tmp_11 [1/1] 0.00ns
:2  %tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind

ST_7: stg_97 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: B_read [1/1] 4.38ns
:4  %B_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %B)

ST_7: tmp_12 [1/1] 0.00ns
:7  %tmp_12 = zext i14 %p_addr4 to i64

ST_7: B_cached_addr [1/1] 0.00ns
:8  %B_cached_addr = getelementptr [10000 x i32]* %B_cached, i64 0, i64 %tmp_12

ST_7: stg_101 [1/1] 2.71ns
:9  store i32 %B_read, i32* %B_cached_addr, align 4

ST_7: empty_6 [1/1] 0.00ns
:10  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_11) nounwind

ST_7: stg_103 [1/1] 0.00ns
:11  br label %.preheader


 <State 8>: 1.57ns
ST_8: tmp_13_trn_cast [1/1] 0.00ns
.loopexit:0  %tmp_13_trn_cast = zext i7 %j_mid2 to i14

ST_8: stg_105 [1/1] 1.57ns
.loopexit:1  br label %4


 <State 9>: 4.67ns
ST_9: k_2 [1/1] 0.00ns
:0  %k_2 = phi i7 [ 0, %.loopexit ], [ %k_5, %_ifconv ]

ST_9: temp [1/1] 0.00ns
:1  %temp = phi i32 [ 0, %.loopexit ], [ %temp_1, %_ifconv ]

ST_9: phi_mul5 [1/1] 0.00ns
:2  %phi_mul5 = phi i14 [ 0, %.loopexit ], [ %next_mul6, %_ifconv ]

ST_9: exitcond [1/1] 1.97ns
:3  %exitcond = icmp eq i7 %k_2, -28

ST_9: k_5 [1/1] 1.72ns
:4  %k_5 = add i7 %k_2, 1

ST_9: stg_111 [1/1] 0.00ns
:5  br i1 %exitcond, label %5, label %_ifconv

ST_9: k_2_cast [1/1] 0.00ns
_ifconv:0  %k_2_cast = zext i7 %k_2 to i8

ST_9: tmp_14 [1/1] 2.00ns
_ifconv:5  %tmp_14 = icmp ult i8 %k_2_cast, %mB_read

ST_9: tmp_15 [1/1] 0.00ns
_ifconv:6  %tmp_15 = zext i7 %k_2 to i64

ST_9: A_cached_row_addr_1 [1/1] 0.00ns
_ifconv:7  %A_cached_row_addr_1 = getelementptr inbounds [100 x i32]* %A_cached_row, i64 0, i64 %tmp_15

ST_9: A_cached_row_load [2/2] 2.71ns
_ifconv:8  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_9: next_mul6 [1/1] 1.96ns
_ifconv:9  %next_mul6 = add i14 %phi_mul5, 100

ST_9: p_addr2 [1/1] 1.96ns
_ifconv:10  %p_addr2 = add i14 %tmp_13_trn_cast, %phi_mul5

ST_9: tmp_17 [1/1] 0.00ns
_ifconv:11  %tmp_17 = zext i14 %p_addr2 to i64

ST_9: B_cached_addr_1 [1/1] 0.00ns
_ifconv:12  %B_cached_addr_1 = getelementptr [10000 x i32]* %B_cached, i64 0, i64 %tmp_17

ST_9: B_cached_load [2/2] 2.71ns
_ifconv:13  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 10>: 2.71ns
ST_10: A_cached_row_load [1/2] 2.71ns
_ifconv:8  %A_cached_row_load = load i32* %A_cached_row_addr_1, align 4

ST_10: B_cached_load [1/2] 2.71ns
_ifconv:13  %B_cached_load = load i32* %B_cached_addr_1, align 4


 <State 11>: 6.08ns
ST_11: tmp_16 [6/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 12>: 6.08ns
ST_12: tmp_16 [5/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 13>: 6.08ns
ST_13: tmp_16 [4/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 14>: 6.08ns
ST_14: tmp_16 [3/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 15>: 6.08ns
ST_15: tmp_16 [2/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 16>: 6.08ns
ST_16: tmp_16 [1/6] 6.08ns
_ifconv:14  %tmp_16 = mul nsw i32 %B_cached_load, %A_cached_row_load


 <State 17>: 3.81ns
ST_17: empty_7 [1/1] 0.00ns
_ifconv:1  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

ST_17: stg_131 [1/1] 0.00ns
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_17: tmp_13 [1/1] 0.00ns
_ifconv:3  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind

ST_17: stg_133 [1/1] 0.00ns
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_17: temp_2 [1/1] 2.44ns
_ifconv:15  %temp_2 = add nsw i32 %tmp_16, %temp

ST_17: temp_1 [1/1] 1.37ns
_ifconv:16  %temp_1 = select i1 %tmp_14, i32 %temp_2, i32 %temp

ST_17: empty_8 [1/1] 0.00ns
_ifconv:17  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_13) nounwind

ST_17: stg_137 [1/1] 0.00ns
_ifconv:18  br label %4


 <State 18>: 4.38ns
ST_18: stg_138 [1/1] 4.38ns
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %C, i32 %temp)

ST_18: stg_139 [1/1] 0.00ns
:1  br label %._crit_edge

ST_18: empty_9 [1/1] 0.00ns
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str3, i32 %tmp_2) nounwind

ST_18: j_1 [1/1] 1.72ns
._crit_edge:1  %j_1 = add i7 %j_mid2, 1

ST_18: stg_142 [1/1] 0.00ns
._crit_edge:2  br label %.preheader7.preheader



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
