{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724122205555 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724122205566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 19 20:50:05 2024 " "Processing started: Mon Aug 19 20:50:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724122205566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122205566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU3 -c CPU3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122205566 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724122207695 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724122207695 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "reloj.qsys " "Elaborating Platform Designer system entity \"reloj.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724122216021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:20 Progress: Loading CPU3/reloj.qsys " "2024.08.19.20:50:20 Progress: Loading CPU3/reloj.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122220095 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:20 Progress: Reading input file " "2024.08.19.20:50:20 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122220630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:20 Progress: Adding clk_0 \[clock_source 18.1\] " "2024.08.19.20:50:20 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122220716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing module clk_0 " "2024.08.19.20:50:21 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2024.08.19.20:50:21 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing module jtag_uart_0 " "2024.08.19.20:50:21 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\] " "2024.08.19.20:50:21 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing module nios2_qsys_0 " "2024.08.19.20:50:21 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2024.08.19.20:50:21 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing module onchip_memory2_0 " "2024.08.19.20:50:21 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221836 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Adding pio_0 \[altera_avalon_pio 18.1\] " "2024.08.19.20:50:21 Progress: Adding pio_0 \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221839 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing module pio_0 " "2024.08.19.20:50:21 Progress: Parameterizing module pio_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Adding timer_0 \[altera_avalon_timer 18.1\] " "2024.08.19.20:50:21 Progress: Adding timer_0 \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221862 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing module timer_0 " "2024.08.19.20:50:21 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Building connections " "2024.08.19.20:50:21 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Parameterizing connections " "2024.08.19.20:50:21 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221967 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:21 Progress: Validating " "2024.08.19.20:50:21 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122221968 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.08.19.20:50:22 Progress: Done reading input file " "2024.08.19.20:50:22 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122222615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Reloj.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223132 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects " "Reloj.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223132 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit. " "Reloj.pio_0: pio_0.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Reloj.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver " "Reloj.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master " "Reloj.pio_0: pio_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223134 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master " "Reloj.timer_0: timer_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122223135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj: Generating reloj \"reloj\" for QUARTUS_SYNTH " "Reloj: Generating reloj \"reloj\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122224007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'reloj_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122226761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0002_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=reloj_jtag_uart_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0002_jtag_uart_0_gen//reloj_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122226761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'reloj_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122227382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"reloj\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"reloj\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122227411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'reloj_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122227430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0003_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \] " "Nios2_qsys_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=reloj_nios2_qsys_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0003_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0003_nios2_qsys_0_gen//reloj_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122227430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:27 (*) Starting Nios II generation " "Nios2_qsys_0: # 2024.08.19 20:50:27 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233778 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:27 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2024.08.19 20:50:27 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Checking for encrypted license (non-evaluation). " "Nios2_qsys_0: # 2024.08.19 20:50:28 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64 " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/18.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)     Testbench " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)     Instruction decoding " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)       Instruction fields " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)       Instruction decodes " "Nios2_qsys_0: # 2024.08.19 20:50:29 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)       Signals for RTL simulation waveforms " "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)       Instruction controls " "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)     Pipeline frontend " "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)     Pipeline backend " "Nios2_qsys_0: # 2024.08.19 20:50:30 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:31 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2024.08.19 20:50:31 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:33 (*)   Creating encrypted RTL " "Nios2_qsys_0: # 2024.08.19 20:50:33 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2024.08.19 20:50:33 (*) Done Nios II generation " "Nios2_qsys_0: # 2024.08.19 20:50:33 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'reloj_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233781 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"reloj\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"reloj\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'reloj_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0004_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=reloj_onchip_memory2_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0004_onchip_memory2_0_gen//reloj_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122233852 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'reloj_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234155 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"reloj\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"reloj\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234168 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Starting RTL generation for module 'reloj_pio_0' " "Pio_0: Starting RTL generation for module 'reloj_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0005_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  \] " "Pio_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=reloj_pio_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0005_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0005_pio_0_gen//reloj_pio_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: Done RTL generation for module 'reloj_pio_0' " "Pio_0: Done RTL generation for module 'reloj_pio_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio_0: \"reloj\" instantiated altera_avalon_pio \"pio_0\" " "Pio_0: \"reloj\" instantiated altera_avalon_pio \"pio_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234492 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'reloj_timer_0' " "Timer_0: Starting RTL generation for module 'reloj_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0006_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=reloj_timer_0 --dir=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0006_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/irodr/AppData/Local/Temp/alt9955_3202676324010644944.dir/0006_timer_0_gen//reloj_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'reloj_timer_0' " "Timer_0: Done RTL generation for module 'reloj_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"reloj\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"reloj\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122234794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122236734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122237025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122237286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"reloj\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"reloj\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"reloj\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"reloj\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238421 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"reloj\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"reloj\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238432 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\" " "Nios2_qsys_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_qsys_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\" " "Nios2_qsys_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_qsys_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238524 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\" " "Nios2_qsys_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_qsys_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238560 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238589 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122238655 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122239134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122239142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reloj: Done \"reloj\" with 29 modules, 50 files " "Reloj: Done \"reloj\" with 29 modules, 50 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122239146 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "reloj.qsys " "Finished elaborating Platform Designer system entity \"reloj.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724122239973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/reloj.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/reloj.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj " "Found entity 1: reloj" {  } { { "reloj/synthesis/reloj.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "reloj/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "reloj/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_irq_mapper " "Found entity 1: reloj_irq_mapper" {  } { { "reloj/synthesis/submodules/reloj_irq_mapper.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0 " "Found entity 1: reloj_mm_interconnect_0" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_avalon_st_adapter " "Found entity 1: reloj_mm_interconnect_0_avalon_st_adapter" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_mux_001 " "Found entity 1: reloj_mm_interconnect_0_rsp_mux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "reloj/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241218 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "reloj/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_mux " "Found entity 1: reloj_mm_interconnect_0_rsp_mux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_demux_001 " "Found entity 1: reloj_mm_interconnect_0_rsp_demux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_rsp_demux " "Found entity 1: reloj_mm_interconnect_0_rsp_demux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_mux_001 " "Found entity 1: reloj_mm_interconnect_0_cmd_mux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_mux " "Found entity 1: reloj_mm_interconnect_0_cmd_mux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_demux_001 " "Found entity 1: reloj_mm_interconnect_0_cmd_demux_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_cmd_demux " "Found entity 1: reloj_mm_interconnect_0_cmd_demux" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241301 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "reloj/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_003_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_003_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241332 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_003 " "Found entity 2: reloj_mm_interconnect_0_router_003" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_002_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_002_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241342 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_002 " "Found entity 2: reloj_mm_interconnect_0_router_002" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_001_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_001_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241353 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router_001 " "Found entity 2: reloj_mm_interconnect_0_router_001" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241353 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel reloj_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241359 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel reloj_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at reloj_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122241360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_mm_interconnect_0_router_default_decode " "Found entity 1: reloj_mm_interconnect_0_router_default_decode" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241365 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_mm_interconnect_0_router " "Found entity 2: reloj_mm_interconnect_0_router" {  } { { "reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "reloj/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "reloj/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "reloj/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "reloj/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_timer_0 " "Found entity 1: reloj_timer_0" {  } { { "reloj/synthesis/submodules/reloj_timer_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_pio_0 " "Found entity 1: reloj_pio_0" {  } { { "reloj/synthesis/submodules/reloj_pio_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_onchip_memory2_0 " "Found entity 1: reloj_onchip_memory2_0" {  } { { "reloj/synthesis/submodules/reloj_onchip_memory2_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122241454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122241454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0.v 27 27 " "Found 27 design units, including 27 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_ic_data_module " "Found entity 1: reloj_nios2_qsys_0_ic_data_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_nios2_qsys_0_ic_tag_module " "Found entity 2: reloj_nios2_qsys_0_ic_tag_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_nios2_qsys_0_bht_module " "Found entity 3: reloj_nios2_qsys_0_bht_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_nios2_qsys_0_register_bank_a_module " "Found entity 4: reloj_nios2_qsys_0_register_bank_a_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_nios2_qsys_0_register_bank_b_module " "Found entity 5: reloj_nios2_qsys_0_register_bank_b_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "6 reloj_nios2_qsys_0_dc_tag_module " "Found entity 6: reloj_nios2_qsys_0_dc_tag_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "7 reloj_nios2_qsys_0_dc_data_module " "Found entity 7: reloj_nios2_qsys_0_dc_data_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "8 reloj_nios2_qsys_0_dc_victim_module " "Found entity 8: reloj_nios2_qsys_0_dc_victim_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "9 reloj_nios2_qsys_0_nios2_oci_debug " "Found entity 9: reloj_nios2_qsys_0_nios2_oci_debug" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "10 reloj_nios2_qsys_0_ociram_sp_ram_module " "Found entity 10: reloj_nios2_qsys_0_ociram_sp_ram_module" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "11 reloj_nios2_qsys_0_nios2_ocimem " "Found entity 11: reloj_nios2_qsys_0_nios2_ocimem" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "12 reloj_nios2_qsys_0_nios2_avalon_reg " "Found entity 12: reloj_nios2_qsys_0_nios2_avalon_reg" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "13 reloj_nios2_qsys_0_nios2_oci_break " "Found entity 13: reloj_nios2_qsys_0_nios2_oci_break" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "14 reloj_nios2_qsys_0_nios2_oci_xbrk " "Found entity 14: reloj_nios2_qsys_0_nios2_oci_xbrk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "15 reloj_nios2_qsys_0_nios2_oci_dbrk " "Found entity 15: reloj_nios2_qsys_0_nios2_oci_dbrk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "16 reloj_nios2_qsys_0_nios2_oci_itrace " "Found entity 16: reloj_nios2_qsys_0_nios2_oci_itrace" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "17 reloj_nios2_qsys_0_nios2_oci_td_mode " "Found entity 17: reloj_nios2_qsys_0_nios2_oci_td_mode" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "18 reloj_nios2_qsys_0_nios2_oci_dtrace " "Found entity 18: reloj_nios2_qsys_0_nios2_oci_dtrace" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "19 reloj_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 19: reloj_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "20 reloj_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 20: reloj_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "21 reloj_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 21: reloj_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "22 reloj_nios2_qsys_0_nios2_oci_fifo " "Found entity 22: reloj_nios2_qsys_0_nios2_oci_fifo" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "23 reloj_nios2_qsys_0_nios2_oci_pib " "Found entity 23: reloj_nios2_qsys_0_nios2_oci_pib" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "24 reloj_nios2_qsys_0_nios2_oci_im " "Found entity 24: reloj_nios2_qsys_0_nios2_oci_im" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "25 reloj_nios2_qsys_0_nios2_performance_monitors " "Found entity 25: reloj_nios2_qsys_0_nios2_performance_monitors" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "26 reloj_nios2_qsys_0_nios2_oci " "Found entity 26: reloj_nios2_qsys_0_nios2_oci" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""} { "Info" "ISGN_ENTITY_NAME" "27 reloj_nios2_qsys_0 " "Found entity 27: reloj_nios2_qsys_0" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_tck" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: reloj_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_mult_cell " "Found entity 1: reloj_nios2_qsys_0_mult_cell" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_oci_test_bench " "Found entity 1: reloj_nios2_qsys_0_oci_test_bench" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_nios2_qsys_0_test_bench " "Found entity 1: reloj_nios2_qsys_0_test_bench" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj/synthesis/submodules/reloj_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file reloj/synthesis/submodules/reloj_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 reloj_jtag_uart_0_sim_scfifo_w " "Found entity 1: reloj_jtag_uart_0_sim_scfifo_w" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242143 ""} { "Info" "ISGN_ENTITY_NAME" "2 reloj_jtag_uart_0_scfifo_w " "Found entity 2: reloj_jtag_uart_0_scfifo_w" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242143 ""} { "Info" "ISGN_ENTITY_NAME" "3 reloj_jtag_uart_0_sim_scfifo_r " "Found entity 3: reloj_jtag_uart_0_sim_scfifo_r" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242143 ""} { "Info" "ISGN_ENTITY_NAME" "4 reloj_jtag_uart_0_scfifo_r " "Found entity 4: reloj_jtag_uart_0_scfifo_r" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242143 ""} { "Info" "ISGN_ENTITY_NAME" "5 reloj_jtag_uart_0 " "Found entity 5: reloj_jtag_uart_0" {  } { { "reloj/synthesis/submodules/reloj_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/cpu1_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/cpu1_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_inst " "Found entity 1: CPU1_inst" {  } { { "NIOS/CPU1_inst.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/CPU1_inst.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/cpu1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/cpu1.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1 " "Found entity 1: CPU1" {  } { { "NIOS/synthesis/CPU1.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "NIOS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "NIOS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_irq_mapper " "Found entity 1: CPU1_irq_mapper" {  } { { "NIOS/synthesis/submodules/CPU1_irq_mapper.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0 " "Found entity 1: CPU1_mm_interconnect_0" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242280 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_mux " "Found entity 1: CPU1_mm_interconnect_0_rsp_mux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux_003 " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux_003" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_rsp_demux " "Found entity 1: CPU1_mm_interconnect_0_rsp_demux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux_003 " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux_003" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_mux " "Found entity 1: CPU1_mm_interconnect_0_cmd_mux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_cmd_demux " "Found entity 1: CPU1_mm_interconnect_0_cmd_demux" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242360 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242366 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_005_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_005_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242377 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_005 " "Found entity 2: CPU1_mm_interconnect_0_router_005" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242377 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242382 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_002_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_002_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242394 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_002 " "Found entity 2: CPU1_mm_interconnect_0_router_002" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_001_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_001_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242410 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router_001 " "Found entity 2: CPU1_mm_interconnect_0_router_001" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242410 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel CPU1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242416 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel CPU1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at CPU1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724122242416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios/synthesis/submodules/cpu1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_mm_interconnect_0_router_default_decode " "Found entity 1: CPU1_mm_interconnect_0_router_default_decode" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242425 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_mm_interconnect_0_router " "Found entity 2: CPU1_mm_interconnect_0_router" {  } { { "NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "NIOS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_memory " "Found entity 1: CPU1_memory" {  } { { "NIOS/synthesis/submodules/CPU1_memory.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_leds " "Found entity 1: CPU1_leds" {  } { { "NIOS/synthesis/submodules/CPU1_leds.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios/synthesis/submodules/cpu1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_jtag_uart_0_sim_scfifo_w " "Found entity 1: CPU1_jtag_uart_0_sim_scfifo_w" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242584 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_jtag_uart_0_scfifo_w " "Found entity 2: CPU1_jtag_uart_0_scfifo_w" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242584 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_jtag_uart_0_sim_scfifo_r " "Found entity 3: CPU1_jtag_uart_0_sim_scfifo_r" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242584 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_jtag_uart_0_scfifo_r " "Found entity 4: CPU1_jtag_uart_0_scfifo_r" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242584 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_jtag_uart_0 " "Found entity 5: CPU1_jtag_uart_0" {  } { { "NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu " "Found entity 1: CPU1_cpu" {  } { { "NIOS/synthesis/submodules/CPU1_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_register_bank_a_module " "Found entity 1: CPU1_cpu_cpu_register_bank_a_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "2 CPU1_cpu_cpu_register_bank_b_module " "Found entity 2: CPU1_cpu_cpu_register_bank_b_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU1_cpu_cpu_nios2_oci_debug " "Found entity 3: CPU1_cpu_cpu_nios2_oci_debug" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "4 CPU1_cpu_cpu_nios2_oci_break " "Found entity 4: CPU1_cpu_cpu_nios2_oci_break" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "5 CPU1_cpu_cpu_nios2_oci_xbrk " "Found entity 5: CPU1_cpu_cpu_nios2_oci_xbrk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "6 CPU1_cpu_cpu_nios2_oci_dbrk " "Found entity 6: CPU1_cpu_cpu_nios2_oci_dbrk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "7 CPU1_cpu_cpu_nios2_oci_itrace " "Found entity 7: CPU1_cpu_cpu_nios2_oci_itrace" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "8 CPU1_cpu_cpu_nios2_oci_td_mode " "Found entity 8: CPU1_cpu_cpu_nios2_oci_td_mode" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "9 CPU1_cpu_cpu_nios2_oci_dtrace " "Found entity 9: CPU1_cpu_cpu_nios2_oci_dtrace" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "10 CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CPU1_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "11 CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CPU1_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "12 CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CPU1_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "13 CPU1_cpu_cpu_nios2_oci_fifo " "Found entity 13: CPU1_cpu_cpu_nios2_oci_fifo" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "14 CPU1_cpu_cpu_nios2_oci_pib " "Found entity 14: CPU1_cpu_cpu_nios2_oci_pib" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "15 CPU1_cpu_cpu_nios2_oci_im " "Found entity 15: CPU1_cpu_cpu_nios2_oci_im" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU1_cpu_cpu_nios2_performance_monitors " "Found entity 16: CPU1_cpu_cpu_nios2_performance_monitors" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "17 CPU1_cpu_cpu_nios2_avalon_reg " "Found entity 17: CPU1_cpu_cpu_nios2_avalon_reg" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "18 CPU1_cpu_cpu_ociram_sp_ram_module " "Found entity 18: CPU1_cpu_cpu_ociram_sp_ram_module" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "19 CPU1_cpu_cpu_nios2_ocimem " "Found entity 19: CPU1_cpu_cpu_nios2_ocimem" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "20 CPU1_cpu_cpu_nios2_oci " "Found entity 20: CPU1_cpu_cpu_nios2_oci" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""} { "Info" "ISGN_ENTITY_NAME" "21 CPU1_cpu_cpu " "Found entity 21: CPU1_cpu_cpu" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_sysclk " "Found entity 1: CPU1_cpu_cpu_debug_slave_sysclk" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_tck " "Found entity 1: CPU1_cpu_cpu_debug_slave_tck" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_debug_slave_wrapper " "Found entity 1: CPU1_cpu_cpu_debug_slave_wrapper" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios/synthesis/submodules/cpu1_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios/synthesis/submodules/cpu1_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU1_cpu_cpu_test_bench " "Found entity 1: CPU1_cpu_cpu_test_bench" {  } { { "NIOS/synthesis/submodules/CPU1_cpu_cpu_test_bench.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724122242780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242780 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/reloj.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/reloj.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/reloj.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/reloj.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/reloj.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242787 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242791 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242796 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242801 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242806 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_agent.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242811 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_translator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242815 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_reorder_memory.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242820 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_agent.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242825 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_translator.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242830 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242834 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242838 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_synchronizer.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242843 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_irq_mapper.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_irq_mapper.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_irq_mapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242848 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_jtag_uart_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242854 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242859 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242864 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242868 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242872 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242877 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242882 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242886 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242890 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242895 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242899 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242904 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242908 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242912 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242917 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242922 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242959 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242965 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242970 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_jtag_debug_module_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242976 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_mult_cell.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_mult_cell.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242981 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_oci_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_oci_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242985 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_nios2_qsys_0_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242990 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_onchip_memory2_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122242995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122242995 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_pio_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_pio_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_pio_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122243000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_pio_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_pio_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122243001 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_timer_0.v C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v " "File \"c:/users/irodr/onedrive/documents/github2/tarea-1---reloj-despertador-/cpu3/db/ip/reloj/submodules/reloj_timer_0.v\" is a duplicate of already analyzed file \"C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_timer_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1724122243006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/reloj/submodules/reloj_timer_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/reloj/submodules/reloj_timer_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724122243007 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2138) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2138): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724122243024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2140) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2140): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724122243024 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(2298) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(2298): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724122243025 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "reloj_nios2_qsys_0.v(3128) " "Verilog HDL or VHDL warning at reloj_nios2_qsys_0.v(3128): conditional expression evaluates to a constant" {  } { { "reloj/synthesis/submodules/reloj_nios2_qsys_0.v" "" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/reloj/synthesis/submodules/reloj_nios2_qsys_0.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1724122243028 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU1_inst " "Elaborating entity \"CPU1_inst\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724122243774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1 CPU1:u0 " "Elaborating entity \"CPU1\" for hierarchy \"CPU1:u0\"" {  } { { "NIOS/CPU1_inst.v" "u0" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/CPU1_inst.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724122243798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu CPU1:u0\|CPU1_cpu:cpu " "Elaborating entity \"CPU1_cpu\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\"" {  } { { "NIOS/synthesis/CPU1.v" "cpu" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/CPU1.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724122243839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU1_cpu_cpu CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu " "Elaborating entity \"CPU1_cpu_cpu\" for hierarchy \"CPU1:u0\|CPU1_cpu:cpu\|CPU1_cpu_cpu:cpu\"" {  } { { "NIOS/synthesis/submodules/CPU1_cpu.v" "cpu" { Text "C:/Users/irodr/OneDrive/Documents/GitHub2/Tarea-1---Reloj-Despertador-/CPU3/NIOS/synthesis/submodules/CPU1_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724122243876 ""}
