<html><body><samp><pre>
<!@TC:1767659770>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2025.2.0.48.0

Mon Jan  5 18:05:01 2026

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2025 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp 1 -hsp m -pwrprd -html -rpt sincos_linear_Avant.twr sincos_linear_Avant.udb -gui -msgset /home/kanmei/src/sincos_linear/project/promote.xml

----------------------------------
Design:          top_sin_linear
Family:          LAV-AT
Device:          LAV-AT-E30
Package:         CBG484
Performance:     1
Package Status:                     Preliminary    Version 14
Performance Hardware Data Status :   Advanced Version 108.1
----------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade 1 Corner at 85 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Setup at Speed Grade 1 Corner at 0 Degrees
        3.1  Clock Summary
        3.2  Endpoint slacks
        3.3  Detailed Report
    4  Hold at Speed Grade m Corner at 0 Degrees
        4.1  Endpoint slacks
        4.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 4 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 2 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 
set_false_path -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/D}]
set_false_path -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q]
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREADY] -to [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr_4[0]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/D gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/D}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata_0[2]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.wdata[2]/Q}] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA15 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA14 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA13 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA12 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA11 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA10 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA9 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA8 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA7 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA6 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA5 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWDATA0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET4 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET3 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET2 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET1 gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIOFFSET0}] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIWRRDN] -datapath_only 6
set_max_delay -from [get_pins gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.en_usr_lmmi/Q] -to [get_pins gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMIREQUEST] -datapath_only 6
create_clock -name {clk50} -period 20 [get_ports clk50]
set_false_path -from [get_pins {gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[0]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[1]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/Q gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[4]/Q}]

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 72.7941%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade 1 Corner at 85 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Setup at Speed Grade 1 Corner at 0 Degrees                           Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at 0 Degrees                            Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
result_CR31_ram_6_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_6_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO1     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO2     |          No required time
result_CR31_ram_5_cZ.dpram_inst/DO3     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO0     |          No required time
result_CR31_ram_4_cZ.dpram_inst/DO1     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        34
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
phase_CR31_ram_6_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_6_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI2      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI1      |           No arrival time
phase_CR31_ram_5_cZ.dpram_inst/DI0      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI3      |           No arrival time
phase_CR31_ram_4_cZ.dpram_inst/DI2      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        33
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
phase_i[0]                              |                     input
phase_i[1]                              |                     input
phase_i[2]                              |                     input
phase_i[3]                              |                     input
phase_i[4]                              |                     input
phase_i[5]                              |                     input
phase_i[6]                              |                     input
phase_i[7]                              |                     input
phase_i[8]                              |                     input
phase_i[9]                              |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        66
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade 1 Corner at 85 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"
=======================
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 2 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.000 ns |        100.000 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

2.1.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 4 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           5.000 ns |        200.000 MHz 
                                        | Actual (all paths) |           4.788 ns |        208.855 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.1.3 Clock "clk50"
=======================
create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/result_o[18]/D          |    0.212 ns 
dut/sin_linear_i/result_o[19]/D          |    0.216 ns 
dut/sin_linear_i/result_o[30]/D          |    0.217 ns 
dut/sin_linear_i/result_o[4]/D           |    0.219 ns 
dut/sin_linear_i/result_o[1]/D           |    0.231 ns 
dut/sin_linear_i/result_o[16]/D          |    0.232 ns 
dut/sin_linear_i/result_o[29]/D          |    0.237 ns 
dut/sin_linear_i/result_o[3]/D           |    0.243 ns 
dut/sin_linear_i/result_o[13]/D          |    0.245 ns 
dut/sin_linear_i/result_o[14]/D          |    0.272 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[18]/D  (SLICE_R71C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.6% (route), 75.4% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.212 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT34
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[34]
                                                                    NET DELAY             0.586                  9.439  1       
dut/sin_linear_i/result_o_2_cZ[18]/A->dut/sin_linear_i/result_o_2_cZ[18]/Z
                                          SLICE_R71C73A             CTOF_DEL              0.045                  9.484  1       
dut/sin_linear_i/result_o_2[18]                                     NET DELAY             0.000                  9.484  1       
dut/sin_linear_i/result_o[18]/D                                     ENDPOINT              0.000                  9.484  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  9.440  60      
{dut/sin_linear_i/result_o[17]/CK   dut/sin_linear_i/result_o[18]/CK}
                                                                    CLOCK PIN             0.000                  9.440  1       
                                                                    Uncertainty        -(0.000)                  9.440  
                                                                    Common Path Skew      0.186                  9.626  
                                                                    Setup time        -(-0.070)                  9.696  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.696  
Arrival Time                                                                                                  -(9.484)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.212  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[19]/D  (SLICE_R71C73B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.5% (route), 75.5% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.216 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[35]
                                                                    NET DELAY             0.582                  9.435  1       
dut/sin_linear_i/result_o_2_cZ[19]/A->dut/sin_linear_i/result_o_2_cZ[19]/Z
                                          SLICE_R71C73B             CTOF_DEL              0.045                  9.480  1       
dut/sin_linear_i/result_o_2[19]                                     NET DELAY             0.000                  9.480  1       
dut/sin_linear_i/result_o[19]/D                                     ENDPOINT              0.000                  9.480  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  9.440  60      
dut/sin_linear_i/result_o[19]/CK                                    CLOCK PIN             0.000                  9.440  1       
                                                                    Uncertainty        -(0.000)                  9.440  
                                                                    Common Path Skew      0.186                  9.626  
                                                                    Setup time        -(-0.070)                  9.696  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.696  
Arrival Time                                                                                                  -(9.480)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.216  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[30]/D  (SLICE_R69C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.5% (route), 75.5% (logic)
Clock Skew       : 0.057 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.217 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT46
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[46]
                                                                    NET DELAY             0.577                  9.430  1       
dut/sin_linear_i/result_o_2_cZ[30]/A->dut/sin_linear_i/result_o_2_cZ[30]/Z
                                          SLICE_R69C72A             CTOF_DEL              0.045                  9.475  1       
dut/sin_linear_i/result_o_2[30]                                     NET DELAY             0.000                  9.475  1       
dut/sin_linear_i/result_o[30]/D                                     ENDPOINT              0.000                  9.475  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.821                  9.436  60      
{dut/sin_linear_i/result_o[29]/CK   dut/sin_linear_i/result_o[30]/CK}
                                                                    CLOCK PIN             0.000                  9.436  1       
                                                                    Uncertainty        -(0.000)                  9.436  
                                                                    Common Path Skew      0.186                  9.622  
                                                                    Setup time        -(-0.070)                  9.692  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.692  
Arrival Time                                                                                                  -(9.475)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.217  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[4]/D  (SLICE_R71C71A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.5% (route), 75.5% (logic)
Clock Skew       : 0.060 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.219 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.578                  9.431  1       
dut/sin_linear_i/result_o_2_cZ[4]/A->dut/sin_linear_i/result_o_2_cZ[4]/Z
                                          SLICE_R71C71A             CTOF_DEL              0.045                  9.476  1       
dut/sin_linear_i/result_o_2[4]                                      NET DELAY             0.000                  9.476  1       
dut/sin_linear_i/result_o[4]/D                                      ENDPOINT              0.000                  9.476  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.824                  9.439  60      
dut/sin_linear_i/result_o[4]/CK                                     CLOCK PIN             0.000                  9.439  1       
                                                                    Uncertainty        -(0.000)                  9.439  
                                                                    Common Path Skew      0.186                  9.625  
                                                                    Setup time        -(-0.070)                  9.695  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.695  
Arrival Time                                                                                                  -(9.476)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.219  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[1]/D  (SLICE_R71C72C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.3% (route), 75.7% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.231 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[17]
                                                                    NET DELAY             0.566                  9.419  1       
dut/sin_linear_i/result_o_2_cZ[1]/A->dut/sin_linear_i/result_o_2_cZ[1]/Z
                                          SLICE_R71C72C             CTOF_DEL              0.046                  9.465  1       
dut/sin_linear_i/result_o_2[1]                                      NET DELAY             0.000                  9.465  1       
dut/sin_linear_i/result_o[1]/D                                      ENDPOINT              0.000                  9.465  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  9.440  60      
{dut/sin_linear_i/result_o[1]/CK   dut/sin_linear_i/result_o[2]/CK}
                                                                    CLOCK PIN             0.000                  9.440  1       
                                                                    Uncertainty        -(0.000)                  9.440  
                                                                    Common Path Skew      0.186                  9.626  
                                                                    Setup time        -(-0.070)                  9.696  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.696  
Arrival Time                                                                                                  -(9.465)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.231  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[16]/D  (SLICE_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.3% (route), 75.7% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.232 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT32
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[32]
                                                                    NET DELAY             0.565                  9.418  1       
dut/sin_linear_i/result_o_2_cZ[16]/A->dut/sin_linear_i/result_o_2_cZ[16]/Z
                                          SLICE_R71C72A             CTOF_DEL              0.046                  9.464  1       
dut/sin_linear_i/result_o_2[16]                                     NET DELAY             0.000                  9.464  1       
dut/sin_linear_i/result_o[16]/D                                     ENDPOINT              0.000                  9.464  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  9.440  60      
{dut/sin_linear_i/result_o[16]/CK   dut/sin_linear_i/result_o[24]/CK}
                                                                    CLOCK PIN             0.000                  9.440  1       
                                                                    Uncertainty        -(0.000)                  9.440  
                                                                    Common Path Skew      0.186                  9.626  
                                                                    Setup time        -(-0.070)                  9.696  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.696  
Arrival Time                                                                                                  -(9.464)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.232  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[29]/D  (SLICE_R69C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.1% (route), 75.9% (logic)
Clock Skew       : 0.057 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.237 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT45
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[45]
                                                                    NET DELAY             0.556                  9.409  1       
dut/sin_linear_i/result_o_2_cZ[29]/A->dut/sin_linear_i/result_o_2_cZ[29]/Z
                                          SLICE_R69C72A             CTOF_DEL              0.046                  9.455  1       
dut/sin_linear_i/result_o_2[29]                                     NET DELAY             0.000                  9.455  1       
dut/sin_linear_i/result_o[29]/D                                     ENDPOINT              0.000                  9.455  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.821                  9.436  60      
{dut/sin_linear_i/result_o[29]/CK   dut/sin_linear_i/result_o[30]/CK}
                                                                    CLOCK PIN             0.000                  9.436  1       
                                                                    Uncertainty        -(0.000)                  9.436  
                                                                    Common Path Skew      0.186                  9.622  
                                                                    Setup time        -(-0.070)                  9.692  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.692  
Arrival Time                                                                                                  -(9.455)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.237  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[3]/D  (SLICE_R71C72D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.1% (route), 75.9% (logic)
Clock Skew       : 0.061 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.243 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]
                                                                    NET DELAY             0.555                  9.408  1       
dut/sin_linear_i/result_o_2_cZ[3]/A->dut/sin_linear_i/result_o_2_cZ[3]/Z
                                          SLICE_R71C72D             CTOF_DEL              0.045                  9.453  1       
dut/sin_linear_i/result_o_2[3]                                      NET DELAY             0.000                  9.453  1       
dut/sin_linear_i/result_o[3]/D                                      ENDPOINT              0.000                  9.453  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.825                  9.440  60      
dut/sin_linear_i/result_o[3]/CK                                     CLOCK PIN             0.000                  9.440  1       
                                                                    Uncertainty        -(0.000)                  9.440  
                                                                    Common Path Skew      0.186                  9.626  
                                                                    Setup time        -(-0.070)                  9.696  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.696  
Arrival Time                                                                                                  -(9.453)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.243  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[13]/D  (SLICE_R69C72B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 24.0% (route), 76.0% (logic)
Clock Skew       : 0.057 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.245 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT29
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[29]
                                                                    NET DELAY             0.548                  9.401  1       
dut/sin_linear_i/result_o_2_cZ[13]/A->dut/sin_linear_i/result_o_2_cZ[13]/Z
                                          SLICE_R69C72B             CTOF_DEL              0.046                  9.447  1       
dut/sin_linear_i/result_o_2[13]                                     NET DELAY             0.000                  9.447  1       
dut/sin_linear_i/result_o[13]/D                                     ENDPOINT              0.000                  9.447  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.821                  9.436  60      
{dut/sin_linear_i/result_o[13]/CK   dut/sin_linear_i/result_o[31]/CK}
                                                                    CLOCK PIN             0.000                  9.436  1       
                                                                    Uncertainty        -(0.000)                  9.436  
                                                                    Common Path Skew      0.186                  9.622  
                                                                    Setup time        -(-0.070)                  9.692  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.692  
Arrival Time                                                                                                  -(9.447)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.245  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[14]/D  (SLICE_R69C72C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.6% (route), 76.4% (logic)
Clock Skew       : 0.057 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.186 ns 
Path Slack       : 0.272 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  1.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.160                  1.639  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.639  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.740                  4.379  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.379  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.488                  5.867  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.669                  6.536  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT30
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.853  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[30]
                                                                    NET DELAY             0.521                  9.374  1       
dut/sin_linear_i/result_o_2_cZ[14]/A->dut/sin_linear_i/result_o_2_cZ[14]/Z
                                          SLICE_R69C72C             CTOF_DEL              0.046                  9.420  1       
dut/sin_linear_i/result_o_2[14]                                     NET DELAY             0.000                  9.420  1       
dut/sin_linear_i/result_o[14]/D                                     ENDPOINT              0.000                  9.420  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.479                  6.479  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.136                  6.615  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.615  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.821                  9.436  60      
{dut/sin_linear_i/result_o[14]/CK   dut/sin_linear_i/result_o[15]/CK}
                                                                    CLOCK PIN             0.000                  9.436  1       
                                                                    Uncertainty        -(0.000)                  9.436  
                                                                    Common Path Skew      0.186                  9.622  
                                                                    Setup time        -(-0.070)                  9.692  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.692  
Arrival Time                                                                                                  -(9.420)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.272  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Setup at Speed Grade 1 Corner at 0 Degrees
===============================================================

3.1  Clock Summary
=======================

3.1.1 Clock "gpll_i/lscc_pll_inst/clkout_testclk_o"
=======================
create_generated_clock -name {gpll_i/lscc_pll_inst/clkout_testclk_o} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 2 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES }] 

Single Clock Domain
----------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|                    |       Period       |     Frequency      
----------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o|             Target |          10.000 ns |        100.000 MHz 
                                           | Actual (all paths) |           4.646 ns |        215.239 MHz 
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/LMMICLK (MPW)                                                                
                                           |   (50% duty cycle) |           4.646 ns |        215.239 MHz 
----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
---------------------------------------------------------------------------------------------------------
Clock gpll_i/lscc_pll_inst/clkout_testclk_o|   Worst Time Between Edges   |           Comment            
---------------------------------------------------------------------------------------------------------
 From clk                                  |                         ---- |                      No path 
 From clk50                                |                         ---- |                      No path 
---------------------------------------------------------------------------------------------------------

3.1.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI}] -multiply_by 4 [get_pins {gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |           5.000 ns |        200.000 MHz 
                                        | Actual (all paths) |           4.776 ns |        209.380 MHz 
result_CR31_ram_6_cZ.dpram_inst/WCK (MPW)                                                                
                                        |   (50% duty cycle) |           2.588 ns |        386.399 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk50                             |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.1.3 Clock "clk50"
=======================
create_clock -name {clk50} -period 20 [get_ports clk50]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk50               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk50                             |             Target |          20.000 ns |         50.000 MHz 
                                        | Actual (all paths) |           4.000 ns |        250.000 MHz 
clk50_ibuf.bb_inst/B (MPW)              |   (50% duty cycle) |           4.000 ns |        250.000 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk50               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From gpll_i/lscc_pll_inst/clkout_testclk_o                                                              
                                        |                         ---- |                      No path 
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

3.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
dut/sin_linear_i/result_o[18]/D          |    0.224 ns 
dut/sin_linear_i/result_o[30]/D          |    0.227 ns 
dut/sin_linear_i/result_o[19]/D          |    0.228 ns 
dut/sin_linear_i/result_o[4]/D           |    0.231 ns 
dut/sin_linear_i/result_o[1]/D           |    0.242 ns 
dut/sin_linear_i/result_o[16]/D          |    0.243 ns 
dut/sin_linear_i/result_o[29]/D          |    0.248 ns 
dut/sin_linear_i/result_o[3]/D           |    0.254 ns 
dut/sin_linear_i/result_o[13]/D          |    0.255 ns 
dut/sin_linear_i/result_o[14]/D          |    0.283 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[18]/D  (SLICE_R71C73A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.9% (route), 76.1% (logic)
Clock Skew       : 0.071 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.224 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT34
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[34]
                                                                    NET DELAY             0.569                  9.300  1       
dut/sin_linear_i/result_o_2_cZ[18]/A->dut/sin_linear_i/result_o_2_cZ[18]/Z
                                          SLICE_R71C73A             CTOF_DEL              0.045                  9.345  1       
dut/sin_linear_i/result_o_2[18]                                     NET DELAY             0.000                  9.345  1       
dut/sin_linear_i/result_o[18]/D                                     ENDPOINT              0.000                  9.345  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.716                  9.323  60      
{dut/sin_linear_i/result_o[17]/CK   dut/sin_linear_i/result_o[18]/CK}
                                                                    CLOCK PIN             0.000                  9.323  1       
                                                                    Uncertainty        -(0.000)                  9.323  
                                                                    Common Path Skew      0.176                  9.499  
                                                                    Setup time        -(-0.070)                  9.569  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.569  
Arrival Time                                                                                                  -(9.345)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.224  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[30]/D  (SLICE_R69C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.8% (route), 76.2% (logic)
Clock Skew       : 0.066 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.227 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT46
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[46]
                                                                    NET DELAY             0.561                  9.292  1       
dut/sin_linear_i/result_o_2_cZ[30]/A->dut/sin_linear_i/result_o_2_cZ[30]/Z
                                          SLICE_R69C72A             CTOF_DEL              0.045                  9.337  1       
dut/sin_linear_i/result_o_2[30]                                     NET DELAY             0.000                  9.337  1       
dut/sin_linear_i/result_o[30]/D                                     ENDPOINT              0.000                  9.337  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.711                  9.318  60      
{dut/sin_linear_i/result_o[29]/CK   dut/sin_linear_i/result_o[30]/CK}
                                                                    CLOCK PIN             0.000                  9.318  1       
                                                                    Uncertainty        -(0.000)                  9.318  
                                                                    Common Path Skew      0.176                  9.494  
                                                                    Setup time        -(-0.070)                  9.564  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.564  
Arrival Time                                                                                                  -(9.337)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.227  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[19]/D  (SLICE_R71C73B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.9% (route), 76.1% (logic)
Clock Skew       : 0.071 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.228 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT35
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[35]
                                                                    NET DELAY             0.565                  9.296  1       
dut/sin_linear_i/result_o_2_cZ[19]/A->dut/sin_linear_i/result_o_2_cZ[19]/Z
                                          SLICE_R71C73B             CTOF_DEL              0.045                  9.341  1       
dut/sin_linear_i/result_o_2[19]                                     NET DELAY             0.000                  9.341  1       
dut/sin_linear_i/result_o[19]/D                                     ENDPOINT              0.000                  9.341  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.716                  9.323  60      
dut/sin_linear_i/result_o[19]/CK                                    CLOCK PIN             0.000                  9.323  1       
                                                                    Uncertainty        -(0.000)                  9.323  
                                                                    Common Path Skew      0.176                  9.499  
                                                                    Setup time        -(-0.070)                  9.569  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.569  
Arrival Time                                                                                                  -(9.341)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.228  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[4]/D  (SLICE_R71C71A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.8% (route), 76.2% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.231 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT20
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[20]
                                                                    NET DELAY             0.561                  9.292  1       
dut/sin_linear_i/result_o_2_cZ[4]/A->dut/sin_linear_i/result_o_2_cZ[4]/Z
                                          SLICE_R71C71A             CTOF_DEL              0.045                  9.337  1       
dut/sin_linear_i/result_o_2[4]                                      NET DELAY             0.000                  9.337  1       
dut/sin_linear_i/result_o[4]/D                                      ENDPOINT              0.000                  9.337  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  9.322  60      
dut/sin_linear_i/result_o[4]/CK                                     CLOCK PIN             0.000                  9.322  1       
                                                                    Uncertainty        -(0.000)                  9.322  
                                                                    Common Path Skew      0.176                  9.498  
                                                                    Setup time        -(-0.070)                  9.568  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.568  
Arrival Time                                                                                                  -(9.337)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.231  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[1]/D  (SLICE_R71C72C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.6% (route), 76.4% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.242 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT17
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[17]
                                                                    NET DELAY             0.549                  9.280  1       
dut/sin_linear_i/result_o_2_cZ[1]/A->dut/sin_linear_i/result_o_2_cZ[1]/Z
                                          SLICE_R71C72C             CTOF_DEL              0.046                  9.326  1       
dut/sin_linear_i/result_o_2[1]                                      NET DELAY             0.000                  9.326  1       
dut/sin_linear_i/result_o[1]/D                                      ENDPOINT              0.000                  9.326  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  9.322  60      
{dut/sin_linear_i/result_o[1]/CK   dut/sin_linear_i/result_o[2]/CK}
                                                                    CLOCK PIN             0.000                  9.322  1       
                                                                    Uncertainty        -(0.000)                  9.322  
                                                                    Common Path Skew      0.176                  9.498  
                                                                    Setup time        -(-0.070)                  9.568  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.568  
Arrival Time                                                                                                  -(9.326)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.242  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[16]/D  (SLICE_R71C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.6% (route), 76.4% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.243 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT32
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[32]
                                                                    NET DELAY             0.548                  9.279  1       
dut/sin_linear_i/result_o_2_cZ[16]/A->dut/sin_linear_i/result_o_2_cZ[16]/Z
                                          SLICE_R71C72A             CTOF_DEL              0.046                  9.325  1       
dut/sin_linear_i/result_o_2[16]                                     NET DELAY             0.000                  9.325  1       
dut/sin_linear_i/result_o[16]/D                                     ENDPOINT              0.000                  9.325  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  9.322  60      
{dut/sin_linear_i/result_o[16]/CK   dut/sin_linear_i/result_o[24]/CK}
                                                                    CLOCK PIN             0.000                  9.322  1       
                                                                    Uncertainty        -(0.000)                  9.322  
                                                                    Common Path Skew      0.176                  9.498  
                                                                    Setup time        -(-0.070)                  9.568  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.568  
Arrival Time                                                                                                  -(9.325)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.243  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[29]/D  (SLICE_R69C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.5% (route), 76.5% (logic)
Clock Skew       : 0.066 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.248 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT45
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[45]
                                                                    NET DELAY             0.539                  9.270  1       
dut/sin_linear_i/result_o_2_cZ[29]/A->dut/sin_linear_i/result_o_2_cZ[29]/Z
                                          SLICE_R69C72A             CTOF_DEL              0.046                  9.316  1       
dut/sin_linear_i/result_o_2[29]                                     NET DELAY             0.000                  9.316  1       
dut/sin_linear_i/result_o[29]/D                                     ENDPOINT              0.000                  9.316  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.711                  9.318  60      
{dut/sin_linear_i/result_o[29]/CK   dut/sin_linear_i/result_o[30]/CK}
                                                                    CLOCK PIN             0.000                  9.318  1       
                                                                    Uncertainty        -(0.000)                  9.318  
                                                                    Common Path Skew      0.176                  9.494  
                                                                    Setup time        -(-0.070)                  9.564  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.564  
Arrival Time                                                                                                  -(9.316)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.248  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[3]/D  (SLICE_R71C72D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.4% (route), 76.6% (logic)
Clock Skew       : 0.070 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.254 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT19
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[19]
                                                                    NET DELAY             0.538                  9.269  1       
dut/sin_linear_i/result_o_2_cZ[3]/A->dut/sin_linear_i/result_o_2_cZ[3]/Z
                                          SLICE_R71C72D             CTOF_DEL              0.045                  9.314  1       
dut/sin_linear_i/result_o_2[3]                                      NET DELAY             0.000                  9.314  1       
dut/sin_linear_i/result_o[3]/D                                      ENDPOINT              0.000                  9.314  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.715                  9.322  60      
dut/sin_linear_i/result_o[3]/CK                                     CLOCK PIN             0.000                  9.322  1       
                                                                    Uncertainty        -(0.000)                  9.322  
                                                                    Common Path Skew      0.176                  9.498  
                                                                    Setup time        -(-0.070)                  9.568  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.568  
Arrival Time                                                                                                  -(9.314)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.254  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[13]/D  (SLICE_R69C72B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 23.4% (route), 76.6% (logic)
Clock Skew       : 0.066 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.255 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT29
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[29]
                                                                    NET DELAY             0.532                  9.263  1       
dut/sin_linear_i/result_o_2_cZ[13]/A->dut/sin_linear_i/result_o_2_cZ[13]/Z
                                          SLICE_R69C72B             CTOF_DEL              0.046                  9.309  1       
dut/sin_linear_i/result_o_2[13]                                     NET DELAY             0.000                  9.309  1       
dut/sin_linear_i/result_o[13]/D                                     ENDPOINT              0.000                  9.309  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.711                  9.318  60      
{dut/sin_linear_i/result_o[13]/CK   dut/sin_linear_i/result_o[31]/CK}
                                                                    CLOCK PIN             0.000                  9.318  1       
                                                                    Uncertainty        -(0.000)                  9.318  
                                                                    Common Path Skew      0.176                  9.494  
                                                                    Setup time        -(-0.070)                  9.564  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.564  
Arrival Time                                                                                                  -(9.309)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.255  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3  (EBR_CORE_EBR_CORE_R65C68)
Path End         : dut/sin_linear_i/result_o[14]/D  (SLICE_R69C72C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 22.9% (route), 77.1% (logic)
Clock Skew       : 0.066 ns 
Setup Constraint : 5.000 ns 
Common Path Skew : 0.176 ns 
Path Slack       : 0.283 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  0.000  1       
clk50                                                               NET DELAY             0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  1.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.152                  1.630  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  1.630  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.622                  4.252  60      
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK
                                                                    CLOCK PIN             0.000                  4.252  1       


Data Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/CK->dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/AP6.SP32K.sp32k.SP32K_MODE_inst/DO3
                                          EBR_CORE_EBR_CORE_R65C68  C2Q_DEL               1.513                  5.765  1       
dut/sin_linear_i/rom_dy_i/lscc_rom_inst/u_rom/PRIM_MODE.xADDR[0].xDATA[1].mem_file.mem0/s1_dy[12]
                                                                    NET DELAY             0.649                  6.414  1       
dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/A12->dut/sin_linear_i/mult18x18p48_i/multaddsub_m0.MULTADDSUB18X18A_MODE_inst/ZOUT30
                                          DSP_CORE_DSP_CORE_R70C70  PD_DEL                2.317                  8.731  1       
dut/sin_linear_i/mult18x18p48_i/dsp_Z[30]
                                                                    NET DELAY             0.504                  9.235  1       
dut/sin_linear_i/result_o_2_cZ[14]/A->dut/sin_linear_i/result_o_2_cZ[14]/Z
                                          SLICE_R69C72C             CTOF_DEL              0.046                  9.281  1       
dut/sin_linear_i/result_o_2[14]                                     NET DELAY             0.000                  9.281  1       
dut/sin_linear_i/result_o[14]/D                                     ENDPOINT              0.000                  9.281  1       


Destination Clock Path
Name                                      Cell/Site Name            Delay Name        Incr       Arrival/Required Time  Fanout  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
                                                                    CONSTRAINT            0.000                  5.000  1       
clk50                                     top_sin_linear            CLOCK LATENCY         0.000                  5.000  1       
clk50                                                               NET DELAY             0.000                  5.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18             PAD2DI_DEL            1.478                  6.478  1       
gpll_i/lscc_pll_inst/clk50_c                                        NET DELAY             0.129                  6.607  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                                  0.000                  6.607  60      
gpll_i/lscc_pll_inst/clk                                            NET DELAY             2.711                  9.318  60      
{dut/sin_linear_i/result_o[14]/CK   dut/sin_linear_i/result_o[15]/CK}
                                                                    CLOCK PIN             0.000                  9.318  1       
                                                                    Uncertainty        -(0.000)                  9.318  
                                                                    Common Path Skew      0.176                  9.494  
                                                                    Setup time        -(-0.070)                  9.564  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Required Time                                                                                                    9.564  
Arrival Time                                                                                                  -(9.281)  
----------------------------------------  ------------------------  ----------------  ---------  ---------------------  ------  
Path Slack  (Passed)                                                                                             0.283  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
4  Hold at Speed Grade m Corner at 0 Degrees
===============================================================

4.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
valid_o_3[0]/D                           |    0.105 ns 
dut/sin_linear_i/valid_o/D               |    0.106 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D              
                                         |    0.112 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/D              
                                         |    0.127 ns 
phase_CR31_ram_2_cZ.dpram_inst/WAD0      |    0.150 ns 
result_CF1[1]/D                          |    0.152 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D              
                                         |    0.155 ns 
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/D              
                                         |    0.164 ns 
phase_CR31_ram_2_cZ.dpram_inst/WAD1      |    0.165 ns 
valid_o_1_Z[0]/D                         |    0.171 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

4.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : valid_o_2_Z[0]/Q  (SLICE_R59C82B)
Path End         : valid_o_3[0]/D  (SLICE_R59C82A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 34.3% (route), 65.7% (logic)
Clock Skew       : 0.106 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.106 ns 
Path Slack       : 0.105 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.590                  2.692  60      
{valid_o_1_Z[0]/CK   valid_o_2_Z[0]/CK}                   CLOCK PIN          0.000                  2.692  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
valid_o_2_Z[0]/CK->valid_o_2_Z[0]/Q       SLICE_R59C82B   REG_DEL            0.119                  2.811  1       
valid_o_2[0]                                              NET DELAY          0.062                  2.873  1       
valid_o_3[0]/D                                            ENDPOINT           0.000                  2.873  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.672                  2.798  60      
{valid_o_3[0]/CK   valid_i_0_Z[0]/CK}                     CLOCK PIN          0.000                  2.798  1       
                                                          Uncertainty        0.000                  2.798  
                                                          Common Path Skew  -0.106                  2.692  
                                                          Hold time          0.076                  2.768  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.768  
Arrival Time                                                                                        2.873  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.105  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/s1_valid_Z/Q  (SLICE_R59C82C)
Path End         : dut/sin_linear_i/valid_o/D  (SLICE_R59C82C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 35.3% (route), 64.7% (logic)
Clock Skew       : 0.106 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.106 ns 
Path Slack       : 0.106 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.590                  2.692  60      
{dut/sin_linear_i/s1_valid_Z/CK   dut/sin_linear_i/valid_o/CK}
                                                          CLOCK PIN          0.000                  2.692  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
dut/sin_linear_i/s1_valid_Z/CK->dut/sin_linear_i/s1_valid_Z/Q
                                          SLICE_R59C82C   REG_DEL            0.119                  2.811  1       
dut/sin_linear_i/s1_valid                                 NET DELAY          0.065                  2.876  1       
dut/sin_linear_i/valid_o/D                                ENDPOINT           0.000                  2.876  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.672                  2.798  60      
{dut/sin_linear_i/s1_valid_Z/CK   dut/sin_linear_i/valid_o/CK}
                                                          CLOCK PIN          0.000                  2.798  1       
                                                          Uncertainty        0.000                  2.798  
                                                          Common Path Skew  -0.106                  2.692  
                                                          Hold time          0.078                  2.770  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.770  
Arrival Time                                                                                        2.876  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.106  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/Q  (SLICE_R84C25A)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D  (SLICE_R84C25B)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 1
Delay Ratio      : 36.7% (route), 63.3% (logic)
Clock Skew       : 0.041 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.041 ns 
Path Slack       : 0.112 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.210                  1.312  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_Z[0]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/CK}
                                                          CLOCK PIN          0.000                  1.312  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg[1]/Q
                                          SLICE_R84C25A   REG_DEL            0.119                  1.431  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_lock_sync/sync_reg_0
                                                          NET DELAY          0.069                  1.500  3       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/D
                                                          ENDPOINT           0.000                  1.500  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.227                  1.353  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK}
                                                          CLOCK PIN          0.000                  1.353  1       
                                                          Uncertainty        0.000                  1.353  
                                                          Common Path Skew  -0.041                  1.312  
                                                          Hold time          0.076                  1.388  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.388  
Arrival Time                                                                                        1.500  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.112  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/Q  (SLICE_R84C25C)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/D  (SLICE_R84C25D)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 30.0% (route), 70.0% (logic)
Clock Skew       : 0.041 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.041 ns 
Path Slack       : 0.127 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.210                  1.312  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/CK
                                                          CLOCK PIN          0.000                  1.312  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[0]/Q
                                          SLICE_R84C25C   REG_DEL            0.119                  1.431  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/dly_wait_cntr[0]
                                                          NET DELAY          0.062                  1.493  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/init_request_0_o2/A->gpll_i/lscc_pll_inst/u_pll_init_bw/init_request_0_o2/Z
                                          SLICE_R84C25D   CTOF_DEL           0.026                  1.519  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/init_request
                                                          NET DELAY          0.000                  1.519  4       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/D
                                                          ENDPOINT           0.000                  1.519  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.227                  1.353  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.init_request/CK
                                                          CLOCK PIN          0.000                  1.353  1       
                                                          Uncertainty        0.000                  1.353  
                                                          Common Path Skew  -0.041                  1.312  
                                                          Hold time          0.080                  1.392  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.392  
Arrival Time                                                                                        1.519  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.127  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[0]/Q  (SLICE_R77C71B)
Path End         : phase_CR31_ram_2_cZ.dpram_inst/WAD0  (SLICEM_R77C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 64.2% (route), 35.8% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.150 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  60      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[0]/CK->result_CF1[0]/Q         SLICE_R77C71B   REG_DEL            0.119                  2.959  50      
CO0                                                       NET DELAY          0.213                  3.172  50      
phase_CR31_ram_2_cZ.dpram_inst/WAD0                       ENDPOINT           0.000                  3.172  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  60      
phase_CR31_ram_2_cZ.dpram_inst/WCK                        CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.172                  3.022  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.022  
Arrival Time                                                                                        3.172  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.150  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C71B)
Path End         : result_CF1[1]/D  (SLICE_R77C71B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 36.1% (route), 63.9% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.107 ns 
Path Slack       : 0.152 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  60      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C71B   REG_DEL            0.119                  2.959  49      
tmp1[1]                                                   NET DELAY          0.082                  3.041  49      
result_CF1_RNI1BV4B[1]/B->result_CF1_RNI1BV4B[1]/Z
                                          SLICE_R77C71B   CTOF_DEL           0.026                  3.067  33      
tmp2[1]                                                   NET DELAY          0.000                  3.067  33      
result_CF1[1]/D                                           ENDPOINT           0.000                  3.067  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  60      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.107                  2.841  
                                                          Hold time          0.074                  2.915  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.915  
Arrival Time                                                                                        3.067  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.152  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q  (SLICE_R84C25B)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D  (SLICE_R84C24A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 54.7% (route), 45.3% (logic)
Clock Skew       : 0.120 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.035 ns 
Path Slack       : 0.155 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.210                  1.312  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK}
                                                          CLOCK PIN          0.000                  1.312  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q
                                          SLICE_R84C25B   REG_DEL            0.119                  1.431  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/pll_lock_reg
                                                          NET DELAY          0.175                  1.606  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[2]/C->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[2]/Z
                                          SLICE_R84C24A   CTOF_DEL           0.026                  1.632  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs_ns[2]
                                                          NET DELAY          0.000                  1.632  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/D
                                                          ENDPOINT           0.000                  1.632  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.306                  1.432  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/CK}
                                                          CLOCK PIN          0.000                  1.432  1       
                                                          Uncertainty        0.000                  1.432  
                                                          Common Path Skew  -0.035                  1.397  
                                                          Hold time          0.080                  1.477  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.477  
Arrival Time                                                                                        1.632  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.155  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q  (SLICE_R84C25B)
Path End         : gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/D  (SLICE_R84C24A)
Source Clock     : gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Destination Clock: gpll_i/lscc_pll_inst/clkout_testclk_o (R)
Logic Level      : 2
Delay Ratio      : 55.1% (route), 44.9% (logic)
Clock Skew       : 0.120 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.035 ns 
Path Slack       : 0.164 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.210                  1.312  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.dly_wait_cntr[1]/CK}
                                                          CLOCK PIN          0.000                  1.312  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/CK->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.pll_lock_reg/Q
                                          SLICE_R84C25B   REG_DEL            0.119                  1.431  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/pll_lock_reg
                                                          NET DELAY          0.178                  1.609  2       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[3]/C->gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs_RNO[3]/Z
                                          SLICE_R84C24A   CTOF_DEL           0.026                  1.635  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/bw_init_cs_ns[3]
                                                          NET DELAY          0.000                  1.635  1       
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/D
                                                          ENDPOINT           0.000                  1.635  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKRES (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  13      
gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.u_rst_n_sync/clkout_testclk_o
                                                          NET DELAY          0.306                  1.432  13      
{gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[3]/CK   gpll_i/lscc_pll_inst/u_pll_init_bw/gen_bw_init.bw_init_cs[2]/CK}
                                                          CLOCK PIN          0.000                  1.432  1       
                                                          Uncertainty        0.000                  1.432  
                                                          Common Path Skew  -0.035                  1.397  
                                                          Hold time          0.074                  1.471  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -1.471  
Arrival Time                                                                                        1.635  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.164  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : result_CF1[1]/Q  (SLICE_R77C71B)
Path End         : phase_CR31_ram_2_cZ.dpram_inst/WAD1  (SLICEM_R77C72A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : 0.108 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.098 ns 
Path Slack       : 0.165 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.738                  2.840  60      
{result_CF1[1]/CK   result_CF1[0]/CK}                     CLOCK PIN          0.000                  2.840  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
result_CF1[1]/CK->result_CF1[1]/Q         SLICE_R77C71B   REG_DEL            0.119                  2.959  49      
tmp1[1]                                                   NET DELAY          0.214                  3.173  49      
phase_CR31_ram_2_cZ.dpram_inst/WAD1                       ENDPOINT           0.000                  3.173  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.822                  2.948  60      
phase_CR31_ram_2_cZ.dpram_inst/WCK                        CLOCK PIN          0.000                  2.948  1       
                                                          Uncertainty        0.000                  2.948  
                                                          Common Path Skew  -0.098                  2.850  
                                                          Hold time          0.158                  3.008  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -3.008  
Arrival Time                                                                                        3.173  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.165  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : dut/sin_linear_i/valid_o/Q  (SLICE_R59C82C)
Path End         : valid_o_1_Z[0]/D  (SLICE_R59C82B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 1
Delay Ratio      : 51.8% (route), 48.2% (logic)
Clock Skew       : 0.106 ns 
Hold Constraint  : 0.000 ns 
Common Path Skew : -0.106 ns 
Path Slack       : 0.171 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.138                  1.102  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.102  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.590                  2.692  60      
{dut/sin_linear_i/s1_valid_Z/CK   dut/sin_linear_i/valid_o/CK}
                                                          CLOCK PIN          0.000                  2.692  1       


Data Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
dut/sin_linear_i/valid_o/CK->dut/sin_linear_i/valid_o/Q
                                          SLICE_R59C82C   REG_DEL            0.119                  2.811  1       
dut/sin_linear_i/valid_o_0                                NET DELAY          0.128                  2.939  1       
valid_o_1_Z[0]/D                                          ENDPOINT           0.000                  2.939  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name        Incr    Arrival/Required Time  Fanout  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
                                                          CONSTRAINT         0.000                  0.000  1       
clk50                                     top_sin_linear  CLOCK LATENCY      0.000                  0.000  1       
clk50                                                     NET DELAY          0.000                  0.000  1       
clk50_ibuf.bb_inst/B->clk50_ibuf.bb_inst/O
                                          HPIO_CORE_L18   PAD2DI_DEL         0.964                  0.964  1       
gpll_i/lscc_pll_inst/clk50_c                              NET DELAY          0.162                  1.126  1       
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKI->gpll_i/lscc_pll_inst/gen_ext_outclkdiv.u_pll.PLLC_MODE_inst/CLKOP (TOTAL_ADJUSTMENTS)
                                          PLL_CORE_PLL11                     0.000                  1.126  60      
gpll_i/lscc_pll_inst/clk                                  NET DELAY          1.672                  2.798  60      
{valid_o_1_Z[0]/CK   valid_o_2_Z[0]/CK}                   CLOCK PIN          0.000                  2.798  1       
                                                          Uncertainty        0.000                  2.798  
                                                          Common Path Skew  -0.106                  2.692  
                                                          Hold time          0.076                  2.768  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Required Time                                                                                      -2.768  
Arrival Time                                                                                        2.939  
----------------------------------------  --------------  ----------------  ------  ---------------------  ------  
Path Slack  (Passed)                                                                                0.171  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################




</pre></samp></body></html>
