The following files were generated for 'chipscope_ila_caddr' in directory
/home/ams/lm-3/uhdl/ipcore_dir/

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * chipscope_ila_caddr.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * chipscope_ila_caddr.cdc
   * chipscope_ila_caddr.constraints/chipscope_ila_caddr.ucf
   * chipscope_ila_caddr.constraints/chipscope_ila_caddr.xdc
   * chipscope_ila_caddr.ncf
   * chipscope_ila_caddr.ngc
   * chipscope_ila_caddr.ucf
   * chipscope_ila_caddr.v
   * chipscope_ila_caddr.veo
   * chipscope_ila_caddr.xdc
   * chipscope_ila_caddr_xmdf.tcl

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * chipscope_ila_caddr.asy

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * chipscope_ila_caddr.gise
   * chipscope_ila_caddr.xise

Deliver Readme:
   Readme file for the IP.

   * chipscope_ila_caddr_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * chipscope_ila_caddr_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

