

================================================================
== Vivado HLS Report for 'simple_top'
================================================================
* Date:           Fri Apr 25 12:31:45 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        simple_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         9|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|      98|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      64|
|Register         |        -|      -|     132|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     132|     162|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +----------------+----------+-------+---+----+------------+------------+
    |  Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------+----------+-------+---+----+------------+------------+
    |i_1_fu_111_p2   |     +    |      0|  0|  32|          32|           1|
    |tmp_2_fu_96_p2  |     +    |      0|  0|  32|          32|           4|
    |icmp_fu_79_p2   |   icmp   |      0|  0|  34|          27|           1|
    +----------------+----------+-------+---+----+------------+------------+
    |Total           |          |      0|  0|  98|          91|           6|
    +----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |i_fu_42        |  32|          2|   32|         64|
    |inPtr_address  |  32|          3|   32|         96|
    +---------------+----+-----------+-----+-----------+
    |Total          |  64|          5|   64|        160|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+-----+-----------+
    |           Name          | FF | Bits| Const Bits|
    +-------------------------+----+-----+-----------+
    |ap_CS_fsm                |   4|    4|          0|
    |i_fu_42                  |  32|   32|          0|
    |i_load_2_reg_148         |  32|   32|          0|
    |inPtr_addr_read_reg_138  |  32|   32|          0|
    |tmp_2_reg_143            |  32|   32|          0|
    +-------------------------+----+-----+-----------+
    |Total                    | 132|  132|          0|
    +-------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  simple_top  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  simple_top  | return value |
|inPtr_req_din      | out |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_req_full_n   |  in |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_req_write    | out |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_rsp_empty_n  |  in |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_rsp_read     | out |    1|   ap_bus   |     inPtr    |    pointer   |
|inPtr_address      | out |   32|   ap_bus   |     inPtr    |    pointer   |
|inPtr_datain       |  in |   32|   ap_bus   |     inPtr    |    pointer   |
|inPtr_dataout      | out |   32|   ap_bus   |     inPtr    |    pointer   |
|inPtr_size         | out |   32|   ap_bus   |     inPtr    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (icmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inPtr) nounwind, !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @str) nounwind

ST_1: i [1/1] 0.00ns
:2  %i = alloca i32, align 4

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBus(i32* %inPtr, [7 x i8]* @p_str, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i32* %inPtr, [1 x i8]* @p_str1, [6 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_16 [1/1] 1.57ns
:5  store volatile i32 0, i32* %i, align 4

ST_1: stg_17 [1/1] 0.00ns
:6  br label %1


 <State 2>: 2.44ns
ST_2: i_load [1/1] 0.00ns
:0  %i_load = load volatile i32* %i, align 4

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %i_load, i32 5, i32 31)

ST_2: icmp [1/1] 2.44ns
:2  %icmp = icmp slt i27 %tmp, 1

ST_2: stg_21 [1/1] 0.00ns
:3  br i1 %icmp, label %2, label %3

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 8.75ns
ST_3: i_load_1 [1/1] 0.00ns
:0  %i_load_1 = load volatile i32* %i, align 4

ST_3: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = sext i32 %i_load_1 to i64

ST_3: inPtr_addr [1/1] 0.00ns
:2  %inPtr_addr = getelementptr inbounds i32* %inPtr, i64 %tmp_1

ST_3: inPtr_load_req [5/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 4>: 8.75ns
ST_4: inPtr_load_req [4/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 5>: 8.75ns
ST_5: inPtr_load_req [3/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 6>: 8.75ns
ST_6: inPtr_load_req [2/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 7>: 8.75ns
ST_7: inPtr_load_req [1/5] 8.75ns
:3  %inPtr_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.i32P(i32* %inPtr_addr, i32 1) nounwind


 <State 8>: 8.75ns
ST_8: inPtr_addr_read [1/1] 8.75ns
:4  %inPtr_addr_read = call i32 @_ssdm_op_Read.ap_bus.volatile.i32P(i32* %inPtr_addr) nounwind


 <State 9>: 2.44ns
ST_9: tmp_2 [1/1] 2.44ns
:5  %tmp_2 = add nsw i32 %inPtr_addr_read, 10

ST_9: i_load_2 [1/1] 0.00ns
:6  %i_load_2 = load volatile i32* %i, align 4


 <State 10>: 8.75ns
ST_10: tmp_3 [1/1] 0.00ns
:7  %tmp_3 = sext i32 %i_load_2 to i64

ST_10: inPtr_addr_1 [1/1] 0.00ns
:8  %inPtr_addr_1 = getelementptr inbounds i32* %inPtr, i64 %tmp_3

ST_10: inPtr_addr_1_req [1/1] 8.75ns
:9  %inPtr_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.i32P(i32* %inPtr_addr_1, i32 1) nounwind

ST_10: stg_37 [1/1] 8.75ns
:10  call void @_ssdm_op_Write.ap_bus.volatile.i32P(i32* %inPtr_addr_1, i32 %tmp_2) nounwind

ST_10: i_load_3 [1/1] 0.00ns
:11  %i_load_3 = load volatile i32* %i, align 4

ST_10: i_1 [1/1] 2.44ns
:12  %i_1 = add nsw i32 %i_load_3, 1

ST_10: stg_40 [1/1] 1.57ns
:13  store volatile i32 %i_1, i32* %i, align 4

ST_10: stg_41 [1/1] 0.00ns
:14  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; mode=0x3063720; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_11           (specbitsmap  ) [ 00000000000]
stg_12           (spectopmodule) [ 00000000000]
i                (alloca       ) [ 01111111111]
stg_14           (specbus      ) [ 00000000000]
stg_15           (specifcore   ) [ 00000000000]
stg_16           (store        ) [ 00000000000]
stg_17           (br           ) [ 00000000000]
i_load           (load         ) [ 00000000000]
tmp              (partselect   ) [ 00000000000]
icmp             (icmp         ) [ 00111111111]
stg_21           (br           ) [ 00000000000]
stg_22           (ret          ) [ 00000000000]
i_load_1         (load         ) [ 00000000000]
tmp_1            (sext         ) [ 00000000000]
inPtr_addr       (getelementptr) [ 00001111100]
inPtr_load_req   (readreq      ) [ 00000000000]
inPtr_addr_read  (read         ) [ 00000000010]
tmp_2            (add          ) [ 00000000001]
i_load_2         (load         ) [ 00000000001]
tmp_3            (sext         ) [ 00000000000]
inPtr_addr_1     (getelementptr) [ 00000000000]
inPtr_addr_1_req (writereq     ) [ 00000000000]
stg_37           (write        ) [ 00000000000]
i_load_3         (load         ) [ 00000000000]
i_1              (add          ) [ 00000000000]
stg_40           (store        ) [ 00000000000]
stg_41           (br           ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inPtr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inPtr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.i32P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="grp_write_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="0" index="2" bw="32" slack="0"/>
<pin id="50" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="inPtr_load_req/3 inPtr_addr_1_req/10 stg_37/10 "/>
</bind>
</comp>

<comp id="53" class="1004" name="inPtr_addr_read_read_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="32" slack="0"/>
<pin id="55" dir="0" index="1" bw="32" slack="5"/>
<pin id="56" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inPtr_addr_read/8 "/>
</bind>
</comp>

<comp id="61" class="1004" name="grp_load_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="32" slack="1"/>
<pin id="63" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 i_load_1/3 i_load_2/9 i_load_3/10 "/>
</bind>
</comp>

<comp id="64" class="1004" name="stg_16_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_16/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="tmp_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="27" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="4" slack="0"/>
<pin id="73" dir="0" index="3" bw="6" slack="0"/>
<pin id="74" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="icmp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="27" slack="0"/>
<pin id="81" dir="0" index="1" bw="27" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="tmp_1_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="inPtr_addr_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="0"/>
<pin id="92" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inPtr_addr/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_2_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="1"/>
<pin id="98" dir="0" index="1" bw="5" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="101" class="1004" name="tmp_3_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="1"/>
<pin id="103" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="104" class="1004" name="inPtr_addr_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inPtr_addr_1/10 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="117" class="1004" name="stg_40_store_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="9"/>
<pin id="120" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_40/10 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="132" class="1005" name="inPtr_addr_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inPtr_addr "/>
</bind>
</comp>

<comp id="138" class="1005" name="inPtr_addr_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inPtr_addr_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_2_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="i_load_2_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_load_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="30" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="32" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="57"><net_src comp="34" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="59"><net_src comp="40" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="76"><net_src comp="61" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="69" pin=2"/></net>

<net id="78"><net_src comp="26" pin="0"/><net_sink comp="69" pin=3"/></net>

<net id="83"><net_src comp="69" pin="4"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="61" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="94"><net_src comp="85" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="95"><net_src comp="89" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="101" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="115"><net_src comp="61" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="125"><net_src comp="42" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="127"><net_src comp="122" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="128"><net_src comp="122" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="135"><net_src comp="89" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="46" pin=1"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="53" pin=1"/></net>

<net id="141"><net_src comp="53" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="146"><net_src comp="96" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="151"><net_src comp="61" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="101" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: inPtr | {10 }
  - Chain level:
	State 1
		stg_16 : 1
	State 2
		tmp : 1
		icmp : 2
		stg_21 : 3
	State 3
		tmp_1 : 1
		inPtr_addr : 2
		inPtr_load_req : 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		inPtr_addr_1 : 1
		inPtr_addr_1_req : 2
		stg_37 : 2
		i_1 : 1
		stg_40 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |         tmp_2_fu_96        |    0    |    32   |
|          |         i_1_fu_111         |    0    |    32   |
|----------|----------------------------|---------|---------|
|   icmp   |         icmp_fu_79         |    0    |    34   |
|----------|----------------------------|---------|---------|
|   write  |       grp_write_fu_46      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   read   | inPtr_addr_read_read_fu_53 |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|          tmp_fu_69         |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |         tmp_1_fu_85        |    0    |    0    |
|          |        tmp_3_fu_101        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    98   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    i_load_2_reg_148   |   32   |
|       i_reg_122       |   32   |
|inPtr_addr_read_reg_138|   32   |
|   inPtr_addr_reg_132  |   32   |
|     tmp_2_reg_143     |   32   |
+-----------------------+--------+
|         Total         |   160  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_46 |  p0  |   3  |   1  |    3   |
| grp_write_fu_46 |  p1  |   3  |  32  |   96   ||    32   |
| grp_write_fu_46 |  p2  |   2  |  32  |   64   ||    32   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   163  ||  4.6405 ||    64   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   98   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   64   |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   160  |   162  |
+-----------+--------+--------+--------+
