#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5632668412b0 .scope module, "main" "main" 2 15;
 .timescale 0 0;
v0x563266885e20_0 .net "ALUIn", 31 0, L_0x563266898ab0;  1 drivers
v0x563266885f30_0 .net "ALUOp", 1 0, v0x5632668827e0_0;  1 drivers
v0x563266886040_0 .net "ALUResult", 31 0, v0x56326687e810_0;  1 drivers
v0x5632668860e0_0 .net "ALUSrc", 0 0, v0x5632668828f0_0;  1 drivers
v0x5632668861d0_0 .net "Door_Out", 0 0, v0x56326687fdd0_0;  1 drivers
v0x563266886310_0 .net "FlagZero", 0 0, L_0x563266898cd0;  1 drivers
v0x563266886400_0 .net "Instrucao", 31 0, v0x5632668802c0_0;  1 drivers
v0x5632668864c0_0 .net "Left_Shifted2", 31 0, v0x5632668807a0_0;  1 drivers
v0x5632668865b0_0 .net "MemRead", 0 0, v0x563266882a90_0;  1 drivers
v0x5632668866e0_0 .net "NextPC", 31 0, L_0x563266899310;  1 drivers
v0x5632668867a0_0 .net "OP_ALU_IN", 3 0, v0x56326687ed00_0;  1 drivers
v0x563266886890_0 .var "PCIn", 31 0;
v0x563266886950_0 .net "PCOut", 31 0, v0x563266885cb0_0;  1 drivers
v0x5632668869f0_0 .net "Read_Data1_Regs_Out", 31 0, v0x563266880bb0_0;  1 drivers
v0x563266886b00_0 .net "Read_Data2_Regs_Out", 31 0, v0x563266880cc0_0;  1 drivers
v0x563266886bc0_0 .net "Read_DataMemory_Out", 31 0, v0x56326687f6c0_0;  1 drivers
v0x563266886cd0_0 .net "RegDst", 0 0, v0x563266882d90_0;  1 drivers
v0x563266886dc0_0 .net "Saida_Somador4", 31 0, L_0x563266897700;  1 drivers
v0x563266886e80_0 .net "Signal_Extented", 31 0, L_0x563266898510;  1 drivers
v0x563266886f40_0 .net "Somador2_Out", 31 0, L_0x563266899040;  1 drivers
v0x563266887050_0 .net "branch", 1 0, v0x563266882990_0;  1 drivers
v0x563266887160_0 .var "clk", 0 0;
v0x563266887200_0 .net "memToReg", 0 0, v0x563266882c50_0;  1 drivers
v0x5632668872f0_0 .net "memWrite", 0 0, v0x563266882b60_0;  1 drivers
v0x5632668873e0_0 .net "regWrite", 0 0, v0x563266882e50_0;  1 drivers
v0x5632668874d0_0 .net "writeData", 31 0, L_0x563266898f50;  1 drivers
v0x5632668875e0_0 .net "writeRegister", 4 0, L_0x563266897b20;  1 drivers
L_0x5632668978a0 .part v0x5632668802c0_0, 26, 6;
L_0x563266897c10 .part v0x5632668802c0_0, 16, 5;
L_0x563266897d00 .part v0x5632668802c0_0, 11, 5;
L_0x563266897e80 .part v0x5632668802c0_0, 21, 5;
L_0x563266897f20 .part v0x5632668802c0_0, 16, 5;
L_0x563266898720 .part v0x5632668802c0_0, 0, 16;
L_0x563266898c30 .part v0x5632668802c0_0, 0, 6;
S_0x5632668486b0 .scope module, "ADD_1" "Somador" 2 70, 3 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "saida"
v0x563266862040_0 .net "a", 31 0, L_0x563266897700;  alias, 1 drivers
v0x56326687e000_0 .net "b", 31 0, v0x5632668807a0_0;  alias, 1 drivers
v0x56326687e0e0_0 .net "saida", 31 0, L_0x563266899040;  alias, 1 drivers
L_0x563266899040 .arith/sum 32, L_0x563266897700, v0x5632668807a0_0;
S_0x56326687e220 .scope module, "ALU_1" "ALU" 2 62, 4 9 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "controle"
    .port_info 1 /INPUT 32 "a"
    .port_info 2 /INPUT 32 "b"
    .port_info 3 /OUTPUT 1 "zero"
    .port_info 4 /OUTPUT 32 "saida"
L_0x7ff6cdab22a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56326687e490_0 .net/2u *"_s0", 31 0, L_0x7ff6cdab22a0;  1 drivers
v0x56326687e590_0 .net "a", 31 0, v0x563266880bb0_0;  alias, 1 drivers
v0x56326687e670_0 .net "b", 31 0, L_0x563266898ab0;  alias, 1 drivers
v0x56326687e730_0 .net "controle", 3 0, v0x56326687ed00_0;  alias, 1 drivers
v0x56326687e810_0 .var "saida", 31 0;
v0x56326687e940_0 .net "zero", 0 0, L_0x563266898cd0;  alias, 1 drivers
E_0x5632667e8730 .event edge, v0x56326687e730_0, v0x56326687e670_0, v0x56326687e590_0;
L_0x563266898cd0 .cmp/eq 32, v0x56326687e810_0, L_0x7ff6cdab22a0;
S_0x56326687eaa0 .scope module, "Control_ALU" "ControleALU" 2 60, 5 9 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "OpCode_ALU"
    .port_info 1 /INPUT 6 "Func_Code"
    .port_info 2 /OUTPUT 4 "Controle_ALU"
v0x56326687ed00_0 .var "Controle_ALU", 3 0;
v0x56326687ede0_0 .net "Func_Code", 5 0, L_0x563266898c30;  1 drivers
v0x56326687eea0_0 .net "OpCode_ALU", 1 0, v0x5632668827e0_0;  alias, 1 drivers
E_0x5632667e8e80 .event edge, v0x56326687ede0_0, v0x56326687eea0_0;
S_0x56326687efe0 .scope module, "Data_Mem" "Data_Memory" 2 64, 6 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /OUTPUT 32 "ReadData"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 1 "MemWrite"
v0x56326687f270_0 .net "Address", 31 0, v0x56326687e810_0;  alias, 1 drivers
v0x56326687f380_0 .net "Clk", 0 0, v0x563266887160_0;  1 drivers
v0x56326687f420 .array "MemData", 31 0, 31 0;
v0x56326687f4f0_0 .net "MemRead", 0 0, v0x563266882a90_0;  alias, 1 drivers
v0x56326687f5b0_0 .net "MemWrite", 0 0, v0x563266882b60_0;  alias, 1 drivers
v0x56326687f6c0_0 .var "ReadData", 31 0;
v0x56326687f7a0_0 .net "WriteData", 31 0, v0x563266880cc0_0;  alias, 1 drivers
E_0x56326685d980 .event negedge, v0x56326687f380_0;
S_0x56326687f940 .scope module, "Door1" "Door_BNE_BEQ" 2 72, 7 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "branch"
    .port_info 1 /INPUT 1 "flag"
    .port_info 2 /OUTPUT 1 "out"
v0x56326687fc10_0 .net "branch", 1 0, v0x563266882990_0;  alias, 1 drivers
v0x56326687fd10_0 .net "flag", 0 0, L_0x563266898cd0;  alias, 1 drivers
v0x56326687fdd0_0 .var "out", 0 0;
E_0x5632667e8ff0 .event edge, v0x56326687fc10_0, v0x56326687e940_0;
S_0x56326687feb0 .scope module, "Inst_Mem" "Memoria_instrucoes" 2 48, 8 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco"
    .port_info 1 /OUTPUT 32 "instrucao"
v0x563266880100 .array "I_Mem", 31 0, 31 0;
v0x5632668801e0_0 .net "endereco", 31 0, v0x563266885cb0_0;  alias, 1 drivers
v0x5632668802c0_0 .var "instrucao", 31 0;
E_0x563266880080 .event edge, v0x5632668801e0_0;
S_0x563266880410 .scope module, "Left_shift" "LeftShift2" 2 68, 9 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x5632668806a0_0 .net "entrada", 31 0, L_0x563266898510;  alias, 1 drivers
v0x5632668807a0_0 .var "saida", 31 0;
E_0x563266880620 .event edge, v0x5632668806a0_0;
S_0x5632668808d0 .scope module, "Regs" "Registradores" 2 54, 10 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "RegWrite"
    .port_info 2 /INPUT 5 "ReadReg1"
    .port_info 3 /INPUT 5 "ReadReg2"
    .port_info 4 /INPUT 5 "WriteReg"
    .port_info 5 /INPUT 32 "WriteData"
    .port_info 6 /OUTPUT 32 "ReadData1"
    .port_info 7 /OUTPUT 32 "ReadData2"
v0x563266880bb0_0 .var "ReadData1", 31 0;
v0x563266880cc0_0 .var "ReadData2", 31 0;
v0x563266880d90_0 .net "ReadReg1", 4 0, L_0x563266897e80;  1 drivers
v0x563266880e60_0 .net "ReadReg2", 4 0, L_0x563266897f20;  1 drivers
v0x563266880f40_0 .net "RegWrite", 0 0, v0x563266882e50_0;  alias, 1 drivers
v0x563266881050 .array "Regs", 31 0, 31 0;
v0x563266881110_0 .net "WriteData", 31 0, L_0x563266898f50;  alias, 1 drivers
v0x5632668811f0_0 .net "WriteReg", 4 0, L_0x563266897b20;  alias, 1 drivers
v0x5632668812d0_0 .net "clk", 0 0, v0x563266887160_0;  alias, 1 drivers
E_0x563266880af0/0 .event edge, v0x563266880f40_0;
E_0x563266880af0/1 .event posedge, v0x56326687f380_0;
E_0x563266880af0 .event/or E_0x563266880af0/0, E_0x563266880af0/1;
E_0x563266880b50 .event edge, v0x563266880e60_0, v0x563266880d90_0;
S_0x563266881450 .scope module, "Signal_Extenteder" "Ext_Sinal" 2 56, 11 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
v0x563266881630_0 .net *"_s1", 0 0, L_0x563266897fc0;  1 drivers
L_0x7ff6cdab2180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266881730_0 .net/2u *"_s10", 15 0, L_0x7ff6cdab2180;  1 drivers
v0x563266881810_0 .net *"_s12", 31 0, L_0x5632668982e0;  1 drivers
L_0x7ff6cdab21c8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x563266881900_0 .net/2u *"_s14", 15 0, L_0x7ff6cdab21c8;  1 drivers
v0x5632668819e0_0 .net *"_s16", 31 0, L_0x563266898420;  1 drivers
v0x563266881ac0_0 .net *"_s2", 31 0, L_0x563266898060;  1 drivers
L_0x7ff6cdab20f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266881ba0_0 .net *"_s5", 30 0, L_0x7ff6cdab20f0;  1 drivers
L_0x7ff6cdab2138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266881c80_0 .net/2u *"_s6", 31 0, L_0x7ff6cdab2138;  1 drivers
v0x563266881d60_0 .net *"_s8", 0 0, L_0x5632668981a0;  1 drivers
v0x563266881eb0_0 .net "entrada", 15 0, L_0x563266898720;  1 drivers
v0x563266881f90_0 .net "saida", 31 0, L_0x563266898510;  alias, 1 drivers
L_0x563266897fc0 .part L_0x563266898720, 15, 1;
L_0x563266898060 .concat [ 1 31 0 0], L_0x563266897fc0, L_0x7ff6cdab20f0;
L_0x5632668981a0 .cmp/eq 32, L_0x563266898060, L_0x7ff6cdab2138;
L_0x5632668982e0 .concat [ 16 16 0 0], L_0x563266898720, L_0x7ff6cdab2180;
L_0x563266898420 .concat [ 16 16 0 0], L_0x563266898720, L_0x7ff6cdab21c8;
L_0x563266898510 .functor MUXZ 32, L_0x563266898420, L_0x5632668982e0, L_0x5632668981a0, C4<>;
S_0x563266882090 .scope module, "Soma4" "Somador4" 2 46, 12 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "saida"
L_0x7ff6cdab2018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563266882250_0 .net/2u *"_s0", 31 0, L_0x7ff6cdab2018;  1 drivers
v0x563266882350_0 .net "a", 31 0, v0x563266885cb0_0;  alias, 1 drivers
v0x563266882440_0 .net "saida", 31 0, L_0x563266897700;  alias, 1 drivers
L_0x563266897700 .arith/sum 32, v0x563266885cb0_0, L_0x7ff6cdab2018;
S_0x563266882560 .scope module, "controll" "Controller" 2 50, 13 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDst"
    .port_info 2 /OUTPUT 2 "Branch"
    .port_info 3 /OUTPUT 1 "MemRead"
    .port_info 4 /OUTPUT 1 "MemtoReg"
    .port_info 5 /OUTPUT 2 "ALUOp"
    .port_info 6 /OUTPUT 1 "MemWrite"
    .port_info 7 /OUTPUT 1 "ALUSrc"
    .port_info 8 /OUTPUT 1 "RegWrite"
v0x5632668827e0_0 .var "ALUOp", 1 0;
v0x5632668828f0_0 .var "ALUSrc", 0 0;
v0x563266882990_0 .var "Branch", 1 0;
v0x563266882a90_0 .var "MemRead", 0 0;
v0x563266882b60_0 .var "MemWrite", 0 0;
v0x563266882c50_0 .var "MemtoReg", 0 0;
v0x563266882cf0_0 .net "Opcode", 5 0, L_0x5632668978a0;  1 drivers
v0x563266882d90_0 .var "RegDst", 0 0;
v0x563266882e50_0 .var "RegWrite", 0 0;
E_0x563266882780 .event edge, v0x563266882cf0_0;
S_0x5632668830b0 .scope module, "mux32b_2" "MUX_32b" 2 58, 14 2 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x5632668832d0_0 .net *"_s0", 31 0, L_0x563266898890;  1 drivers
L_0x7ff6cdab2210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5632668833d0_0 .net *"_s3", 30 0, L_0x7ff6cdab2210;  1 drivers
L_0x7ff6cdab2258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5632668834b0_0 .net/2u *"_s4", 31 0, L_0x7ff6cdab2258;  1 drivers
v0x5632668835a0_0 .net *"_s6", 0 0, L_0x5632668989c0;  1 drivers
v0x563266883660_0 .net "controle", 0 0, v0x5632668828f0_0;  alias, 1 drivers
v0x563266883750_0 .net "entrada1", 31 0, v0x563266880cc0_0;  alias, 1 drivers
v0x563266883840_0 .net "entrada2", 31 0, L_0x563266898510;  alias, 1 drivers
v0x563266883950_0 .net "saida", 31 0, L_0x563266898ab0;  alias, 1 drivers
L_0x563266898890 .concat [ 1 31 0 0], v0x5632668828f0_0, L_0x7ff6cdab2210;
L_0x5632668989c0 .cmp/eq 32, L_0x563266898890, L_0x7ff6cdab2258;
L_0x563266898ab0 .functor MUXZ 32, L_0x563266898510, v0x563266880cc0_0, L_0x5632668989c0, C4<>;
S_0x563266883a70 .scope module, "mux32b_3" "MUX_32b" 2 66, 14 2 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x563266883cb0_0 .net *"_s0", 31 0, L_0x563266898d70;  1 drivers
L_0x7ff6cdab22e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266883db0_0 .net *"_s3", 30 0, L_0x7ff6cdab22e8;  1 drivers
L_0x7ff6cdab2330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266883e90_0 .net/2u *"_s4", 31 0, L_0x7ff6cdab2330;  1 drivers
v0x563266883f80_0 .net *"_s6", 0 0, L_0x563266898e10;  1 drivers
v0x563266884040_0 .net "controle", 0 0, v0x563266882c50_0;  alias, 1 drivers
v0x563266884130_0 .net "entrada1", 31 0, v0x56326687e810_0;  alias, 1 drivers
v0x563266884220_0 .net "entrada2", 31 0, v0x56326687f6c0_0;  alias, 1 drivers
v0x5632668842e0_0 .net "saida", 31 0, L_0x563266898f50;  alias, 1 drivers
L_0x563266898d70 .concat [ 1 31 0 0], v0x563266882c50_0, L_0x7ff6cdab22e8;
L_0x563266898e10 .cmp/eq 32, L_0x563266898d70, L_0x7ff6cdab2330;
L_0x563266898f50 .functor MUXZ 32, v0x56326687f6c0_0, v0x56326687e810_0, L_0x563266898e10, C4<>;
S_0x563266884440 .scope module, "mux32b_4" "MUX_32b" 2 74, 14 2 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 32 "entrada1"
    .port_info 2 /INPUT 32 "entrada2"
    .port_info 3 /OUTPUT 32 "saida"
v0x563266884680_0 .net *"_s0", 31 0, L_0x5632668990e0;  1 drivers
L_0x7ff6cdab2378 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266884780_0 .net *"_s3", 30 0, L_0x7ff6cdab2378;  1 drivers
L_0x7ff6cdab23c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266884860_0 .net/2u *"_s4", 31 0, L_0x7ff6cdab23c0;  1 drivers
v0x563266884950_0 .net *"_s6", 0 0, L_0x5632668991d0;  1 drivers
v0x563266884a10_0 .net "controle", 0 0, v0x56326687fdd0_0;  alias, 1 drivers
v0x563266884b00_0 .net "entrada1", 31 0, L_0x563266897700;  alias, 1 drivers
v0x563266884bf0_0 .net "entrada2", 31 0, L_0x563266899040;  alias, 1 drivers
v0x563266884cb0_0 .net "saida", 31 0, L_0x563266899310;  alias, 1 drivers
L_0x5632668990e0 .concat [ 1 31 0 0], v0x56326687fdd0_0, L_0x7ff6cdab2378;
L_0x5632668991d0 .cmp/eq 32, L_0x5632668990e0, L_0x7ff6cdab23c0;
L_0x563266899310 .functor MUXZ 32, L_0x563266899040, L_0x563266897700, L_0x5632668991d0, C4<>;
S_0x563266884e20 .scope module, "mux5b_1" "MUX_5b" 2 52, 14 11 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "controle"
    .port_info 1 /INPUT 5 "entrada1"
    .port_info 2 /INPUT 5 "entrada2"
    .port_info 3 /OUTPUT 5 "saida"
v0x563266885060_0 .net *"_s0", 31 0, L_0x563266897940;  1 drivers
L_0x7ff6cdab2060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266885160_0 .net *"_s3", 30 0, L_0x7ff6cdab2060;  1 drivers
L_0x7ff6cdab20a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563266885240_0 .net/2u *"_s4", 31 0, L_0x7ff6cdab20a8;  1 drivers
v0x563266885330_0 .net *"_s6", 0 0, L_0x5632668979e0;  1 drivers
v0x5632668853f0_0 .net "controle", 0 0, v0x563266882d90_0;  alias, 1 drivers
v0x5632668854e0_0 .net "entrada1", 4 0, L_0x563266897c10;  1 drivers
v0x5632668855a0_0 .net "entrada2", 4 0, L_0x563266897d00;  1 drivers
v0x563266885680_0 .net "saida", 4 0, L_0x563266897b20;  alias, 1 drivers
L_0x563266897940 .concat [ 1 31 0 0], v0x563266882d90_0, L_0x7ff6cdab2060;
L_0x5632668979e0 .cmp/eq 32, L_0x563266897940, L_0x7ff6cdab20a8;
L_0x563266897b20 .functor MUXZ 5, L_0x563266897d00, L_0x563266897c10, L_0x5632668979e0, C4<>;
S_0x563266885800 .scope module, "pc" "PC" 2 44, 15 1 0, S_0x5632668412b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada"
    .port_info 1 /OUTPUT 32 "saida"
    .port_info 2 /INPUT 1 "clk"
v0x563266885ac0_0 .net "clk", 0 0, v0x563266887160_0;  alias, 1 drivers
v0x563266885bd0_0 .net "entrada", 31 0, v0x563266886890_0;  1 drivers
v0x563266885cb0_0 .var "saida", 31 0;
E_0x563266885a40 .event posedge, v0x56326687f380_0;
    .scope S_0x563266885800;
T_0 ;
    %wait E_0x563266885a40;
    %load/vec4 v0x563266885bd0_0;
    %store/vec4 v0x563266885cb0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56326687feb0;
T_1 ;
    %pushi/vec4 17387552, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 34705440, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 43231266, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 25913378, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 38645797, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 22376485, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 38647844, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 22378532, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 38617127, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 22380583, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 30230570, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 28215338, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 2387214340, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 2385182728, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 2924216324, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 2922184712, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 38617126, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 22380582, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 378863617, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %pushi/vec4 305528816, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266880100, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x56326687feb0;
T_2 ;
    %wait E_0x563266880080;
    %load/vec4 v0x5632668801e0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0x563266880100, 4;
    %assign/vec4 v0x5632668802c0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x563266882560;
T_3 ;
    %wait E_0x563266882780;
    %load/vec4 v0x563266882cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266882d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563266882990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882c50_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5632668827e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632668828f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266882e50_0, 0, 1;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x563266882d90_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563266882990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x563266882c50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5632668827e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632668828f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882e50_0, 0, 1;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x563266882d90_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563266882990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x563266882c50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5632668827e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5632668828f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882e50_0, 0, 1;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563266882990_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266882a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266882c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5632668827e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632668828f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266882e50_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x563266882d90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563266882990_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882a90_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x563266882c50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5632668827e0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266882b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5632668828f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266882e50_0, 0, 1;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5632668808d0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 22, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 60, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 70, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 80, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563266881050, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5632668808d0;
T_5 ;
    %vpi_call 10 48 "$monitor", "\012\011-->Altera\303\247\303\243o detectada! \012$t0: %d \012$t1: %d\012$t2: %d\012$t3: %d\012$t4: %d\012$t5: %d\012$t6: %d\012$t7: %d\012$s0: %d \012$s1: %d\012$s2: %d\012$s3: %d\012$s4: %d\012$s5: %d\012$s6: %d\012$s7: %d", &A<v0x563266881050, 8>, &A<v0x563266881050, 9>, &A<v0x563266881050, 10>, &A<v0x563266881050, 11>, &A<v0x563266881050, 12>, &A<v0x563266881050, 13>, &A<v0x563266881050, 14>, &A<v0x563266881050, 15>, &A<v0x563266881050, 16>, &A<v0x563266881050, 17>, &A<v0x563266881050, 18>, &A<v0x563266881050, 19>, &A<v0x563266881050, 20>, &A<v0x563266881050, 21>, &A<v0x563266881050, 22>, &A<v0x563266881050, 23> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5632668808d0;
T_6 ;
    %wait E_0x563266880b50;
    %load/vec4 v0x563266880d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563266881050, 4;
    %assign/vec4 v0x563266880bb0_0, 0;
    %load/vec4 v0x563266880e60_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x563266881050, 4;
    %assign/vec4 v0x563266880cc0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5632668808d0;
T_7 ;
    %wait E_0x563266880af0;
    %load/vec4 v0x563266880f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x563266881110_0;
    %load/vec4 v0x5632668811f0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x563266881050, 4, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56326687eaa0;
T_8 ;
    %wait E_0x5632667e8e80;
    %load/vec4 v0x56326687eea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x56326687ede0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %jmp T_8.11;
T_8.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.6 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.8 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x56326687ed00_0, 0, 4;
    %jmp T_8.11;
T_8.11 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56326687e220;
T_9 ;
    %wait E_0x5632667e8730;
    %load/vec4 v0x56326687e730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %add;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %sub;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %and;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %or;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %or;
    %inv;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %xor;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x56326687e590_0;
    %load/vec4 v0x56326687e670_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %assign/vec4 v0x56326687e810_0, 0;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56326687efe0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 666, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 555, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56326687f420, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x56326687efe0;
T_11 ;
    %wait E_0x56326685d980;
    %load/vec4 v0x56326687f5b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x56326687f7a0_0;
    %ix/getv 3, v0x56326687f270_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56326687f420, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x56326687f4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %ix/getv 4, v0x56326687f270_0;
    %load/vec4a v0x56326687f420, 4;
    %assign/vec4 v0x56326687f6c0_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x563266880410;
T_12 ;
    %wait E_0x563266880620;
    %load/vec4 v0x5632668806a0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5632668807a0_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56326687f940;
T_13 ;
    %wait E_0x5632667e8ff0;
    %load/vec4 v0x56326687fc10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56326687fdd0_0, 0, 1;
    %jmp T_13.4;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56326687fdd0_0, 0, 1;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x56326687fd10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.6, 8;
T_13.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.6, 8;
 ; End of false expr.
    %blend;
T_13.6;
    %pad/s 1;
    %store/vec4 v0x56326687fdd0_0, 0, 1;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x56326687fd10_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.8, 8;
T_13.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.8, 8;
 ; End of false expr.
    %blend;
T_13.8;
    %pad/s 1;
    %store/vec4 v0x56326687fdd0_0, 0, 1;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5632668412b0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563266886890_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x5632668412b0;
T_15 ;
    %vpi_call 2 77 "$dumpfile", "MIPS.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5632668412b0;
T_16 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563266887160_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5632668412b0;
T_17 ;
    %end;
    .thread T_17;
    .scope S_0x5632668412b0;
T_18 ;
    %wait E_0x56326685d980;
    %delay 2, 0;
    %load/vec4 v0x5632668866e0_0;
    %assign/vec4 v0x563266886890_0, 0;
    %jmp T_18;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "Main.v";
    "./Modulos/Somador.v";
    "./Modulos/ALU.v";
    "./Modulos/ControleALU.v";
    "./Modulos/Data_Memory.v";
    "./Modulos/AND.v";
    "./Modulos/Memoria_instrucoes.v";
    "./Modulos/LeftShift2.v";
    "./Modulos/Registradores.v";
    "./Modulos/Ext_Sinal.v";
    "./Modulos/Somador4.v";
    "./Modulos/Controller.v";
    "./Modulos/MUX.v";
    "./Modulos/PC.v";
