# Multiplexer-4-1
4:1 Mux on Xilinx spartan 6 FPGA implemented using VHDL. 

Implementation constrains file is with VHDL for assigning IO ports on FPGA to inputs and outputs.
