<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.17.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Xilinx Board &mdash; Torii-HDL Boards 0.1.dev226 documentation</title>
      <link rel="stylesheet" href="../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/styles.css" type="text/css" />
      <link rel="stylesheet" href="../_static/platformpicker.css" type="text/css" />
      <link rel="stylesheet" href="../_static/css/styles.css" type="text/css" />
    <link rel="canonical" href="https://shrine-maiden-heavy-industries.github.io/torii-boards/xilinx/index.html" />
  <!--[if lt IE 9]>
    <script src="../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
        <script src="../_static/jquery.js"></script>
        <script src="../_static/underscore.js"></script>
        <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
        <script src="../_static/doctools.js"></script>
        <script src="../_static/sphinx_highlight.js"></script>
        <script src="../_static/platformpicker.js"></script>
    <script src="../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Changelog" href="../changelog.html" />
    <link rel="prev" title="Quicklogic Boards" href="../quicklogic/index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
            <a href="../index.html" class="icon icon-home"> Torii-HDL Boards
          </a>
              <div class="version">
                latest
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul class="current">
<li class="toctree-l1"><a class="reference external" href="https://shrine-maiden-heavy-industries.github.io/torii-hdl/install.html#installing-board-definitions">Installing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../intel/index.html">Intel Boards</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.device"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.package"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.speed"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.suffix"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.suffix</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.toolchain_program()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.arrow_deca.ArrowDECAPlatform.file_templates"><code class="docutils literal notranslate"><span class="pre">ArrowDECAPlatform.file_templates</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.device"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.package"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.speed"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.resources"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.connectors"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.chameleon96.Chameleon96Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">Chameleon96Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.device"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.package"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.speed"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.resources"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0_cv.DE0CVPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">DE0CVPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform"><code class="docutils literal notranslate"><span class="pre">DE0Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.device"><code class="docutils literal notranslate"><span class="pre">DE0Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.package"><code class="docutils literal notranslate"><span class="pre">DE0Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.speed"><code class="docutils literal notranslate"><span class="pre">DE0Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">DE0Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.resources"><code class="docutils literal notranslate"><span class="pre">DE0Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.connectors"><code class="docutils literal notranslate"><span class="pre">DE0Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de0.DE0Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">DE0Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.device"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.package"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.speed"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.resources"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de1_soc.DE1SoCPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">DE1SoCPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.device"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.package"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.speed"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.suffix"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.suffix</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.resources"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.connectors"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_lite.DE10LitePlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">DE10LitePlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.device"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.package"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.speed"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.resources"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.de10_nano.DE10NanoPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">DE10NanoPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform"><code class="docutils literal notranslate"><span class="pre">MisterPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.device"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.package"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.speed"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.resources"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.mister.MisterPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">MisterPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.device"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.package"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.speed"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.default_rst"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.default_rst</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.resources"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.connectors"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../intel/index.html#torii_boards.intel.rz_easyfpga_a2_2.RZEasyFPGAA2_2Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">RZEasyFPGAA2_2Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../lattice/index.html">Lattice Boards</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform.device"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform.package"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform.resources"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice_ii.BlackIceIIPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">BlackIceIIPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform.device"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform.package"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform.resources"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform.connectors"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.blackice.BlackIcePlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">BlackIcePlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.device"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.package"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.speed"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.resources"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.connectors"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.required_tools"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.required_tools</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.colorlight_5a75b_r7_0.Colorlight_5A75B_R70Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">Colorlight_5A75B_R70Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.device"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.package"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.speed"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.default_rst"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.default_rst</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.bank1_iostandard"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.bank1_iostandard()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.bank6_iostandard"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.bank6_iostandard()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.file_templates"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.file_templates</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecp5_5g_evn.ECP55GEVNPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ECP55GEVNPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecpix5.ECPIX585Platform"><code class="docutils literal notranslate"><span class="pre">ECPIX585Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecpix5.ECPIX585Platform.device"><code class="docutils literal notranslate"><span class="pre">ECPIX585Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecpix5.ECPIX585Platform.resources"><code class="docutils literal notranslate"><span class="pre">ECPIX585Platform.resources</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecpix5.ECPIX545Platform"><code class="docutils literal notranslate"><span class="pre">ECPIX545Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecpix5.ECPIX545Platform.device"><code class="docutils literal notranslate"><span class="pre">ECPIX545Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ecpix5.ECPIX545Platform.resources"><code class="docutils literal notranslate"><span class="pre">ECPIX545Platform.resources</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform.device"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform.package"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform.resources"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_hacker.FomuHackerPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">FomuHackerPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform.device"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform.package"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform.resources"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.fomu_pvt.FomuPVTPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">FomuPVTPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx1k_blink_evn.ICE40HX1KBlinkEVNPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICE40HX1KBlinkEVNPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_hx8k_b_evn.ICE40HX8KBEVNPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICE40HX8KBEVNPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ice40_up5k_b_evn.ICE40UP5KBEVNPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICE40UP5KBEVNPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker_bitsy.ICEBreakerBitsyPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICEBreakerBitsyPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.break_off_pmod"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.break_off_pmod</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icebreaker.ICEBreakerPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICEBreakerPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icestick.ICEStickPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICEStickPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform.device"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform.package"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.icesugar_nano.ICESugarNanoPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ICESugarNanoPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.name"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.name</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.device"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.package"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.speed"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.resources"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.connectors"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.LogicbonePlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">LogicbonePlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.Logicbone85FPlatform"><code class="docutils literal notranslate"><span class="pre">Logicbone85FPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.Logicbone85FPlatform.name"><code class="docutils literal notranslate"><span class="pre">Logicbone85FPlatform.name</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.logicbone.Logicbone85FPlatform.device"><code class="docutils literal notranslate"><span class="pre">Logicbone85FPlatform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.device"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.package"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.speed"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.resources"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.machxo3_sk.MachXO3SKPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">MachXO3SKPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform.device"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform.package"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform.resources"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.nandland_go.NandlandGoPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">NandlandGoPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.device"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.package"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.speed"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.resources"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.connectors"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.required_tools"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.required_tools</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.command_templates"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.command_templates</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_1.OrangeCrabR0_1Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_1Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.device"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.package"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.speed"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.resources"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.connectors"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.required_tools"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.required_tools</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.command_templates"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.command_templates</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.orangecrab_r0_2.OrangeCrabR0_2Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">OrangeCrabR0_2Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.device"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.package"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.speed"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.led_cathode_mappings"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.led_cathode_mappings</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.resources"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.connectors"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.supercon19badge.Supercon19BadgePlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">Supercon19BadgePlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax1.TinyFPGAAX1Platform"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX1Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax1.TinyFPGAAX1Platform.device"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX1Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax1.TinyFPGAAX1Platform.package"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX1Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax1.TinyFPGAAX1Platform.speed"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX1Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax1.TinyFPGAAX1Platform.connectors"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX1Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax1.TinyFPGAAX1Platform.resources"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX1Platform.resources</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax2.TinyFPGAAX2Platform"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX2Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax2.TinyFPGAAX2Platform.device"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX2Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax2.TinyFPGAAX2Platform.package"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX2Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax2.TinyFPGAAX2Platform.speed"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX2Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax2.TinyFPGAAX2Platform.connectors"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX2Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_ax2.TinyFPGAAX2Platform.resources"><code class="docutils literal notranslate"><span class="pre">TinyFPGAAX2Platform.resources</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform.device"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform.package"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform.resources"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.tinyfpga_bx.TinyFPGABXPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">TinyFPGABXPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_12F_Platform"><code class="docutils literal notranslate"><span class="pre">ULX3S_12F_Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_12F_Platform.device"><code class="docutils literal notranslate"><span class="pre">ULX3S_12F_Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_25F_Platform"><code class="docutils literal notranslate"><span class="pre">ULX3S_25F_Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_25F_Platform.device"><code class="docutils literal notranslate"><span class="pre">ULX3S_25F_Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_45F_Platform"><code class="docutils literal notranslate"><span class="pre">ULX3S_45F_Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_45F_Platform.device"><code class="docutils literal notranslate"><span class="pre">ULX3S_45F_Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_85F_Platform"><code class="docutils literal notranslate"><span class="pre">ULX3S_85F_Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.ulx3s.ULX3S_85F_Platform.device"><code class="docutils literal notranslate"><span class="pre">ULX3S_85F_Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform.device"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform.package"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform.hfosc_div"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform.hfosc_div</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform.resources"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v1.UpduinoV1Platform.connectors"><code class="docutils literal notranslate"><span class="pre">UpduinoV1Platform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v2.UpduinoV2Platform"><code class="docutils literal notranslate"><span class="pre">UpduinoV2Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v2.UpduinoV2Platform.resources"><code class="docutils literal notranslate"><span class="pre">UpduinoV2Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.upduino_v2.UpduinoV2Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">UpduinoV2Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5_5g.VersaECP55GPlatform"><code class="docutils literal notranslate"><span class="pre">VersaECP55GPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5_5g.VersaECP55GPlatform.device"><code class="docutils literal notranslate"><span class="pre">VersaECP55GPlatform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.device"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.package"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.speed"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.default_rst"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.default_rst</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.resources"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.connectors"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.file_templates"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.file_templates</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../lattice/index.html#torii_boards.lattice.versa_ecp5.VersaECP5Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">VersaECP5Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../quicklogic/index.html">Quicklogic Boards</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.device"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.package"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.osc_freq"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.osc_freq</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.osc_div"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.osc_div</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.resources"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="../quicklogic/index.html#torii_boards.quicklogic.quickfeather.QuickfeatherPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">QuickfeatherPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1 current"><a class="current reference internal" href="#">Xilinx Board</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.device"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.package"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.speed"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.resources"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">AlchitryAuPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.arty_a7.ArtyA7_35Platform"><code class="docutils literal notranslate"><span class="pre">ArtyA7_35Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_a7.ArtyA7_35Platform.device"><code class="docutils literal notranslate"><span class="pre">ArtyA7_35Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.arty_a7.ArtyA7_100Platform"><code class="docutils literal notranslate"><span class="pre">ArtyA7_100Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_a7.ArtyA7_100Platform.device"><code class="docutils literal notranslate"><span class="pre">ArtyA7_100Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.arty_s7.ArtyS7_25Platform"><code class="docutils literal notranslate"><span class="pre">ArtyS7_25Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_s7.ArtyS7_25Platform.device"><code class="docutils literal notranslate"><span class="pre">ArtyS7_25Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.arty_s7.ArtyS7_50Platform"><code class="docutils literal notranslate"><span class="pre">ArtyS7_50Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_s7.ArtyS7_50Platform.device"><code class="docutils literal notranslate"><span class="pre">ArtyS7_50Platform.device</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.device"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.package"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.speed"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.resources"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.connectors"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">ArtyZ720Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.device"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.package"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.speed"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.bank2_iostandard"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.bank2_iostandard()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.default_rst"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.default_rst</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.resources"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.atlys.AtlysPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">AtlysPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.device"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.package"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.speed"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.resources"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.connectors"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">EBAZ4205Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.device"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.package"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.speed"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.bank15_16_17_iostandard"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.bank15_16_17_iostandard()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.default_rst"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.default_rst</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.resources"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.connectors"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.file_templates"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.file_templates</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.genesys2.Genesys2Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">Genesys2Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform"><code class="docutils literal notranslate"><span class="pre">KC705Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.device"><code class="docutils literal notranslate"><span class="pre">KC705Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.package"><code class="docutils literal notranslate"><span class="pre">KC705Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.speed"><code class="docutils literal notranslate"><span class="pre">KC705Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">KC705Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.resources"><code class="docutils literal notranslate"><span class="pre">KC705Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.connectors"><code class="docutils literal notranslate"><span class="pre">KC705Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kc705.KC705Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">KC705Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform"><code class="docutils literal notranslate"><span class="pre">KCU105Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.device"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.package"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.speed"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.resources"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.connectors"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.kcu105.KCU105Platform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">KCU105Platform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform.device"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform.package"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform.speed"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform.resources"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mega65.Mega65r3Platform.connectors"><code class="docutils literal notranslate"><span class="pre">Mega65r3Platform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.device"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.package"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.speed"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.resources"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.leds"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.leds</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.sram"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.sram</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.serial"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.serial</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.baseboard_sram"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.baseboard_sram</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.baseboard_no_sram"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.baseboard_no_sram</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.mercury.MercuryPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">MercuryPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform"><code class="docutils literal notranslate"><span class="pre">MicroZedZ010Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.device"><code class="docutils literal notranslate"><span class="pre">MicroZedZ010Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.package"><code class="docutils literal notranslate"><span class="pre">MicroZedZ010Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.speed"><code class="docutils literal notranslate"><span class="pre">MicroZedZ010Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.resources"><code class="docutils literal notranslate"><span class="pre">MicroZedZ010Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.connectors"><code class="docutils literal notranslate"><span class="pre">MicroZedZ010Platform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform"><code class="docutils literal notranslate"><span class="pre">MicroZedZ020Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.device"><code class="docutils literal notranslate"><span class="pre">MicroZedZ020Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.package"><code class="docutils literal notranslate"><span class="pre">MicroZedZ020Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.speed"><code class="docutils literal notranslate"><span class="pre">MicroZedZ020Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.resources"><code class="docutils literal notranslate"><span class="pre">MicroZedZ020Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.connectors"><code class="docutils literal notranslate"><span class="pre">MicroZedZ020Platform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.device"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.package"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.speed"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.default_rst"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.default_rst</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.resources"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.connectors</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.toolchain_prepare"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.toolchain_prepare()</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.toolchain_program"><code class="docutils literal notranslate"><span class="pre">Nexys4DDRPlatform.toolchain_program()</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.device"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.package"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.speed"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.resources"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">NumatoMimasPlatform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.device"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.package"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.speed"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.default_clk"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.resources"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.connectors"><code class="docutils literal notranslate"><span class="pre">SK_XC6SLX9Platform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.device"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.package"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.speed"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.default_clk"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform.default_clk</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.resources"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">TE0714_03_50_2IPlatform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ007SPlatform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.device"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ007SPlatform.device</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.package"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ007SPlatform.package</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.speed"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ007SPlatform.speed</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.resources"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ007SPlatform.resources</span></code></a></li>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.connectors"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ007SPlatform.connectors</span></code></a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z010.ZTurnLiteZ010Platform"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ010Platform</span></code></a><ul>
<li class="toctree-l3"><a class="reference internal" href="#torii_boards.xilinx.zturn_lite_z010.ZTurnLiteZ010Platform.device"><code class="docutils literal notranslate"><span class="pre">ZTurnLiteZ010Platform.device</span></code></a></li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../changelog.html">Changelog</a><ul>
<li class="toctree-l2"><a class="reference internal" href="../changelog.html#unreleased">Unreleased</a><ul>
<li class="toctree-l3"><a class="reference internal" href="../changelog.html#added">Added</a></li>
<li class="toctree-l3"><a class="reference internal" href="../changelog.html#changed">Changed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../changelog.html#removed">Removed</a></li>
<li class="toctree-l3"><a class="reference internal" href="../changelog.html#fixed">Fixed</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../changelog.html#id1">0.1.0 - 0.3.0</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference external" href="https://shrine-maiden-heavy-industries.github.io/torii-hdl/">Torii HDL</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../index.html">Torii-HDL Boards</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content style-external-links">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../index.html" class="icon icon-home"></a></li>
      <li class="breadcrumb-item active">Xilinx Board</li>
      <li class="wy-breadcrumbs-aside">
              <a href="https://github.com/shrine-maiden-heavy-industries/torii-boards/blob/main/docs/xilinx/index.md" class="fa fa-github"> Edit on GitHub</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="xilinx-board">
<h1>Xilinx Board<a class="headerlink" href="#xilinx-board" title="Permalink to this heading"></a></h1>
<p>The <code class="xref py py-mod docutils literal notranslate"><span class="pre">torii.platform.vendor.xilinx</span></code> module provides a base platform to support Xilinx devices with the <a class="reference external" href="https://www.xilinx.com/products/design-tools/ise-design-suite.html">ISE</a>, <a class="reference external" href="https://www.xilinx.com/products/design-tools/vivado.html">Vivado</a>, and <a class="reference external" href="https://f4pga.readthedocs.io/projects/prjxray/en/latest/">Symbiflow</a> toolchains.</p>
<span class="target" id="module-torii_boards.xilinx.alchitry_au"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.alchitry_au.</span></span><span class="sig-name descname"><span class="pre">AlchitryAuPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'XC7A35T'</span></em><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'FTG256'</span></em><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk100'</span></em><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk100</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N14)</span> <span class="pre">(clock</span> <span class="pre">100000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">usb</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">usb_tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P16))</span> <span class="pre">(subsignal</span> <span class="pre">usb_rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ddr3</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">D13))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">G14)</span> <span class="pre">(n</span> <span class="pre">F14))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVDS'))</span> <span class="pre">(subsignal</span> <span class="pre">clk_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D15))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">D16))</span> <span class="pre">(subsignal</span> <span class="pre">we</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">E11))</span> <span class="pre">(subsignal</span> <span class="pre">ras</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">D14))</span> <span class="pre">(subsignal</span> <span class="pre">cas</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">D14))</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F12</span> <span class="pre">G16</span> <span class="pre">G15</span> <span class="pre">E16</span> <span class="pre">H11</span> <span class="pre">G12</span> <span class="pre">H16</span> <span class="pre">H12</span> <span class="pre">H16</span> <span class="pre">H13</span> <span class="pre">E12</span> <span class="pre">H14</span> <span class="pre">F13</span> <span class="pre">J15))</span> <span class="pre">(subsignal</span> <span class="pre">ba</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E13</span> <span class="pre">F15</span> <span class="pre">E15))</span> <span class="pre">(subsignal</span> <span class="pre">dqs</span> <span class="pre">(diffpairs</span> <span class="pre">io</span> <span class="pre">(p</span> <span class="pre">B15</span> <span class="pre">A15)</span> <span class="pre">(n</span> <span class="pre">B9</span> <span class="pre">A10))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVDS'))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A13</span> <span class="pre">B16</span> <span class="pre">B14</span> <span class="pre">C11</span> <span class="pre">C13</span> <span class="pre">C16</span> <span class="pre">C12</span> <span class="pre">C14</span> <span class="pre">D8</span> <span class="pre">B11</span> <span class="pre">C8</span> <span class="pre">B10</span> <span class="pre">A12</span> <span class="pre">A8</span> <span class="pre">B12</span> <span class="pre">A9))</span> <span class="pre">(subsignal</span> <span class="pre">dm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">A14</span> <span class="pre">C9))</span> <span class="pre">(subsignal</span> <span class="pre">odt</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G11))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">bank</span> <span class="pre">0</span> <span class="pre">1=&gt;T8</span> <span class="pre">2=&gt;T7</span> <span class="pre">3=&gt;T5</span> <span class="pre">4=&gt;R5</span> <span class="pre">5=&gt;R8</span> <span class="pre">6=&gt;P8</span> <span class="pre">7=&gt;L2</span> <span class="pre">8=&gt;L3</span> <span class="pre">9=&gt;J1</span> <span class="pre">10=&gt;K1</span> <span class="pre">11=&gt;H1</span> <span class="pre">12=&gt;H2</span> <span class="pre">13=&gt;G1</span> <span class="pre">14=&gt;G2</span> <span class="pre">15=&gt;K5</span> <span class="pre">16=&gt;E6</span> <span class="pre">17=&gt;T10</span> <span class="pre">18=&gt;T9</span> <span class="pre">19=&gt;R6</span> <span class="pre">20=&gt;R7</span> <span class="pre">21=&gt;P9</span> <span class="pre">22=&gt;N9</span> <span class="pre">23=&gt;K2</span> <span class="pre">24=&gt;K3</span> <span class="pre">25=&gt;J4</span> <span class="pre">26=&gt;J5</span> <span class="pre">27=&gt;H3</span> <span class="pre">28=&gt;J3</span> <span class="pre">29=&gt;H4</span> <span class="pre">30=&gt;H5</span> <span class="pre">31=&gt;N6</span> <span class="pre">32=&gt;M6),</span> <span class="pre">(connector</span> <span class="pre">bank</span> <span class="pre">1</span> <span class="pre">1=&gt;D1</span> <span class="pre">2=&gt;E2</span> <span class="pre">3=&gt;A2</span> <span class="pre">4=&gt;B2</span> <span class="pre">5=&gt;E1</span> <span class="pre">6=&gt;F2</span> <span class="pre">7=&gt;F3</span> <span class="pre">8=&gt;F4</span> <span class="pre">9=&gt;A3</span> <span class="pre">10=&gt;B4</span> <span class="pre">11=&gt;A4</span> <span class="pre">12=&gt;A5</span> <span class="pre">13=&gt;B5</span> <span class="pre">14=&gt;B6</span> <span class="pre">15=&gt;A7</span> <span class="pre">16=&gt;B7</span> <span class="pre">17=&gt;B1</span> <span class="pre">18=&gt;C1</span> <span class="pre">19=&gt;C2</span> <span class="pre">20=&gt;C3</span> <span class="pre">21=&gt;D3</span> <span class="pre">22=&gt;E3</span> <span class="pre">23=&gt;C4</span> <span class="pre">24=&gt;D4</span> <span class="pre">25=&gt;G4</span> <span class="pre">26=&gt;G5</span> <span class="pre">27=&gt;E5</span> <span class="pre">28=&gt;F5</span> <span class="pre">29=&gt;D5</span> <span class="pre">30=&gt;D6</span> <span class="pre">31=&gt;C6</span> <span class="pre">32=&gt;C7),</span> <span class="pre">(connector</span> <span class="pre">bank</span> <span class="pre">2</span> <span class="pre">1=&gt;T13</span> <span class="pre">2=&gt;R13</span> <span class="pre">3=&gt;T12</span> <span class="pre">4=&gt;R12</span> <span class="pre">5=&gt;R11</span> <span class="pre">6=&gt;R10</span> <span class="pre">7=&gt;N2</span> <span class="pre">8=&gt;N3</span> <span class="pre">9=&gt;P3</span> <span class="pre">10=&gt;P4</span> <span class="pre">11=&gt;M4</span> <span class="pre">12=&gt;L4</span> <span class="pre">13=&gt;N4</span> <span class="pre">14=&gt;M5</span> <span class="pre">15=&gt;L5</span> <span class="pre">16=&gt;P5</span> <span class="pre">17=&gt;P11</span> <span class="pre">18=&gt;P10</span> <span class="pre">19=&gt;N12</span> <span class="pre">20=&gt;N11</span> <span class="pre">21=&gt;P13</span> <span class="pre">22=&gt;N13</span> <span class="pre">23=&gt;M1</span> <span class="pre">24=&gt;M2</span> <span class="pre">25=&gt;P1</span> <span class="pre">26=&gt;N1</span> <span class="pre">27=&gt;R1</span> <span class="pre">28=&gt;R2</span> <span class="pre">29=&gt;T2</span> <span class="pre">30=&gt;R3</span> <span class="pre">31=&gt;T3</span> <span class="pre">32=&gt;T4),</span> <span class="pre">(connector</span> <span class="pre">bank</span> <span class="pre">3</span> <span class="pre">1=&gt;L14</span> <span class="pre">2=&gt;L13</span> <span class="pre">3=&gt;M12</span> <span class="pre">4=&gt;N16</span> <span class="pre">5=&gt;R16</span> <span class="pre">6=&gt;R15</span> <span class="pre">7=&gt;P14</span> <span class="pre">8=&gt;M15</span> <span class="pre">9=&gt;P16</span> <span class="pre">10=&gt;P15</span> <span class="pre">17=&gt;K13</span> <span class="pre">18=&gt;K12</span> <span class="pre">19=&gt;M16</span> <span class="pre">20=&gt;M14</span> <span class="pre">21=&gt;T16</span> <span class="pre">22=&gt;T14</span> <span class="pre">23=&gt;N14)]</span></em><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.alchitry_au.AlchitryAuPlatform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.arty_a7"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_a7.ArtyA7_35Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.arty_a7.</span></span><span class="sig-name descname"><span class="pre">ArtyA7_35Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.arty_a7.ArtyA7_35Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_a7.ArtyA7_35Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7a35ti'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_a7.ArtyA7_35Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_a7.ArtyA7_100Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.arty_a7.</span></span><span class="sig-name descname"><span class="pre">ArtyA7_100Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.arty_a7.ArtyA7_100Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_a7.ArtyA7_100Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7a100ti'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_a7.ArtyA7_100Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.arty_s7"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_s7.ArtyS7_25Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.arty_s7.</span></span><span class="sig-name descname"><span class="pre">ArtyS7_25Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.arty_s7.ArtyS7_25Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_s7.ArtyS7_25Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7s25'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_s7.ArtyS7_25Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_s7.ArtyS7_50Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.arty_s7.</span></span><span class="sig-name descname"><span class="pre">ArtyS7_50Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.arty_s7.ArtyS7_50Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_s7.ArtyS7_50Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7s50'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_s7.ArtyS7_50Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.arty_z7"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.arty_z7.</span></span><span class="sig-name descname"><span class="pre">ArtyZ720Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7z020'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clg400'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk125'</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk125</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">H16)</span> <span class="pre">(clock</span> <span class="pre">125000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M20)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">rgb_led</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N15))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G17))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">rgb_led</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M15))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L14))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G14))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D20)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">L20)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">L19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">audio</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">pwm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R18))</span> <span class="pre">(subsignal</span> <span class="pre">sd</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">T17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">crypto_sda</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">J15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi_rx</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cec</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">H17))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">N18)</span> <span class="pre">(n</span> <span class="pre">P19))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33'))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">V20</span> <span class="pre">T20</span> <span class="pre">N20)</span> <span class="pre">(n</span> <span class="pre">W20</span> <span class="pre">U20</span> <span class="pre">P20))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33'))</span> <span class="pre">(subsignal</span> <span class="pre">hpd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">T19))</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">U14))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">U15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi_tx</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cec</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">G15))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">L16)</span> <span class="pre">(n</span> <span class="pre">L17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33'))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">K17</span> <span class="pre">K19</span> <span class="pre">J18)</span> <span class="pre">(n</span> <span class="pre">K18</span> <span class="pre">J19</span> <span class="pre">H18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33'))</span> <span class="pre">(subsignal</span> <span class="pre">hpd</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">R19))</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">M17))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">M18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">pmod</span> <span class="pre">0</span> <span class="pre">1=&gt;Y18</span> <span class="pre">2=&gt;Y19</span> <span class="pre">3=&gt;Y16</span> <span class="pre">4=&gt;Y17</span> <span class="pre">7=&gt;U18</span> <span class="pre">8=&gt;U19</span> <span class="pre">9=&gt;W18</span> <span class="pre">10=&gt;W19),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">1</span> <span class="pre">1=&gt;W14</span> <span class="pre">2=&gt;Y14</span> <span class="pre">3=&gt;T11</span> <span class="pre">4=&gt;T10</span> <span class="pre">7=&gt;V16</span> <span class="pre">8=&gt;W16</span> <span class="pre">9=&gt;V12</span> <span class="pre">10=&gt;W13),</span> <span class="pre">(connector</span> <span class="pre">ck_io</span> <span class="pre">0</span> <span class="pre">io0=&gt;T14</span> <span class="pre">io1=&gt;U12</span> <span class="pre">io2=&gt;U13</span> <span class="pre">io3=&gt;V13</span> <span class="pre">io4=&gt;V15</span> <span class="pre">io5=&gt;T15</span> <span class="pre">io6=&gt;R16</span> <span class="pre">io7=&gt;U17</span> <span class="pre">io8=&gt;V17</span> <span class="pre">io9=&gt;V18</span> <span class="pre">io10=&gt;T16</span> <span class="pre">io11=&gt;R17</span> <span class="pre">io12=&gt;P18</span> <span class="pre">io13=&gt;N17</span> <span class="pre">io26=&gt;U5</span> <span class="pre">io27=&gt;V5</span> <span class="pre">io28=&gt;V6</span> <span class="pre">io29=&gt;U7</span> <span class="pre">io30=&gt;V7</span> <span class="pre">io31=&gt;U8</span> <span class="pre">io32=&gt;V8</span> <span class="pre">io33=&gt;V10</span> <span class="pre">io34=&gt;W10</span> <span class="pre">io35=&gt;W6</span> <span class="pre">io36=&gt;Y6</span> <span class="pre">io37=&gt;Y7</span> <span class="pre">io38=&gt;W8</span> <span class="pre">io39=&gt;Y8</span> <span class="pre">io40=&gt;W9</span> <span class="pre">io41=&gt;Y9</span> <span class="pre">a0=&gt;Y11</span> <span class="pre">a1=&gt;Y12</span> <span class="pre">a2=&gt;W11</span> <span class="pre">a3=&gt;V11</span> <span class="pre">a4=&gt;T5</span> <span class="pre">a5=&gt;U10</span> <span class="pre">a6=&gt;F19</span> <span class="pre">a7=&gt;F20</span> <span class="pre">a8=&gt;C20</span> <span class="pre">a9=&gt;B20</span> <span class="pre">a10=&gt;B19</span> <span class="pre">a11=&gt;A20</span> <span class="pre">a=&gt;Y13),</span> <span class="pre">(connector</span> <span class="pre">ck_spi</span> <span class="pre">0</span> <span class="pre">cipo=&gt;W15</span> <span class="pre">copi=&gt;T12</span> <span class="pre">sck=&gt;H15</span> <span class="pre">ss=&gt;F16),</span> <span class="pre">(connector</span> <span class="pre">ck_i2c</span> <span class="pre">0</span> <span class="pre">scl=&gt;P16</span> <span class="pre">sda=&gt;P15),</span> <span class="pre">(connector</span> <span class="pre">xadc</span> <span class="pre">0</span> <span class="pre">vaux1_n=&gt;D18</span> <span class="pre">vaux1_p=&gt;E17</span> <span class="pre">vaux9_n=&gt;E19</span> <span class="pre">vaux9_p=&gt;E18</span> <span class="pre">vaux6_n=&gt;J14</span> <span class="pre">vaux6_p=&gt;K14</span> <span class="pre">vaux15_n=&gt;J16</span> <span class="pre">vaux15_p=&gt;K16</span> <span class="pre">vaux5_n=&gt;H20</span> <span class="pre">vaux5_p=&gt;J20</span> <span class="pre">vaux13_n=&gt;G20</span> <span class="pre">vaux13_p=&gt;G19</span> <span class="pre">vaux12_n=&gt;F20</span> <span class="pre">vaux12_p=&gt;F19</span> <span class="pre">vaux0_n=&gt;B20</span> <span class="pre">vaux0_p=&gt;C20</span> <span class="pre">vaux8_n=&gt;A20</span> <span class="pre">vaux8_p=&gt;B19)]</span></em><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.arty_z7.ArtyZ720Platform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.arty_z7.ArtyZ720Platform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.atlys"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.atlys.</span></span><span class="sig-name descname"><span class="pre">AtlysPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">JP12</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'2V5'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'3V3'</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">'2V5'</span></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform" title="Permalink to this definition"></a></dt>
<dd><p>Platform file for Digilent Atlys Spartan 6 board.
<a class="reference external" href="https://reference.digilentinc.com/reference/programmable-logic/atlys/start">https://reference.digilentinc.com/reference/programmable-logic/atlys/start</a></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc6slx45'</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'csg324'</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'3'</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.bank2_iostandard">
<span class="sig-name descname"><span class="pre">bank2_iostandard</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.bank2_iostandard" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk100'</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.default_rst">
<span class="sig-name descname"><span class="pre">default_rst</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'rst'</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.default_rst" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">rst</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">T15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">AtlysPlatform.bank2_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">clk100</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">L15)</span> <span class="pre">(clock</span> <span class="pre">100000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">AtlysPlatform.bank2_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P3)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F6)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F5)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">A10)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">AtlysPlatform.bank2_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R5)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">AtlysPlatform.bank2_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T5)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">AtlysPlatform.bank2_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">E4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">A16))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B16))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ps2</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P17))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ps2</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N18))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_1x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AE14))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AH18))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AF14))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AF20))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AG21))</span> <span class="pre">(subsignal</span> <span class="pre">hold</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AG17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS25'</span> <span class="pre">SLEW='FAST')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_2x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AE14))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AH18))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AF14</span> <span class="pre">AF20))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS25'</span> <span class="pre">SLEW='FAST')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_4x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AE14))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AH18))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AF14</span> <span class="pre">AF20</span> <span class="pre">AG21</span> <span class="pre">AG17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS25'</span> <span class="pre">SLEW='FAST')),</span> <span class="pre">(resource</span> <span class="pre">ddr2</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">G3)</span> <span class="pre">(n</span> <span class="pre">G1))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='DIFF_SSTL18_II'</span> <span class="pre">IN_TERM='NONE'))</span> <span class="pre">(subsignal</span> <span class="pre">clk_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H7))</span> <span class="pre">(subsignal</span> <span class="pre">we</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">E3))</span> <span class="pre">(subsignal</span> <span class="pre">ras</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L5))</span> <span class="pre">(subsignal</span> <span class="pre">cas</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">K5))</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J7</span> <span class="pre">J6</span> <span class="pre">H5</span> <span class="pre">L7</span> <span class="pre">F3</span> <span class="pre">H4</span> <span class="pre">H3</span> <span class="pre">H6</span> <span class="pre">D2</span> <span class="pre">D1</span> <span class="pre">F4</span> <span class="pre">D3</span> <span class="pre">G6))</span> <span class="pre">(subsignal</span> <span class="pre">ba</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F2</span> <span class="pre">F1</span> <span class="pre">E1))</span> <span class="pre">(subsignal</span> <span class="pre">dqs</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">P2</span> <span class="pre">L4)</span> <span class="pre">(n</span> <span class="pre">P1</span> <span class="pre">L3))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='DIFF_SSTL18_II'))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">L2</span> <span class="pre">L1</span> <span class="pre">K2</span> <span class="pre">K1</span> <span class="pre">H2</span> <span class="pre">H1</span> <span class="pre">J3</span> <span class="pre">J1</span> <span class="pre">M3</span> <span class="pre">M1</span> <span class="pre">N2</span> <span class="pre">N1</span> <span class="pre">T2</span> <span class="pre">T1</span> <span class="pre">U2</span> <span class="pre">U1))</span> <span class="pre">(subsignal</span> <span class="pre">dm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K4</span> <span class="pre">K3))</span> <span class="pre">(subsignal</span> <span class="pre">odt</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K6))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='SSTL18_II'</span> <span class="pre">SLEW='FAST')),</span> <span class="pre">(resource</span> <span class="pre">eth_gmii</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">G13))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L16))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N17))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F16))</span> <span class="pre">(subsignal</span> <span class="pre">gtx_clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L12))</span> <span class="pre">(subsignal</span> <span class="pre">tx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K16))</span> <span class="pre">(subsignal</span> <span class="pre">tx_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H15))</span> <span class="pre">(subsignal</span> <span class="pre">tx_er</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G18))</span> <span class="pre">(subsignal</span> <span class="pre">tx_data</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H16</span> <span class="pre">H13</span> <span class="pre">K14</span> <span class="pre">K13</span> <span class="pre">J13</span> <span class="pre">G14</span> <span class="pre">H12</span> <span class="pre">K12))</span> <span class="pre">(subsignal</span> <span class="pre">rx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K15))</span> <span class="pre">(subsignal</span> <span class="pre">rx_dv</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F17)</span> <span class="pre">(attrs</span> <span class="pre">PULLDOWN='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">rx_er</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F18))</span> <span class="pre">(subsignal</span> <span class="pre">rx_data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G16</span> <span class="pre">H14</span> <span class="pre">E16</span> <span class="pre">F15</span> <span class="pre">F14</span> <span class="pre">E18</span> <span class="pre">D16</span> <span class="pre">D17))</span> <span class="pre">(subsignal</span> <span class="pre">col</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C17))</span> <span class="pre">(subsignal</span> <span class="pre">crs</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">eth_rgmii</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">G13))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L16))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N17))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F16))</span> <span class="pre">(subsignal</span> <span class="pre">tx_clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L12))</span> <span class="pre">(subsignal</span> <span class="pre">tx_ctl</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H15))</span> <span class="pre">(subsignal</span> <span class="pre">tx_data</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H16</span> <span class="pre">H13</span> <span class="pre">K14</span> <span class="pre">K13))</span> <span class="pre">(subsignal</span> <span class="pre">rx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K15))</span> <span class="pre">(subsignal</span> <span class="pre">rx_ctl</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F17)</span> <span class="pre">(attrs</span> <span class="pre">PULLDOWN='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">rx_data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G16</span> <span class="pre">H14</span> <span class="pre">E16</span> <span class="pre">F15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">eth_mii</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">G13))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L16))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N17))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F16))</span> <span class="pre">(subsignal</span> <span class="pre">tx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K16))</span> <span class="pre">(subsignal</span> <span class="pre">tx_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H15))</span> <span class="pre">(subsignal</span> <span class="pre">tx_er</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G18))</span> <span class="pre">(subsignal</span> <span class="pre">tx_data</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H16</span> <span class="pre">H13</span> <span class="pre">K14</span> <span class="pre">K13))</span> <span class="pre">(subsignal</span> <span class="pre">rx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K15))</span> <span class="pre">(subsignal</span> <span class="pre">rx_dv</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F17)</span> <span class="pre">(attrs</span> <span class="pre">PULLDOWN='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">rx_er</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F18))</span> <span class="pre">(subsignal</span> <span class="pre">rx_data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G16</span> <span class="pre">H14</span> <span class="pre">E16</span> <span class="pre">F15))</span> <span class="pre">(subsignal</span> <span class="pre">col</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C17))</span> <span class="pre">(subsignal</span> <span class="pre">crs</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">eth_tbi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">G13))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L16))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N17))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F16))</span> <span class="pre">(subsignal</span> <span class="pre">tx_clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L12))</span> <span class="pre">(subsignal</span> <span class="pre">tx_data</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H16</span> <span class="pre">H13</span> <span class="pre">K14</span> <span class="pre">K13</span> <span class="pre">J13</span> <span class="pre">G14</span> <span class="pre">H12</span> <span class="pre">K12</span> <span class="pre">H15</span> <span class="pre">G18))</span> <span class="pre">(subsignal</span> <span class="pre">rx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K15</span> <span class="pre">L12))</span> <span class="pre">(subsignal</span> <span class="pre">rx_data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G16</span> <span class="pre">H14</span> <span class="pre">E16</span> <span class="pre">F15</span> <span class="pre">F14</span> <span class="pre">E18</span> <span class="pre">D16</span> <span class="pre">D17</span> <span class="pre">F17</span> <span class="pre">F18))</span> <span class="pre">(subsignal</span> <span class="pre">lpbk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C17)</span> <span class="pre">(attrs</span> <span class="pre">PULLDOWN='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">comma</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">eth_rtbi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">G13))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L16))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N17))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F16))</span> <span class="pre">(subsignal</span> <span class="pre">tx_clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L12))</span> <span class="pre">(subsignal</span> <span class="pre">tx_data</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H16</span> <span class="pre">H13</span> <span class="pre">K14</span> <span class="pre">K13</span> <span class="pre">H15))</span> <span class="pre">(subsignal</span> <span class="pre">rx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K15))</span> <span class="pre">(subsignal</span> <span class="pre">rx_data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G16</span> <span class="pre">H14</span> <span class="pre">E16</span> <span class="pre">F15</span> <span class="pre">F17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">D11)</span> <span class="pre">(n</span> <span class="pre">C11)))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">G9</span> <span class="pre">B11</span> <span class="pre">B12)</span> <span class="pre">(n</span> <span class="pre">F9</span> <span class="pre">A11</span> <span class="pre">A12)))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">D9)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C9)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">B6)</span> <span class="pre">(n</span> <span class="pre">A6)))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">D8</span> <span class="pre">C7</span> <span class="pre">B8)</span> <span class="pre">(n</span> <span class="pre">C8</span> <span class="pre">A7</span> <span class="pre">A8)))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">2</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">M16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">M18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">H17)</span> <span class="pre">(n</span> <span class="pre">H18)))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">K17</span> <span class="pre">L17</span> <span class="pre">J16)</span> <span class="pre">(n</span> <span class="pre">K18</span> <span class="pre">L18</span> <span class="pre">J18)))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">3</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='I2C'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">io</span> <span class="pre">(p</span> <span class="pre">T9)</span> <span class="pre">(n</span> <span class="pre">V9)))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">io</span> <span class="pre">(p</span> <span class="pre">R3</span> <span class="pre">T4</span> <span class="pre">N5)</span> <span class="pre">(n</span> <span class="pre">T3</span> <span class="pre">V4</span> <span class="pre">P6)))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33')),</span> <span class="pre">(resource</span> <span class="pre">ac97</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L13))</span> <span class="pre">(subsignal</span> <span class="pre">sync</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U17))</span> <span class="pre">(subsignal</span> <span class="pre">reset</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">T17))</span> <span class="pre">(subsignal</span> <span class="pre">sdo</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N18))</span> <span class="pre">(subsignal</span> <span class="pre">sdi</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">pmod</span> <span class="pre">0</span> <span class="pre">1=&gt;T3</span> <span class="pre">2=&gt;R3</span> <span class="pre">3=&gt;P6</span> <span class="pre">4=&gt;N5</span> <span class="pre">7=&gt;V9</span> <span class="pre">8=&gt;T9</span> <span class="pre">9=&gt;V4</span> <span class="pre">10=&gt;T4),</span> <span class="pre">(connector</span> <span class="pre">vhdci</span> <span class="pre">0</span> <span class="pre">1=&gt;U16</span> <span class="pre">3=&gt;U15</span> <span class="pre">4=&gt;U13</span> <span class="pre">6=&gt;M11</span> <span class="pre">7=&gt;R11</span> <span class="pre">9=&gt;T12</span> <span class="pre">10=&gt;N10</span> <span class="pre">12=&gt;M10</span> <span class="pre">13=&gt;U11</span> <span class="pre">15=&gt;R10</span> <span class="pre">20=&gt;U10</span> <span class="pre">22=&gt;R8</span> <span class="pre">23=&gt;M8</span> <span class="pre">25=&gt;U8</span> <span class="pre">26=&gt;U7</span> <span class="pre">28=&gt;N7</span> <span class="pre">29=&gt;T6</span> <span class="pre">31=&gt;R7</span> <span class="pre">32=&gt;N6</span> <span class="pre">34=&gt;U5</span> <span class="pre">35=&gt;V16</span> <span class="pre">37=&gt;V15</span> <span class="pre">38=&gt;V13</span> <span class="pre">40=&gt;N11</span> <span class="pre">41=&gt;T11</span> <span class="pre">43=&gt;V12</span> <span class="pre">44=&gt;P11</span> <span class="pre">46=&gt;N9</span> <span class="pre">47=&gt;V11</span> <span class="pre">49=&gt;T10</span> <span class="pre">54=&gt;V10</span> <span class="pre">56=&gt;T8</span> <span class="pre">57=&gt;N8</span> <span class="pre">59=&gt;V8</span> <span class="pre">60=&gt;V7</span> <span class="pre">62=&gt;P8</span> <span class="pre">63=&gt;V6</span> <span class="pre">65=&gt;T7</span> <span class="pre">66=&gt;P7</span> <span class="pre">68=&gt;V5)]</span></em><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.atlys.AtlysPlatform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.atlys.AtlysPlatform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.ebaz4205"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.ebaz4205.</span></span><span class="sig-name descname"><span class="pre">EBAZ4205Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7z010'</span></em><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clg400'</span></em><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk33_333'</span></em><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk33_333</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N18)</span> <span class="pre">(clock</span> <span class="pre">33333000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">B19))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B20))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.ebaz4205.EBAZ4205Platform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.ebaz4205.EBAZ4205Platform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.genesys2"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.genesys2.</span></span><span class="sig-name descname"><span class="pre">Genesys2Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">JP6</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'1V2'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'1V8'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'2V5'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'3V3'</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">'2V5'</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform" title="Permalink to this definition"></a></dt>
<dd><p>Platform file for Diglient Genesys2 Kitex-7 board.
<a class="reference external" href="https://reference.digilentinc.com/reference/programmable-logic/genesys-2/start">https://reference.digilentinc.com/reference/programmable-logic/genesys-2/start</a></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7k325t'</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'ffg900'</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2'</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.bank15_16_17_iostandard">
<span class="sig-name descname"><span class="pre">bank15_16_17_iostandard</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.bank15_16_17_iostandard" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.default_rst">
<span class="sig-name descname"><span class="pre">default_rst</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'rst'</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.default_rst" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk'</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">rst</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">R19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">clk</span> <span class="pre">0</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">AD12)</span> <span class="pre">(n</span> <span class="pre">AD11))</span> <span class="pre">(clock</span> <span class="pre">200000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVDS')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">E18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">B19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M20)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">G25)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">H24)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD=&lt;function</span> <span class="pre">Genesys2Platform.bank15_16_17_iostandard&gt;)),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P26)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P27)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">T28)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U30)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U29)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V20)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V26)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W24)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W23)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">fan</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">pwm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W19))</span> <span class="pre">(subsignal</span> <span class="pre">tach</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">V21))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">Y20))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">Y23))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">i2c</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AE30))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AF30))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ddr3</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AG5)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='SSTL15'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">AB9)</span> <span class="pre">(n</span> <span class="pre">AC9))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='DIFF_SSTL15_DCI'))</span> <span class="pre">(subsignal</span> <span class="pre">clk_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AJ9))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AH12))</span> <span class="pre">(subsignal</span> <span class="pre">we</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AG13))</span> <span class="pre">(subsignal</span> <span class="pre">ras</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AE11))</span> <span class="pre">(subsignal</span> <span class="pre">cas</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AF11))</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AC12</span> <span class="pre">AE8</span> <span class="pre">AD8</span> <span class="pre">AC10</span> <span class="pre">AD9</span> <span class="pre">AA13</span> <span class="pre">AA10</span> <span class="pre">AA11</span> <span class="pre">Y10</span> <span class="pre">Y11</span> <span class="pre">AB8</span> <span class="pre">AA8</span> <span class="pre">AB12</span> <span class="pre">AA12</span> <span class="pre">AH9</span> <span class="pre">AG9))</span> <span class="pre">(subsignal</span> <span class="pre">ba</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AE9</span> <span class="pre">AB10</span> <span class="pre">AC11))</span> <span class="pre">(subsignal</span> <span class="pre">dqs</span> <span class="pre">(diffpairs</span> <span class="pre">io</span> <span class="pre">(p</span> <span class="pre">AD2</span> <span class="pre">AG4</span> <span class="pre">AG2</span> <span class="pre">AH7)</span> <span class="pre">(n</span> <span class="pre">AD1</span> <span class="pre">AG3</span> <span class="pre">AH1</span> <span class="pre">AJ7))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='DIFF_SSTL15_DCI'</span> <span class="pre">ODT='RTT_40'))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AD3</span> <span class="pre">AC2</span> <span class="pre">AC1</span> <span class="pre">AC5</span> <span class="pre">AC4</span> <span class="pre">AD6</span> <span class="pre">AE6</span> <span class="pre">AC7</span> <span class="pre">AF2</span> <span class="pre">AE1</span> <span class="pre">AF1</span> <span class="pre">AE4</span> <span class="pre">AE3</span> <span class="pre">AE5</span> <span class="pre">AF5</span> <span class="pre">AF6</span> <span class="pre">AJ4</span> <span class="pre">AH6</span> <span class="pre">AH5</span> <span class="pre">AH2</span> <span class="pre">AJ2</span> <span class="pre">AJ1</span> <span class="pre">AK1</span> <span class="pre">AJ3</span> <span class="pre">AF7</span> <span class="pre">AG7</span> <span class="pre">AJ6</span> <span class="pre">AK6</span> <span class="pre">AJ8</span> <span class="pre">AK8</span> <span class="pre">AK5</span> <span class="pre">AK4)</span> <span class="pre">(attrs</span> <span class="pre">ODT='RTT_40'))</span> <span class="pre">(subsignal</span> <span class="pre">dm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AD4</span> <span class="pre">AF3</span> <span class="pre">AH4</span> <span class="pre">AF8))</span> <span class="pre">(subsignal</span> <span class="pre">odt</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AK9))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='SSTL15_DCI'</span> <span class="pre">SLEW='FAST'</span> <span class="pre">OUTPUT_IMPEDANCE='RDRV_40_40')),</span> <span class="pre">(resource</span> <span class="pre">audio_i2c</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AE19))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AF18))</span> <span class="pre">(subsignal</span> <span class="pre">adr</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AD19</span> <span class="pre">AG19))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">audio_i2s</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AG18))</span> <span class="pre">(subsignal</span> <span class="pre">sd_adc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AH19))</span> <span class="pre">(subsignal</span> <span class="pre">sd_dac</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AJ19))</span> <span class="pre">(subsignal</span> <span class="pre">ws</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AJ18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">audio_clk</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AK19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">spi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">dummy-cs0))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AF17))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">Y15))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">dummy-cipo0))</span> <span class="pre">(subsignal</span> <span class="pre">reset</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AB17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">oled</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">dc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AC17))</span> <span class="pre">(subsignal</span> <span class="pre">vdd_en</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AG17))</span> <span class="pre">(subsignal</span> <span class="pre">vbat_en</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AB22)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AF27)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AF26)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">AA20)</span> <span class="pre">(n</span> <span class="pre">AB20)))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">AC20</span> <span class="pre">AA22</span> <span class="pre">AB24)</span> <span class="pre">(n</span> <span class="pre">AC21</span> <span class="pre">AA23</span> <span class="pre">AC25)))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AJ28)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AJ29)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">AE28)</span> <span class="pre">(n</span> <span class="pre">AF28)))</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">AJ26</span> <span class="pre">AG27</span> <span class="pre">AH26)</span> <span class="pre">(n</span> <span class="pre">AK26</span> <span class="pre">AG28</span> <span class="pre">AH27)))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='TMDS_33')),</span> <span class="pre">(resource</span> <span class="pre">vga</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AK25</span> <span class="pre">AG25</span> <span class="pre">AH25</span> <span class="pre">AK24</span> <span class="pre">AJ24))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AJ23</span> <span class="pre">AJ22</span> <span class="pre">AH22</span> <span class="pre">AK21</span> <span class="pre">AJ21</span> <span class="pre">AK23))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AH20</span> <span class="pre">AG20</span> <span class="pre">AF21</span> <span class="pre">AK20</span> <span class="pre">AG22))</span> <span class="pre">(subsignal</span> <span class="pre">hs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AF20))</span> <span class="pre">(subsignal</span> <span class="pre">vs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AG23))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_1bit</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P28))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R28))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R29))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">R26))</span> <span class="pre">(subsignal</span> <span class="pre">ecd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T30))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_4bit</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P28))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R28))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R29))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">R26</span> <span class="pre">R30</span> <span class="pre">P29</span> <span class="pre">T30))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_spi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P28))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">io</span> <span class="pre">T30))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R28))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R29))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R26))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_rst</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AE24)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">usb</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">data</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AE14</span> <span class="pre">AE15</span> <span class="pre">AC15</span> <span class="pre">AC16</span> <span class="pre">AB15</span> <span class="pre">AA15</span> <span class="pre">AD14</span> <span class="pre">AC14))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AD18))</span> <span class="pre">(subsignal</span> <span class="pre">dir</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">Y16))</span> <span class="pre">(subsignal</span> <span class="pre">nxt</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AA16))</span> <span class="pre">(subsignal</span> <span class="pre">stp</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AA17))</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AB14))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">vusb_oc</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">AF16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">eth_rgmii</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">AH24)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AF12))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AG12))</span> <span class="pre">(subsignal</span> <span class="pre">tx_clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AE10))</span> <span class="pre">(subsignal</span> <span class="pre">tx_ctl</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AK14))</span> <span class="pre">(subsignal</span> <span class="pre">tx_data</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AJ12</span> <span class="pre">AK11</span> <span class="pre">AJ11</span> <span class="pre">AK10))</span> <span class="pre">(subsignal</span> <span class="pre">rx_clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AG10))</span> <span class="pre">(subsignal</span> <span class="pre">rx_ctl</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AH11))</span> <span class="pre">(subsignal</span> <span class="pre">rx_data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AJ14</span> <span class="pre">AH14</span> <span class="pre">AK13</span> <span class="pre">AJ13))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">pmod</span> <span class="pre">0</span> <span class="pre">1=&gt;U27</span> <span class="pre">2=&gt;U28</span> <span class="pre">3=&gt;T26</span> <span class="pre">4=&gt;T27</span> <span class="pre">7=&gt;T22</span> <span class="pre">8=&gt;T23</span> <span class="pre">9=&gt;T20</span> <span class="pre">10=&gt;T21),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">1</span> <span class="pre">1=&gt;V29</span> <span class="pre">2=&gt;V30</span> <span class="pre">3=&gt;V25</span> <span class="pre">4=&gt;W26</span> <span class="pre">7=&gt;T25</span> <span class="pre">8=&gt;U25</span> <span class="pre">9=&gt;U22</span> <span class="pre">10=&gt;U23),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">2</span> <span class="pre">1=&gt;AC26</span> <span class="pre">2=&gt;AJ27</span> <span class="pre">3=&gt;AH30</span> <span class="pre">4=&gt;AK29</span> <span class="pre">7=&gt;AD26</span> <span class="pre">8=&gt;AG30</span> <span class="pre">9=&gt;AK30</span> <span class="pre">10=&gt;AK28),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">3</span> <span class="pre">1=&gt;V27</span> <span class="pre">2=&gt;Y30</span> <span class="pre">3=&gt;V24</span> <span class="pre">4=&gt;W22</span> <span class="pre">7=&gt;U24</span> <span class="pre">8=&gt;Y26</span> <span class="pre">9=&gt;V22</span> <span class="pre">10=&gt;W21),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">4</span> <span class="pre">1=&gt;J23</span> <span class="pre">2=&gt;K23</span> <span class="pre">3=&gt;L22</span> <span class="pre">4=&gt;L21</span> <span class="pre">7=&gt;J24</span> <span class="pre">8=&gt;K24</span> <span class="pre">9=&gt;L23</span> <span class="pre">10=&gt;K21),</span> <span class="pre">(connector</span> <span class="pre">hpc</span> <span class="pre">0</span> <span class="pre">dp1_m2c_p=&gt;Y6</span> <span class="pre">dp1_m2c_n=&gt;Y5</span> <span class="pre">dp2_m2c_p=&gt;W4</span> <span class="pre">dp2_m2c_n=&gt;W3</span> <span class="pre">dp3_m2c_p=&gt;V6</span> <span class="pre">dp3_m2c_n=&gt;V5</span> <span class="pre">dp1_c2m_p=&gt;V2</span> <span class="pre">dp1_c2m_n=&gt;V1</span> <span class="pre">dp2_c2m_p=&gt;U4</span> <span class="pre">dp2_c2m_n=&gt;U3</span> <span class="pre">dp3_c2m_p=&gt;T2</span> <span class="pre">dp3_c2m_n=&gt;T1</span> <span class="pre">dp0_c2m_p=&gt;Y2</span> <span class="pre">dp0_c2m_n=&gt;Y1</span> <span class="pre">dp0_m2c_p=&gt;AA4</span> <span class="pre">dp0_m2c_n=&gt;AA3</span> <span class="pre">la06_p=&gt;D29</span> <span class="pre">la06_n=&gt;C30</span> <span class="pre">la10_p=&gt;B27</span> <span class="pre">la10_n=&gt;A27</span> <span class="pre">la14_p=&gt;C24</span> <span class="pre">la14_n=&gt;B24</span> <span class="pre">la18_cc_p=&gt;D17</span> <span class="pre">la18_cc_n=&gt;D18</span> <span class="pre">la27_p=&gt;A20</span> <span class="pre">la27_n=&gt;A21</span> <span class="pre">ha01_cc_p=&gt;M28</span> <span class="pre">ha01_cc_n=&gt;L28</span> <span class="pre">ha05_p=&gt;J29</span> <span class="pre">ha05_n=&gt;H29</span> <span class="pre">ha09_p=&gt;L30</span> <span class="pre">ha09_n=&gt;K30</span> <span class="pre">ha13_p=&gt;K26</span> <span class="pre">ha13_n=&gt;J26</span> <span class="pre">ha16_p=&gt;M22</span> <span class="pre">ha16_n=&gt;M23</span> <span class="pre">ha20_p=&gt;G27</span> <span class="pre">ha20_n=&gt;F27</span> <span class="pre">clk1_m2c_p=&gt;E28</span> <span class="pre">clk1_m2c_n=&gt;D28</span> <span class="pre">la00_cc_p=&gt;D27</span> <span class="pre">la00_cc_n=&gt;C27</span> <span class="pre">la03_p=&gt;E29</span> <span class="pre">la03_n=&gt;E30</span> <span class="pre">la08_p=&gt;C29</span> <span class="pre">la08_n=&gt;B29</span> <span class="pre">la12_p=&gt;F26</span> <span class="pre">la12_n=&gt;E26</span> <span class="pre">la16_p=&gt;E23</span> <span class="pre">la16_n=&gt;D23</span> <span class="pre">la20_p=&gt;G22</span> <span class="pre">la20_n=&gt;F22</span> <span class="pre">la22_p=&gt;J17</span> <span class="pre">la22_n=&gt;H17</span> <span class="pre">la25_p=&gt;D22</span> <span class="pre">la25_n=&gt;C22</span> <span class="pre">la29_p=&gt;B18</span> <span class="pre">la29_n=&gt;A18</span> <span class="pre">la31_p=&gt;C17</span> <span class="pre">la31_n=&gt;B17</span> <span class="pre">la33_p=&gt;D16</span> <span class="pre">la33_n=&gt;C16</span> <span class="pre">ha03_p=&gt;N25</span> <span class="pre">ha03_n=&gt;N26</span> <span class="pre">ha07_p=&gt;M29</span> <span class="pre">ha07_n=&gt;M30</span> <span class="pre">ha11_p=&gt;P23</span> <span class="pre">ha11_n=&gt;N24</span> <span class="pre">ha14_p=&gt;N27</span> <span class="pre">ha14_n=&gt;M27</span> <span class="pre">ha18_p=&gt;E19</span> <span class="pre">ha18_n=&gt;D19</span> <span class="pre">ha22_p=&gt;D21</span> <span class="pre">ha22_n=&gt;C21</span> <span class="pre">gbtclk1_m2c_p=&gt;N8</span> <span class="pre">gbtclk1_m2c_n=&gt;N7</span> <span class="pre">gbtclk0_m2c_p=&gt;L8</span> <span class="pre">gbtclk0_m2c_n=&gt;L7</span> <span class="pre">la01_cc_p=&gt;D26</span> <span class="pre">la01_cc_n=&gt;C26</span> <span class="pre">la05_p=&gt;B30</span> <span class="pre">la05_n=&gt;A30</span> <span class="pre">la09_p=&gt;B28</span> <span class="pre">la09_n=&gt;A28</span> <span class="pre">la13_p=&gt;E24</span> <span class="pre">la13_n=&gt;D24</span> <span class="pre">la17_cc_p=&gt;F21</span> <span class="pre">la17_cc_n=&gt;E21</span> <span class="pre">la23_p=&gt;G17</span> <span class="pre">la23_n=&gt;F17</span> <span class="pre">la26_p=&gt;B22</span> <span class="pre">la26_n=&gt;A22</span> <span class="pre">pg_m2c=&gt;AH21</span> <span class="pre">ha00_cc_p=&gt;K28</span> <span class="pre">ha00_cc_n=&gt;K29</span> <span class="pre">ha04_p=&gt;M24</span> <span class="pre">ha04_n=&gt;M25</span> <span class="pre">ha08_p=&gt;J27</span> <span class="pre">ha08_n=&gt;J28</span> <span class="pre">ha12_p=&gt;L26</span> <span class="pre">ha12_n=&gt;L27</span> <span class="pre">ha15_p=&gt;J21</span> <span class="pre">ha15_n=&gt;J22</span> <span class="pre">ha19_p=&gt;G29</span> <span class="pre">ha19_n=&gt;F30</span> <span class="pre">prsnt_m2c_b=&gt;AA21</span> <span class="pre">clk0_m2c_p=&gt;F20</span> <span class="pre">clk0_m2c_n=&gt;E20</span> <span class="pre">la02_p=&gt;H30</span> <span class="pre">la02_n=&gt;G30</span> <span class="pre">la04_p=&gt;H26</span> <span class="pre">la04_n=&gt;H27</span> <span class="pre">la07_p=&gt;F25</span> <span class="pre">la07_n=&gt;E25</span> <span class="pre">la11_p=&gt;A25</span> <span class="pre">la11_n=&gt;A26</span> <span class="pre">la15_p=&gt;B23</span> <span class="pre">la15_n=&gt;A23</span> <span class="pre">la19_p=&gt;H21</span> <span class="pre">la19_n=&gt;H22</span> <span class="pre">la21_p=&gt;L17</span> <span class="pre">la21_n=&gt;L18</span> <span class="pre">la24_p=&gt;H20</span> <span class="pre">la24_n=&gt;G20</span> <span class="pre">la28_p=&gt;J19</span> <span class="pre">la28_n=&gt;H19</span> <span class="pre">la30_p=&gt;A16</span> <span class="pre">la30_n=&gt;A17</span> <span class="pre">la32_p=&gt;K18</span> <span class="pre">la32_n=&gt;J18</span> <span class="pre">ha02_p=&gt;P21</span> <span class="pre">ha02_n=&gt;P22</span> <span class="pre">ha06_p=&gt;N29</span> <span class="pre">ha06_n=&gt;N30</span> <span class="pre">ha10_p=&gt;N21</span> <span class="pre">ha10_n=&gt;N22</span> <span class="pre">ha17_cc_p=&gt;C25</span> <span class="pre">ha17_cc_n=&gt;B25</span> <span class="pre">ha21_p=&gt;G28</span> <span class="pre">ha21_n=&gt;F28</span> <span class="pre">ha23_p=&gt;G18</span> <span class="pre">ha23_n=&gt;F18)]</span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.toolchain_prepare">
<span class="sig-name descname"><span class="pre">toolchain_prepare</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">fragment</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Fragment</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">BuildPlan</span></span></span><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.toolchain_prepare" title="Permalink to this definition"></a></dt>
<dd><p>Convert the <code class="docutils literal notranslate"><span class="pre">fragment</span></code> and constraints recorded in this <code class="xref py py-class docutils literal notranslate"><span class="pre">Platform</span></code> into
a <code class="xref py py-class docutils literal notranslate"><span class="pre">BuildPlan</span></code>.</p>
</dd></dl>

<dl class="py property">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.file_templates">
<em class="property"><span class="pre">property</span><span class="w"> </span></em><span class="sig-name descname"><span class="pre">file_templates</span></span><em class="property"><span class="p"><span class="pre">:</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Dict" title="(in Python v3.11)"><span class="pre">Dict</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a><span class="p"><span class="pre">,</span></span><span class="w"> </span><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a><span class="p"><span class="pre">]</span></span></em><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.file_templates" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.genesys2.Genesys2Platform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.genesys2.Genesys2Platform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.kc705"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.kc705.</span></span><span class="sig-name descname"><span class="pre">KC705Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7k325t'</span></em><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'ffg900'</span></em><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2'</span></em><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk156'</span></em><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk156</span> <span class="pre">0</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">K28)</span> <span class="pre">(n</span> <span class="pre">K29))</span> <span class="pre">(clock</span> <span class="pre">156000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVDS_25')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AB8)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AA8)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AC9)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AB9)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AE26)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G19)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS15')),</span> <span class="pre">(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M19))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K24))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.kc705.KC705Platform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.kc705.KC705Platform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.kcu105"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.kcu105.</span></span><span class="sig-name descname"><span class="pre">KCU105Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xcku040'</span></em><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'ffva1156'</span></em><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2-e'</span></em><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk125'</span></em><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk125</span> <span class="pre">0</span> <span class="pre">(diffpairs</span> <span class="pre">i</span> <span class="pre">(p</span> <span class="pre">G10)</span> <span class="pre">(n</span> <span class="pre">F10))</span> <span class="pre">(clock</span> <span class="pre">125000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVDS')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AP8)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H23)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P20)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P21)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N22)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M22)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R23)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P23)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.kcu105.KCU105Platform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.kcu105.KCU105Platform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.mega65"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.mega65.</span></span><span class="sig-name descname"><span class="pre">Mega65r3Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7a200t'</span></em><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'fbg484'</span></em><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2'</span></em><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk100'</span></em><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk100</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">V13)</span> <span class="pre">(clock</span> <span class="pre">100000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U22)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">iec</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AB21))</span> <span class="pre">(subsignal</span> <span class="pre">atn</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N17))</span> <span class="pre">(subsignal</span> <span class="pre">data_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">Y21))</span> <span class="pre">(subsignal</span> <span class="pre">data_o</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">Y22))</span> <span class="pre">(subsignal</span> <span class="pre">data_i</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AB22)</span> <span class="pre">(attrs</span> <span class="pre">PULLUP='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">clk_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AA21))</span> <span class="pre">(subsignal</span> <span class="pre">clk_o</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">Y19))</span> <span class="pre">(subsignal</span> <span class="pre">clk_i</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">Y18)</span> <span class="pre">(attrs</span> <span class="pre">PULLUP='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">srq_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AB20))</span> <span class="pre">(subsignal</span> <span class="pre">srq_o</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U20))</span> <span class="pre">(subsignal</span> <span class="pre">srq_i</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">AA18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">cart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">ctrl_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G18))</span> <span class="pre">(subsignal</span> <span class="pre">ctrl_dir</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U17))</span> <span class="pre">(subsignal</span> <span class="pre">addr_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L19))</span> <span class="pre">(subsignal</span> <span class="pre">addr_dir_lo</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L21))</span> <span class="pre">(subsignal</span> <span class="pre">addr_dir_hi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L18))</span> <span class="pre">(subsignal</span> <span class="pre">data_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U21))</span> <span class="pre">(subsignal</span> <span class="pre">data_dir</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V22))</span> <span class="pre">(subsignal</span> <span class="pre">phi2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V17))</span> <span class="pre">(subsignal</span> <span class="pre">dotclk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AA19))</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N14))</span> <span class="pre">(subsignal</span> <span class="pre">nmi</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">W17))</span> <span class="pre">(subsignal</span> <span class="pre">irq</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P14))</span> <span class="pre">(subsignal</span> <span class="pre">dma</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P15))</span> <span class="pre">(subsignal</span> <span class="pre">exrom</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">R19))</span> <span class="pre">(subsignal</span> <span class="pre">ba</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N13))</span> <span class="pre">(subsignal</span> <span class="pre">rw</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">R18))</span> <span class="pre">(subsignal</span> <span class="pre">rom_lo</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AB18))</span> <span class="pre">(subsignal</span> <span class="pre">rom_hi</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">T18))</span> <span class="pre">(subsignal</span> <span class="pre">io1</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">N15))</span> <span class="pre">(subsignal</span> <span class="pre">game</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">W22))</span> <span class="pre">(subsignal</span> <span class="pre">io2</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AA20))</span> <span class="pre">(subsignal</span> <span class="pre">data</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P16</span> <span class="pre">R17</span> <span class="pre">P20</span> <span class="pre">R16</span> <span class="pre">U18</span> <span class="pre">V18</span> <span class="pre">W20</span> <span class="pre">W21))</span> <span class="pre">(subsignal</span> <span class="pre">addr</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">K19</span> <span class="pre">K18</span> <span class="pre">K21</span> <span class="pre">M22</span> <span class="pre">L20</span> <span class="pre">J20</span> <span class="pre">J21</span> <span class="pre">K22</span> <span class="pre">H17</span> <span class="pre">H20</span> <span class="pre">G20</span> <span class="pre">J15</span> <span class="pre">H19</span> <span class="pre">M20</span> <span class="pre">N22</span> <span class="pre">H18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">keyboard</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">A14))</span> <span class="pre">(subsignal</span> <span class="pre">out</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">A13))</span> <span class="pre">(subsignal</span> <span class="pre">in</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C13))</span> <span class="pre">(subsignal</span> <span class="pre">tck</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E13))</span> <span class="pre">(subsignal</span> <span class="pre">tdo</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E14))</span> <span class="pre">(subsignal</span> <span class="pre">tdi</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D15))</span> <span class="pre">(subsignal</span> <span class="pre">tms</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D14))</span> <span class="pre">(subsignal</span> <span class="pre">jtag_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B13))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">paddle</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">in</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">H13</span> <span class="pre">G15</span> <span class="pre">J14</span> <span class="pre">J22))</span> <span class="pre">(subsignal</span> <span class="pre">drain</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H22))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">joystick</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">up</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C14))</span> <span class="pre">(subsignal</span> <span class="pre">down</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F16))</span> <span class="pre">(subsignal</span> <span class="pre">left</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F14))</span> <span class="pre">(subsignal</span> <span class="pre">right</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F13))</span> <span class="pre">(subsignal</span> <span class="pre">fire</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">E17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">joystick</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">up</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">W19))</span> <span class="pre">(subsignal</span> <span class="pre">down</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P17))</span> <span class="pre">(subsignal</span> <span class="pre">left</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F21))</span> <span class="pre">(subsignal</span> <span class="pre">right</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C15))</span> <span class="pre">(subsignal</span> <span class="pre">fire</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">vgadac</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AA9))</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U15</span> <span class="pre">V15</span> <span class="pre">T14</span> <span class="pre">Y17</span> <span class="pre">Y16</span> <span class="pre">AB17</span> <span class="pre">AA16</span> <span class="pre">AB16))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">Y14</span> <span class="pre">W14</span> <span class="pre">AA15</span> <span class="pre">AB15</span> <span class="pre">Y13</span> <span class="pre">AA14</span> <span class="pre">AA13</span> <span class="pre">AB13))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W10</span> <span class="pre">Y12</span> <span class="pre">AB12</span> <span class="pre">AA11</span> <span class="pre">AB11</span> <span class="pre">Y11</span> <span class="pre">AB10</span> <span class="pre">AA10))</span> <span class="pre">(subsignal</span> <span class="pre">hs</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W12))</span> <span class="pre">(subsignal</span> <span class="pre">vs</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V14))</span> <span class="pre">(subsignal</span> <span class="pre">sync</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">V10))</span> <span class="pre">(subsignal</span> <span class="pre">blank</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">W11))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">hdmi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">W1)</span> <span class="pre">(n</span> <span class="pre">Y1)))</span> <span class="pre">(subsignal</span> <span class="pre">data</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">AA1</span> <span class="pre">AB3</span> <span class="pre">AA5)</span> <span class="pre">(n</span> <span class="pre">AB1</span> <span class="pre">AB2</span> <span class="pre">AB5)))</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">AB7))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">V9))</span> <span class="pre">(subsignal</span> <span class="pre">en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">AB8))</span> <span class="pre">(subsignal</span> <span class="pre">hpd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">Y8))</span> <span class="pre">(subsignal</span> <span class="pre">hpd_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M15))</span> <span class="pre">(subsignal</span> <span class="pre">cec</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">W9))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">i2c</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A15))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A16))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">grove</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">G21))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">G22))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">audio</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">left</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L6))</span> <span class="pre">(subsignal</span> <span class="pre">right</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F4))</span> <span class="pre">(subsignal</span> <span class="pre">sd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F18))</span> <span class="pre">(subsignal</span> <span class="pre">speaker</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E16))</span> <span class="pre">(subsignal</span> <span class="pre">mclk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D16))</span> <span class="pre">(subsignal</span> <span class="pre">bclk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E19))</span> <span class="pre">(subsignal</span> <span class="pre">sync</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F19))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">data</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P22</span> <span class="pre">R22</span> <span class="pre">P21</span> <span class="pre">R21)</span> <span class="pre">(attrs</span> <span class="pre">PULLUP='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">T19))),</span> <span class="pre">(resource</span> <span class="pre">hyper_ram</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D22)</span> <span class="pre">(attrs</span> <span class="pre">SLEW='FAST'</span> <span class="pre">DRIVE='16'))</span> <span class="pre">(subsignal</span> <span class="pre">data</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A21</span> <span class="pre">D21</span> <span class="pre">C20</span> <span class="pre">A20</span> <span class="pre">B20</span> <span class="pre">A19</span> <span class="pre">E21</span> <span class="pre">E22)</span> <span class="pre">(attrs</span> <span class="pre">SLEW='FAST'</span> <span class="pre">DRIVE='16'))</span> <span class="pre">(subsignal</span> <span class="pre">rwds</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">B21)</span> <span class="pre">(attrs</span> <span class="pre">SLEW='FAST'</span> <span class="pre">DRIVE='16'))</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B22))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C22))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='FALSE')),</span> <span class="pre">(resource</span> <span class="pre">ethernet</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">led</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R14))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L4)</span> <span class="pre">(attrs</span> <span class="pre">SLEW='FAST'))</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K6))</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">L5))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J6))</span> <span class="pre">(subsignal</span> <span class="pre">rxd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P4</span> <span class="pre">L1))</span> <span class="pre">(subsignal</span> <span class="pre">txd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L3</span> <span class="pre">K3)</span> <span class="pre">(attrs</span> <span class="pre">SLEW='SLOW'</span> <span class="pre">DRIVE='4'))</span> <span class="pre">(subsignal</span> <span class="pre">rxer</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M6))</span> <span class="pre">(subsignal</span> <span class="pre">txen</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J4)</span> <span class="pre">(attrs</span> <span class="pre">SLEW='SLOW'</span> <span class="pre">DRIVE='4'))</span> <span class="pre">(subsignal</span> <span class="pre">rxdv</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K4))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">L14))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">L13))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">max10</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M13))</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K16))</span> <span class="pre">(subsignal</span> <span class="pre">rst</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">L16))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_1bit</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D17))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">C17))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B17))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B16))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">B18))</span> <span class="pre">(subsignal</span> <span class="pre">ecd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">B15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_4bit</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D17))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">C17))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B17))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B16))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">B18</span> <span class="pre">C18</span> <span class="pre">C19</span> <span class="pre">B15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_spi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D17))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">C17))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">io</span> <span class="pre">B15))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B17))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B16))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">B18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_1bit</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K1))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G2))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J2))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">H2))</span> <span class="pre">(subsignal</span> <span class="pre">ecd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_4bit</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K1))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G2))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J2))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">H2</span> <span class="pre">H3</span> <span class="pre">J1</span> <span class="pre">K2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_spi</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K1))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">io</span> <span class="pre">K2))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G2))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J2))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">H2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">floppy</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">density</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P6))</span> <span class="pre">(subsignal</span> <span class="pre">motor</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M5</span> <span class="pre">H15))</span> <span class="pre">(subsignal</span> <span class="pre">select</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N5</span> <span class="pre">G17))</span> <span class="pre">(subsignal</span> <span class="pre">step_dir</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P5))</span> <span class="pre">(subsignal</span> <span class="pre">step</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M3))</span> <span class="pre">(subsignal</span> <span class="pre">wdata</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N4))</span> <span class="pre">(subsignal</span> <span class="pre">wgate</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N3))</span> <span class="pre">(subsignal</span> <span class="pre">side1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M1))</span> <span class="pre">(subsignal</span> <span class="pre">index</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M2))</span> <span class="pre">(subsignal</span> <span class="pre">track0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N2))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P2))</span> <span class="pre">(subsignal</span> <span class="pre">rdata</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P1))</span> <span class="pre">(subsignal</span> <span class="pre">diskchanged</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R1))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mega65.Mega65r3Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">pmod</span> <span class="pre">0</span> <span class="pre">1=&gt;G1</span> <span class="pre">2=&gt;E1</span> <span class="pre">3=&gt;C2</span> <span class="pre">4=&gt;B1</span> <span class="pre">7=&gt;F1</span> <span class="pre">8=&gt;D1</span> <span class="pre">9=&gt;B2</span> <span class="pre">10=&gt;A1),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">1</span> <span class="pre">1=&gt;E2</span> <span class="pre">2=&gt;D2</span> <span class="pre">3=&gt;G4</span> <span class="pre">4=&gt;J5</span> <span class="pre">7=&gt;F3</span> <span class="pre">8=&gt;E3</span> <span class="pre">9=&gt;H4</span> <span class="pre">10=&gt;H5),</span> <span class="pre">(connector</span> <span class="pre">test</span> <span class="pre">0</span> <span class="pre">1=&gt;T16</span> <span class="pre">2=&gt;U16</span> <span class="pre">3=&gt;W16</span> <span class="pre">4=&gt;J19</span> <span class="pre">5=&gt;K17</span> <span class="pre">6=&gt;N19</span> <span class="pre">7=&gt;N20</span> <span class="pre">8=&gt;D20)]</span></em><a class="headerlink" href="#torii_boards.xilinx.mega65.Mega65r3Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.mercury"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.mercury.</span></span><span class="sig-name descname"><span class="pre">MercuryPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform" title="Permalink to this definition"></a></dt>
<dd><p>Original Mercury Board from Micro-Nova: <a class="reference external" href="https://www.micro-nova.com">https://www.micro-nova.com</a></p>
<p>Mercury Manual: <a class="reference external" href="https://www.micro-nova.com/s/mercury_rm.pdf">https://www.micro-nova.com/s/mercury_rm.pdf</a>
Mercury Schematic: <a class="reference external" href="https://www.micro-nova.com/s/mercury_schematic.pdf">https://www.micro-nova.com/s/mercury_schematic.pdf</a></p>
<p>The Mercury board is often paired with an extension board called the
Baseboard, which provides an ample set of I/O for FPGA beginners.</p>
<p>Baseboard Manual: <a class="reference external" href="https://www.micro-nova.com/s/baseboard_rm.pdf">https://www.micro-nova.com/s/baseboard_rm.pdf</a>
Baseboard Schematics: <a class="reference external" href="https://www.micro-nova.com/s/baseboard_schematic.pdf">https://www.micro-nova.com/s/baseboard_schematic.pdf</a></p>
<p>Mercury and Baseboard Resources: <a class="reference external" href="https://www.micro-nova.com/resources-mercury">https://www.micro-nova.com/resources-mercury</a></p>
<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc3s200a'</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'vq100'</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'4'</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk50'</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk50</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P43)</span> <span class="pre">(clock</span> <span class="pre">50000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P41)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">spi_serial</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">P39))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P53))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P46))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">oe</span> <span class="pre">P51))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_1x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P27))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P53))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P46))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P51))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_2x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P27))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P53))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P46</span> <span class="pre">P51))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">spi_adc</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P12))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P9))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P10))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P21))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">bussw_oe</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P30N)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">gpio</span> <span class="pre">0</span> <span class="pre">1=&gt;P59</span> <span class="pre">2=&gt;P60</span> <span class="pre">3=&gt;P61</span> <span class="pre">4=&gt;P62</span> <span class="pre">5=&gt;P64</span> <span class="pre">6=&gt;P57</span> <span class="pre">7=&gt;P56</span> <span class="pre">8=&gt;P52</span> <span class="pre">9=&gt;P50</span> <span class="pre">10=&gt;P49</span> <span class="pre">11=&gt;P85</span> <span class="pre">12=&gt;P84</span> <span class="pre">13=&gt;P83</span> <span class="pre">14=&gt;P78</span> <span class="pre">15=&gt;P77</span> <span class="pre">16=&gt;P65</span> <span class="pre">17=&gt;P70</span> <span class="pre">18=&gt;P71</span> <span class="pre">19=&gt;P72</span> <span class="pre">20=&gt;P73</span> <span class="pre">21=&gt;P5</span> <span class="pre">22=&gt;P4</span> <span class="pre">23=&gt;P6</span> <span class="pre">24=&gt;P98</span> <span class="pre">25=&gt;P94</span> <span class="pre">26=&gt;P93</span> <span class="pre">27=&gt;P90</span> <span class="pre">28=&gt;P89</span> <span class="pre">29=&gt;P88</span> <span class="pre">30=&gt;P86),</span> <span class="pre">(connector</span> <span class="pre">dio</span> <span class="pre">0</span> <span class="pre">1=&gt;P20</span> <span class="pre">2=&gt;P32</span> <span class="pre">3=&gt;P33</span> <span class="pre">4=&gt;P34</span> <span class="pre">5=&gt;P35</span> <span class="pre">6=&gt;P36</span> <span class="pre">7=&gt;P37),</span> <span class="pre">(connector</span> <span class="pre">clkio</span> <span class="pre">0</span> <span class="pre">1=&gt;P40</span> <span class="pre">2=&gt;P44),</span> <span class="pre">(connector</span> <span class="pre">input</span> <span class="pre">0</span> <span class="pre">1=&gt;P68</span> <span class="pre">2=&gt;P97</span> <span class="pre">3=&gt;P7</span> <span class="pre">4=&gt;P82),</span> <span class="pre">(connector</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">1=&gt;P13</span> <span class="pre">2=&gt;P15</span> <span class="pre">3=&gt;P16</span> <span class="pre">4=&gt;P19),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">0</span> <span class="pre">1=&gt;P5</span> <span class="pre">2=&gt;P4</span> <span class="pre">3=&gt;P6</span> <span class="pre">4=&gt;P98</span> <span class="pre">5=&gt;P94</span> <span class="pre">6=&gt;P93</span> <span class="pre">7=&gt;P90</span> <span class="pre">8=&gt;P89)]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.leds">
<span class="sig-name descname"><span class="pre">leds</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">led_0:1)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">led_0:2)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">led_0:3)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">led_0:4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.leds" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.sram">
<span class="sig-name descname"><span class="pre">sram</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">sram</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P3))</span> <span class="pre">(subsignal</span> <span class="pre">we</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:29))</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">gpio_0:1</span> <span class="pre">gpio_0:2</span> <span class="pre">gpio_0:3</span> <span class="pre">gpio_0:4</span> <span class="pre">gpio_0:5</span> <span class="pre">gpio_0:6</span> <span class="pre">gpio_0:7</span> <span class="pre">gpio_0:8</span> <span class="pre">gpio_0:9</span> <span class="pre">gpio_0:10</span> <span class="pre">gpio_0:11</span> <span class="pre">gpio_0:12</span> <span class="pre">gpio_0:13</span> <span class="pre">gpio_0:14</span> <span class="pre">gpio_0:15</span> <span class="pre">gpio_0:16</span> <span class="pre">gpio_0:17</span> <span class="pre">gpio_0:18</span> <span class="pre">gpio_0:19))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">gpio_0:21</span> <span class="pre">gpio_0:22</span> <span class="pre">gpio_0:23</span> <span class="pre">gpio_0:24</span> <span class="pre">gpio_0:25</span> <span class="pre">gpio_0:26</span> <span class="pre">gpio_0:27</span> <span class="pre">gpio_0:28))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL'</span> <span class="pre">SLEW='FAST'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.sram" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.serial">
<span class="sig-name descname"><span class="pre">serial</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:1))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:1))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.serial" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.baseboard_sram">
<span class="sig-name descname"><span class="pre">baseboard_sram</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">button</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:1)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:2)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:3)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">vga</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:1</span> <span class="pre">dio_0:2</span> <span class="pre">dio_0:3))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:4</span> <span class="pre">dio_0:5</span> <span class="pre">dio_0:6))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:7</span> <span class="pre">clkio_0:1))</span> <span class="pre">(subsignal</span> <span class="pre">hs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">led_0:3))</span> <span class="pre">(subsignal</span> <span class="pre">vs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">led_0:4))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">SLEW='FAST')),</span> <span class="pre">(resource</span> <span class="pre">extclk</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">clkio_1:1)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ps2</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">led_0:2))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">led_0:1))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.baseboard_sram" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.baseboard_no_sram">
<span class="sig-name descname"><span class="pre">baseboard_no_sram</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">button</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:1)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:2)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:3)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">input_0:4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">vga</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:1</span> <span class="pre">dio_0:2</span> <span class="pre">dio_0:3))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:4</span> <span class="pre">dio_0:5</span> <span class="pre">dio_0:6))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">dio_0:7</span> <span class="pre">clkio_0:1))</span> <span class="pre">(subsignal</span> <span class="pre">hs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">led_0:3))</span> <span class="pre">(subsignal</span> <span class="pre">vs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">led_0:4))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">SLEW='FAST')),</span> <span class="pre">(resource</span> <span class="pre">extclk</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">clkio_1:1)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ps2</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">led_0:2))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">led_0:1))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:1)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:2)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:3)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:4)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:5)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:6)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:7)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">gpio_0:8)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">display_7seg</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:13))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:14))</span> <span class="pre">(subsignal</span> <span class="pre">c</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:15))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:16))</span> <span class="pre">(subsignal</span> <span class="pre">e</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:17))</span> <span class="pre">(subsignal</span> <span class="pre">f</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:18))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:19))</span> <span class="pre">(subsignal</span> <span class="pre">dp</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">gpio_0:20))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">display_7seg_ctrl</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">gpio_0:9</span> <span class="pre">gpio_0:10</span> <span class="pre">gpio_0:11</span> <span class="pre">gpio_0:12))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL')),</span> <span class="pre">(resource</span> <span class="pre">audio</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">l</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">gpio_0:30))</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">gpio_0:29))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVTTL'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.baseboard_no_sram" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.mercury.MercuryPlatform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.mercury.MercuryPlatform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.microzed_z010"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z010.MicroZedZ010Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.microzed_z010.</span></span><span class="sig-name descname"><span class="pre">MicroZedZ010Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7z010'</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clg400'</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">JX1</span> <span class="pre">0</span> <span class="pre">1=&gt;F9</span> <span class="pre">2=&gt;J6</span> <span class="pre">3=&gt;F6</span> <span class="pre">4=&gt;G6</span> <span class="pre">8=&gt;R11</span> <span class="pre">9=&gt;R19</span> <span class="pre">10=&gt;T19</span> <span class="pre">11=&gt;T11</span> <span class="pre">12=&gt;T12</span> <span class="pre">13=&gt;T10</span> <span class="pre">14=&gt;U12</span> <span class="pre">17=&gt;U13</span> <span class="pre">18=&gt;V12</span> <span class="pre">19=&gt;V13</span> <span class="pre">20=&gt;W13</span> <span class="pre">23=&gt;T14</span> <span class="pre">24=&gt;P14</span> <span class="pre">25=&gt;T15</span> <span class="pre">26=&gt;R14</span> <span class="pre">29=&gt;Y16</span> <span class="pre">30=&gt;Y17</span> <span class="pre">31=&gt;W14</span> <span class="pre">32=&gt;Y14</span> <span class="pre">35=&gt;T16</span> <span class="pre">36=&gt;V15</span> <span class="pre">37=&gt;U17</span> <span class="pre">38=&gt;W15</span> <span class="pre">41=&gt;U14</span> <span class="pre">42=&gt;U18</span> <span class="pre">43=&gt;U15</span> <span class="pre">44=&gt;U19</span> <span class="pre">47=&gt;N18</span> <span class="pre">48=&gt;N20</span> <span class="pre">49=&gt;P19</span> <span class="pre">50=&gt;P20</span> <span class="pre">53=&gt;T20</span> <span class="pre">54=&gt;V20</span> <span class="pre">55=&gt;U20</span> <span class="pre">56=&gt;W20</span> <span class="pre">61=&gt;Y18</span> <span class="pre">62=&gt;V16</span> <span class="pre">63=&gt;Y19</span> <span class="pre">64=&gt;W16</span> <span class="pre">67=&gt;R16</span> <span class="pre">68=&gt;T17</span> <span class="pre">69=&gt;R17</span> <span class="pre">70=&gt;R18</span> <span class="pre">73=&gt;V17</span> <span class="pre">74=&gt;W18</span> <span class="pre">75=&gt;V18</span> <span class="pre">76=&gt;W19</span> <span class="pre">81=&gt;N17</span> <span class="pre">82=&gt;P15</span> <span class="pre">83=&gt;P18</span> <span class="pre">84=&gt;P16</span> <span class="pre">97=&gt;K9</span> <span class="pre">98=&gt;M9</span> <span class="pre">99=&gt;L10</span> <span class="pre">100=&gt;M10),</span> <span class="pre">(connector</span> <span class="pre">JX2</span> <span class="pre">0</span> <span class="pre">1=&gt;E8</span> <span class="pre">2=&gt;E9</span> <span class="pre">3=&gt;C6</span> <span class="pre">4=&gt;D9</span> <span class="pre">5=&gt;E6</span> <span class="pre">6=&gt;B5</span> <span class="pre">7=&gt;C5</span> <span class="pre">8=&gt;C8</span> <span class="pre">9=&gt;R10</span> <span class="pre">11=&gt;C7</span> <span class="pre">13=&gt;G14</span> <span class="pre">14=&gt;J15</span> <span class="pre">17=&gt;C20</span> <span class="pre">18=&gt;B19</span> <span class="pre">19=&gt;B20</span> <span class="pre">20=&gt;A20</span> <span class="pre">23=&gt;E17</span> <span class="pre">24=&gt;D19</span> <span class="pre">25=&gt;D18</span> <span class="pre">26=&gt;D20</span> <span class="pre">29=&gt;E18</span> <span class="pre">30=&gt;F16</span> <span class="pre">31=&gt;E19</span> <span class="pre">32=&gt;F17</span> <span class="pre">35=&gt;L19</span> <span class="pre">36=&gt;M19</span> <span class="pre">37=&gt;L20</span> <span class="pre">38=&gt;M20</span> <span class="pre">41=&gt;M17</span> <span class="pre">42=&gt;K19</span> <span class="pre">43=&gt;M18</span> <span class="pre">44=&gt;J19</span> <span class="pre">47=&gt;L16</span> <span class="pre">48=&gt;K17</span> <span class="pre">49=&gt;L17</span> <span class="pre">50=&gt;K18</span> <span class="pre">53=&gt;H16</span> <span class="pre">54=&gt;J18</span> <span class="pre">55=&gt;H17</span> <span class="pre">56=&gt;H18</span> <span class="pre">61=&gt;G17</span> <span class="pre">62=&gt;F19</span> <span class="pre">63=&gt;G18</span> <span class="pre">64=&gt;F20</span> <span class="pre">67=&gt;G19</span> <span class="pre">68=&gt;J20</span> <span class="pre">69=&gt;G20</span> <span class="pre">70=&gt;H20</span> <span class="pre">73=&gt;K14</span> <span class="pre">74=&gt;H15</span> <span class="pre">75=&gt;J14</span> <span class="pre">76=&gt;G15</span> <span class="pre">81=&gt;N15</span> <span class="pre">82=&gt;L14</span> <span class="pre">83=&gt;N16</span> <span class="pre">84=&gt;L15</span> <span class="pre">87=&gt;M14</span> <span class="pre">88=&gt;K16</span> <span class="pre">89=&gt;M15</span> <span class="pre">90=&gt;J16)]</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z010.MicroZedZ010Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.microzed_z020"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z020.MicroZedZ020Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.microzed_z020.</span></span><span class="sig-name descname"><span class="pre">MicroZedZ020Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7z020'</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clg400'</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">JX1</span> <span class="pre">0</span> <span class="pre">1=&gt;F9</span> <span class="pre">2=&gt;J6</span> <span class="pre">3=&gt;F6</span> <span class="pre">4=&gt;G6</span> <span class="pre">8=&gt;R11</span> <span class="pre">9=&gt;R19</span> <span class="pre">10=&gt;T19</span> <span class="pre">11=&gt;T11</span> <span class="pre">12=&gt;T12</span> <span class="pre">13=&gt;T10</span> <span class="pre">14=&gt;U12</span> <span class="pre">17=&gt;U13</span> <span class="pre">18=&gt;V12</span> <span class="pre">19=&gt;V13</span> <span class="pre">20=&gt;W13</span> <span class="pre">23=&gt;T14</span> <span class="pre">24=&gt;P14</span> <span class="pre">25=&gt;T15</span> <span class="pre">26=&gt;R14</span> <span class="pre">29=&gt;Y16</span> <span class="pre">30=&gt;Y17</span> <span class="pre">31=&gt;W14</span> <span class="pre">32=&gt;Y14</span> <span class="pre">35=&gt;T16</span> <span class="pre">36=&gt;V15</span> <span class="pre">37=&gt;U17</span> <span class="pre">38=&gt;W15</span> <span class="pre">41=&gt;U14</span> <span class="pre">42=&gt;U18</span> <span class="pre">43=&gt;U15</span> <span class="pre">44=&gt;U19</span> <span class="pre">47=&gt;N18</span> <span class="pre">48=&gt;N20</span> <span class="pre">49=&gt;P19</span> <span class="pre">50=&gt;P20</span> <span class="pre">53=&gt;T20</span> <span class="pre">54=&gt;V20</span> <span class="pre">55=&gt;U20</span> <span class="pre">56=&gt;W20</span> <span class="pre">61=&gt;Y18</span> <span class="pre">62=&gt;V16</span> <span class="pre">63=&gt;Y19</span> <span class="pre">64=&gt;W16</span> <span class="pre">67=&gt;R16</span> <span class="pre">68=&gt;T17</span> <span class="pre">69=&gt;R17</span> <span class="pre">70=&gt;R18</span> <span class="pre">73=&gt;V17</span> <span class="pre">74=&gt;W18</span> <span class="pre">75=&gt;V18</span> <span class="pre">76=&gt;W19</span> <span class="pre">81=&gt;N17</span> <span class="pre">82=&gt;P15</span> <span class="pre">83=&gt;P18</span> <span class="pre">84=&gt;P16</span> <span class="pre">87=&gt;U7</span> <span class="pre">88=&gt;T9</span> <span class="pre">89=&gt;V7</span> <span class="pre">90=&gt;U10</span> <span class="pre">91=&gt;V8</span> <span class="pre">92=&gt;T5</span> <span class="pre">93=&gt;W8</span> <span class="pre">94=&gt;U5</span> <span class="pre">97=&gt;K9</span> <span class="pre">98=&gt;M9</span> <span class="pre">99=&gt;L10</span> <span class="pre">100=&gt;M10),</span> <span class="pre">(connector</span> <span class="pre">JX2</span> <span class="pre">0</span> <span class="pre">1=&gt;E8</span> <span class="pre">2=&gt;E9</span> <span class="pre">3=&gt;C6</span> <span class="pre">4=&gt;D9</span> <span class="pre">5=&gt;E6</span> <span class="pre">6=&gt;B5</span> <span class="pre">7=&gt;C5</span> <span class="pre">8=&gt;C8</span> <span class="pre">9=&gt;R10</span> <span class="pre">11=&gt;C7</span> <span class="pre">13=&gt;G14</span> <span class="pre">14=&gt;J15</span> <span class="pre">17=&gt;C20</span> <span class="pre">18=&gt;B19</span> <span class="pre">19=&gt;B20</span> <span class="pre">20=&gt;A20</span> <span class="pre">23=&gt;E17</span> <span class="pre">24=&gt;D19</span> <span class="pre">25=&gt;D18</span> <span class="pre">26=&gt;D20</span> <span class="pre">29=&gt;E18</span> <span class="pre">30=&gt;F16</span> <span class="pre">31=&gt;E19</span> <span class="pre">32=&gt;F17</span> <span class="pre">35=&gt;L19</span> <span class="pre">36=&gt;M19</span> <span class="pre">37=&gt;L20</span> <span class="pre">38=&gt;M20</span> <span class="pre">41=&gt;M17</span> <span class="pre">42=&gt;K19</span> <span class="pre">43=&gt;M18</span> <span class="pre">44=&gt;J19</span> <span class="pre">47=&gt;L16</span> <span class="pre">48=&gt;K17</span> <span class="pre">49=&gt;L17</span> <span class="pre">50=&gt;K18</span> <span class="pre">53=&gt;H16</span> <span class="pre">54=&gt;J18</span> <span class="pre">55=&gt;H17</span> <span class="pre">56=&gt;H18</span> <span class="pre">61=&gt;G17</span> <span class="pre">62=&gt;F19</span> <span class="pre">63=&gt;G18</span> <span class="pre">64=&gt;F20</span> <span class="pre">67=&gt;G19</span> <span class="pre">68=&gt;J20</span> <span class="pre">69=&gt;G20</span> <span class="pre">70=&gt;H20</span> <span class="pre">73=&gt;K14</span> <span class="pre">74=&gt;H15</span> <span class="pre">75=&gt;J14</span> <span class="pre">76=&gt;G15</span> <span class="pre">81=&gt;N15</span> <span class="pre">82=&gt;L14</span> <span class="pre">83=&gt;N16</span> <span class="pre">84=&gt;L15</span> <span class="pre">87=&gt;M14</span> <span class="pre">88=&gt;K16</span> <span class="pre">89=&gt;M15</span> <span class="pre">90=&gt;J16</span> <span class="pre">93=&gt;Y12</span> <span class="pre">94=&gt;V11</span> <span class="pre">95=&gt;Y13</span> <span class="pre">96=&gt;V10</span> <span class="pre">97=&gt;V6</span> <span class="pre">99=&gt;W6</span> <span class="pre">100=&gt;V5)]</span></em><a class="headerlink" href="#torii_boards.xilinx.microzed_z020.MicroZedZ020Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.nexys4ddr"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.nexys4ddr.</span></span><span class="sig-name descname"><span class="pre">Nexys4DDRPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7a100t'</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'csg324'</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk100'</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.default_rst">
<span class="sig-name descname"><span class="pre">default_rst</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'rst'</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.default_rst" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk100</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">E3)</span> <span class="pre">(clock</span> <span class="pre">100000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">rst</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">C12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">J15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">L16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">U18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">10</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">R16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">11</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">12</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">H6)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">13</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">U12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">14</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">U11)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">15</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">V10)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">8</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T8)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">switch</span> <span class="pre">9</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">U8)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">H17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">8</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">9</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">T15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">10</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">U14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">11</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">T16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">12</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V15)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">13</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V14)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">14</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">15</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">V11)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">rgb_led</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N15))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M16))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R12))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">rgb_led</span> <span class="pre">1</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">N16))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R11))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">G14))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">display_7seg</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">T10))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">R10))</span> <span class="pre">(subsignal</span> <span class="pre">c</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">K16))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">K13))</span> <span class="pre">(subsignal</span> <span class="pre">e</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P15))</span> <span class="pre">(subsignal</span> <span class="pre">f</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">T11))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L18))</span> <span class="pre">(subsignal</span> <span class="pre">dp</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">H15))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">display_7seg_an</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">J17</span> <span class="pre">J18</span> <span class="pre">T9</span> <span class="pre">J14</span> <span class="pre">P14</span> <span class="pre">T14</span> <span class="pre">K2</span> <span class="pre">U13)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button_reset</span> <span class="pre">0</span> <span class="pre">(pins-n</span> <span class="pre">i</span> <span class="pre">C12)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button_center</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">N17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button_up</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button_left</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button_right</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">M17)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button_down</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">vga</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">r</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">A3</span> <span class="pre">B4</span> <span class="pre">C5</span> <span class="pre">A4))</span> <span class="pre">(subsignal</span> <span class="pre">g</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C6</span> <span class="pre">A5</span> <span class="pre">B6</span> <span class="pre">A6))</span> <span class="pre">(subsignal</span> <span class="pre">b</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B7</span> <span class="pre">C7</span> <span class="pre">D7</span> <span class="pre">D8))</span> <span class="pre">(subsignal</span> <span class="pre">hs</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B11))</span> <span class="pre">(subsignal</span> <span class="pre">vs</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B12))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_1bit</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">A1))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B1))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C1))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C2))</span> <span class="pre">(subsignal</span> <span class="pre">ecd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_4bit</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">A1))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B1))</span> <span class="pre">(subsignal</span> <span class="pre">cmd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C1))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C2</span> <span class="pre">E1</span> <span class="pre">F1</span> <span class="pre">D2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_spi</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cd</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">A1))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">io</span> <span class="pre">D2))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B1))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C1))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sd_card_reset</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E2)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">accelerometer</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">D15))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F15))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F14))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">E15))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">B13</span> <span class="pre">C16)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='TRUE'))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">temp_sensor</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">scl</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C14))</span> <span class="pre">(subsignal</span> <span class="pre">sda</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C15))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">D13)</span> <span class="pre">(attrs</span> <span class="pre">PULLUP='TRUE'))</span> <span class="pre">(subsignal</span> <span class="pre">ct</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">B14)</span> <span class="pre">(attrs</span> <span class="pre">PULLUP='TRUE'))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">microphone</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">J5))</span> <span class="pre">(subsignal</span> <span class="pre">data</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">H5))</span> <span class="pre">(subsignal</span> <span class="pre">lr_sel</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">F5))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">audio</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">pwm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">A11))</span> <span class="pre">(subsignal</span> <span class="pre">sd</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">D12))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">uart</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">rx</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">C4))</span> <span class="pre">(subsignal</span> <span class="pre">tx</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D4))</span> <span class="pre">(subsignal</span> <span class="pre">rts</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">E5))</span> <span class="pre">(subsignal</span> <span class="pre">cts</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D3))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ps2</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">F4))</span> <span class="pre">(subsignal</span> <span class="pre">dat</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">B2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='TRUE')),</span> <span class="pre">(resource</span> <span class="pre">eth</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">mdio</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">A9))</span> <span class="pre">(subsignal</span> <span class="pre">mdc</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">C9))</span> <span class="pre">(subsignal</span> <span class="pre">reset</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B3))</span> <span class="pre">(subsignal</span> <span class="pre">rxd</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C11</span> <span class="pre">D10))</span> <span class="pre">(subsignal</span> <span class="pre">rxerr</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">C10))</span> <span class="pre">(subsignal</span> <span class="pre">txd</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">A10</span> <span class="pre">A8))</span> <span class="pre">(subsignal</span> <span class="pre">txen</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">B9))</span> <span class="pre">(subsignal</span> <span class="pre">crs_dv</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">D9))</span> <span class="pre">(subsignal</span> <span class="pre">int</span> <span class="pre">(pins-n</span> <span class="pre">io</span> <span class="pre">B8))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">D5)</span> <span class="pre">(clock</span> <span class="pre">50000000.0))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_1x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L13))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E9))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K17))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K18))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L14))</span> <span class="pre">(subsignal</span> <span class="pre">hold</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">M14))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_2x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L13))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E9))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">K17</span> <span class="pre">K18))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_4x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L13))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E9))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">K17</span> <span class="pre">K18</span> <span class="pre">L14</span> <span class="pre">M14))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">ddr2</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M4</span> <span class="pre">P4</span> <span class="pre">M6</span> <span class="pre">T1</span> <span class="pre">L3</span> <span class="pre">P5</span> <span class="pre">M2</span> <span class="pre">N1</span> <span class="pre">L4</span> <span class="pre">N5</span> <span class="pre">R2</span> <span class="pre">K5</span> <span class="pre">N6</span> <span class="pre">K3))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">R7</span> <span class="pre">V6</span> <span class="pre">R8</span> <span class="pre">U7</span> <span class="pre">V7</span> <span class="pre">R6</span> <span class="pre">U6</span> <span class="pre">R5</span> <span class="pre">T5</span> <span class="pre">U3</span> <span class="pre">V5</span> <span class="pre">U4</span> <span class="pre">V4</span> <span class="pre">T4</span> <span class="pre">V1</span> <span class="pre">T3)</span> <span class="pre">(attrs</span> <span class="pre">IN_TERM='UNTUNED_SPLIT_50'))</span> <span class="pre">(subsignal</span> <span class="pre">ba</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P2</span> <span class="pre">P3</span> <span class="pre">R1))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">L6)</span> <span class="pre">(n</span> <span class="pre">L5))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='DIFF_SSTL18_I'))</span> <span class="pre">(subsignal</span> <span class="pre">clk_en</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">M1))</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">K6))</span> <span class="pre">(subsignal</span> <span class="pre">we</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">N2))</span> <span class="pre">(subsignal</span> <span class="pre">ras</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">N4))</span> <span class="pre">(subsignal</span> <span class="pre">cas</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L1))</span> <span class="pre">(subsignal</span> <span class="pre">dqs</span> <span class="pre">(diffpairs</span> <span class="pre">o</span> <span class="pre">(p</span> <span class="pre">U9</span> <span class="pre">U2)</span> <span class="pre">(n</span> <span class="pre">V9</span> <span class="pre">V2))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='DIFF_SSTL18_I'))</span> <span class="pre">(subsignal</span> <span class="pre">dm</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">T6</span> <span class="pre">U1))</span> <span class="pre">(subsignal</span> <span class="pre">odt</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">R5))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='SSTL18_I'</span> <span class="pre">SLEW='FAST'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">pmod</span> <span class="pre">0</span> <span class="pre">1=&gt;C17</span> <span class="pre">2=&gt;D18</span> <span class="pre">3=&gt;E18</span> <span class="pre">4=&gt;G17</span> <span class="pre">7=&gt;D17</span> <span class="pre">8=&gt;E17</span> <span class="pre">9=&gt;F18</span> <span class="pre">10=&gt;G18),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">1</span> <span class="pre">1=&gt;D14</span> <span class="pre">2=&gt;F16</span> <span class="pre">3=&gt;G16</span> <span class="pre">4=&gt;H14</span> <span class="pre">7=&gt;E16</span> <span class="pre">8=&gt;F13</span> <span class="pre">9=&gt;G13</span> <span class="pre">10=&gt;H16),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">2</span> <span class="pre">1=&gt;K1</span> <span class="pre">2=&gt;F6</span> <span class="pre">3=&gt;J2</span> <span class="pre">4=&gt;G6</span> <span class="pre">7=&gt;E7</span> <span class="pre">8=&gt;J3</span> <span class="pre">9=&gt;J4</span> <span class="pre">10=&gt;E6),</span> <span class="pre">(connector</span> <span class="pre">pmod</span> <span class="pre">3</span> <span class="pre">1=&gt;H4</span> <span class="pre">2=&gt;H1</span> <span class="pre">3=&gt;G1</span> <span class="pre">4=&gt;G3</span> <span class="pre">7=&gt;H2</span> <span class="pre">8=&gt;G4</span> <span class="pre">9=&gt;G2</span> <span class="pre">10=&gt;F3)]</span></em><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.toolchain_prepare">
<span class="sig-name descname"><span class="pre">toolchain_prepare</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">fragment</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">Fragment</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em>, <em class="sig-param"><span class="o"><span class="pre">**</span></span><span class="n"><span class="pre">kwargs</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">BuildPlan</span></span></span><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.toolchain_prepare" title="Permalink to this definition"></a></dt>
<dd><p>Convert the <code class="docutils literal notranslate"><span class="pre">fragment</span></code> and constraints recorded in this <code class="xref py py-class docutils literal notranslate"><span class="pre">Platform</span></code> into
a <code class="xref py py-class docutils literal notranslate"><span class="pre">BuildPlan</span></code>.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.toolchain_program">
<span class="sig-name descname"><span class="pre">toolchain_program</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">products</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">BuildProducts</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">name</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/stdtypes.html#str" title="(in Python v3.11)"><span class="pre">str</span></a></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><a class="reference external" href="https://docs.python.org/3/library/constants.html#None" title="(in Python v3.11)"><span class="pre">None</span></a></span></span><a class="headerlink" href="#torii_boards.xilinx.nexys4ddr.Nexys4DDRPlatform.toolchain_program" title="Permalink to this definition"></a></dt>
<dd><p>Extract bitstream for fragment <code class="docutils literal notranslate"><span class="pre">name</span></code> from <code class="docutils literal notranslate"><span class="pre">products</span></code> and download it to a target.</p>
</dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.numato_mimas"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.numato_mimas.</span></span><span class="sig-name descname"><span class="pre">NumatoMimasPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc6slx9'</span></em><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'tqg144'</span></em><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2'</span></em><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk100'</span></em><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk100</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P126)</span> <span class="pre">(clock</span> <span class="pre">100000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P119)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P118)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P117)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P116)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">4</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P115)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">5</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P114)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">6</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P112)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">7</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P111)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P124)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='TRUE')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">1</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P123)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='TRUE')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">2</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P121)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='TRUE')),</span> <span class="pre">(resource</span> <span class="pre">button</span> <span class="pre">3</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P120)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'</span> <span class="pre">PULLUP='TRUE')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_1x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P38))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P70))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P64))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">65))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_2x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P38))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P70))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P64</span> <span class="pre">65))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">p</span> <span class="pre">1</span> <span class="pre">3=&gt;P35</span> <span class="pre">4=&gt;P34</span> <span class="pre">5=&gt;P33</span> <span class="pre">6=&gt;P32</span> <span class="pre">7=&gt;P30</span> <span class="pre">8=&gt;P29</span> <span class="pre">9=&gt;P27</span> <span class="pre">10=&gt;P26</span> <span class="pre">11=&gt;P24</span> <span class="pre">12=&gt;P23</span> <span class="pre">13=&gt;P22</span> <span class="pre">14=&gt;P21</span> <span class="pre">15=&gt;P17</span> <span class="pre">16=&gt;P16</span> <span class="pre">17=&gt;P15</span> <span class="pre">18=&gt;P14</span> <span class="pre">19=&gt;P12</span> <span class="pre">20=&gt;P11</span> <span class="pre">21=&gt;P10</span> <span class="pre">22=&gt;P9</span> <span class="pre">23=&gt;P8</span> <span class="pre">24=&gt;P7</span> <span class="pre">25=&gt;P6</span> <span class="pre">26=&gt;P5</span> <span class="pre">27=&gt;P2</span> <span class="pre">28=&gt;P1</span> <span class="pre">29=&gt;P142</span> <span class="pre">30=&gt;P141</span> <span class="pre">31=&gt;P140</span> <span class="pre">32=&gt;P139</span> <span class="pre">33=&gt;P138</span> <span class="pre">34=&gt;P137</span> <span class="pre">35=&gt;P134</span> <span class="pre">36=&gt;P133</span> <span class="pre">37=&gt;P132</span> <span class="pre">38=&gt;P131),</span> <span class="pre">(connector</span> <span class="pre">p</span> <span class="pre">2</span> <span class="pre">3=&gt;P43</span> <span class="pre">4=&gt;P44</span> <span class="pre">5=&gt;P45</span> <span class="pre">6=&gt;P46</span> <span class="pre">7=&gt;P47</span> <span class="pre">8=&gt;P48</span> <span class="pre">9=&gt;P50</span> <span class="pre">10=&gt;P51</span> <span class="pre">11=&gt;P55</span> <span class="pre">12=&gt;P56</span> <span class="pre">13=&gt;P74</span> <span class="pre">14=&gt;P75</span> <span class="pre">15=&gt;P78</span> <span class="pre">16=&gt;P79</span> <span class="pre">17=&gt;P80</span> <span class="pre">18=&gt;P81</span> <span class="pre">21=&gt;P82</span> <span class="pre">22=&gt;P83</span> <span class="pre">23=&gt;P84</span> <span class="pre">24=&gt;P85</span> <span class="pre">25=&gt;P87</span> <span class="pre">26=&gt;P88</span> <span class="pre">27=&gt;P92</span> <span class="pre">28=&gt;P93</span> <span class="pre">29=&gt;P94</span> <span class="pre">30=&gt;P95</span> <span class="pre">31=&gt;P97</span> <span class="pre">32=&gt;P98</span> <span class="pre">33=&gt;P99</span> <span class="pre">34=&gt;P100</span> <span class="pre">35=&gt;P101</span> <span class="pre">36=&gt;P102</span> <span class="pre">37=&gt;P104</span> <span class="pre">38=&gt;P105)]</span></em><a class="headerlink" href="#torii_boards.xilinx.numato_mimas.NumatoMimasPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.sk_xc6slx9"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.sk_xc6slx9.</span></span><span class="sig-name descname"><span class="pre">SK_XC6SLX9Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc6slx9'</span></em><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'tqg144'</span></em><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2'</span></em><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk50'</span></em><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk50</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">P134)</span> <span class="pre">(clock</span> <span class="pre">50000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_1x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P38))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P70))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P64))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">65))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_2x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P38))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P70))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P64</span> <span class="pre">65))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33')),</span> <span class="pre">(resource</span> <span class="pre">sram</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P97))</span> <span class="pre">(subsignal</span> <span class="pre">oe</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P45))</span> <span class="pre">(subsignal</span> <span class="pre">we</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">P51))</span> <span class="pre">(subsignal</span> <span class="pre">a</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">P39</span> <span class="pre">P40</span> <span class="pre">P41</span> <span class="pre">P43</span> <span class="pre">P44</span> <span class="pre">P55</span> <span class="pre">P56</span> <span class="pre">P57</span> <span class="pre">P58</span> <span class="pre">P59</span> <span class="pre">P82</span> <span class="pre">P81</span> <span class="pre">P80</span> <span class="pre">P79</span> <span class="pre">P78</span> <span class="pre">P66</span> <span class="pre">P62</span> <span class="pre">P61</span> <span class="pre">P60))</span> <span class="pre">(subsignal</span> <span class="pre">d</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">P46</span> <span class="pre">P47</span> <span class="pre">P48</span> <span class="pre">P50</span> <span class="pre">P75</span> <span class="pre">P74</span> <span class="pre">P69</span> <span class="pre">P67))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS33'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">x</span> <span class="pre">7</span> <span class="pre">3=&gt;P34</span> <span class="pre">5=&gt;P33</span> <span class="pre">6=&gt;P32</span> <span class="pre">7=&gt;P30</span> <span class="pre">8=&gt;P29</span> <span class="pre">9=&gt;P27</span> <span class="pre">10=&gt;P26</span> <span class="pre">11=&gt;P24</span> <span class="pre">12=&gt;P23</span> <span class="pre">13=&gt;P22</span> <span class="pre">14=&gt;P21</span> <span class="pre">15=&gt;P17</span> <span class="pre">16=&gt;P16</span> <span class="pre">17=&gt;P15</span> <span class="pre">18=&gt;P14</span> <span class="pre">19=&gt;P12</span> <span class="pre">20=&gt;P11</span> <span class="pre">21=&gt;P10</span> <span class="pre">22=&gt;P9</span> <span class="pre">23=&gt;P8</span> <span class="pre">24=&gt;P7</span> <span class="pre">25=&gt;P6</span> <span class="pre">26=&gt;P5</span> <span class="pre">27=&gt;P2</span> <span class="pre">28=&gt;P1</span> <span class="pre">29=&gt;P143</span> <span class="pre">30=&gt;P144</span> <span class="pre">31=&gt;P141</span> <span class="pre">32=&gt;P142</span> <span class="pre">33=&gt;P139</span> <span class="pre">34=&gt;P140</span> <span class="pre">35=&gt;P137</span> <span class="pre">36=&gt;P138</span> <span class="pre">37=&gt;P132</span> <span class="pre">38=&gt;P133</span> <span class="pre">39=&gt;P127</span> <span class="pre">40=&gt;P131),</span> <span class="pre">(connector</span> <span class="pre">x</span> <span class="pre">9</span> <span class="pre">3=&gt;P93</span> <span class="pre">5=&gt;P92</span> <span class="pre">6=&gt;P88</span> <span class="pre">7=&gt;P87</span> <span class="pre">8=&gt;P85</span> <span class="pre">9=&gt;P84</span> <span class="pre">10=&gt;P83</span> <span class="pre">11=&gt;P74</span> <span class="pre">12=&gt;P75</span> <span class="pre">13=&gt;P78</span> <span class="pre">14=&gt;P79</span> <span class="pre">15=&gt;P81</span> <span class="pre">16=&gt;P80</span> <span class="pre">17=&gt;P69</span> <span class="pre">18=&gt;P82</span> <span class="pre">19=&gt;P66</span> <span class="pre">20=&gt;P67</span> <span class="pre">21=&gt;P61</span> <span class="pre">22=&gt;P62</span> <span class="pre">23=&gt;P59</span> <span class="pre">24=&gt;P60</span> <span class="pre">25=&gt;P58</span> <span class="pre">26=&gt;P57</span> <span class="pre">27=&gt;P55</span> <span class="pre">28=&gt;P56</span> <span class="pre">29=&gt;P50</span> <span class="pre">30=&gt;P51</span> <span class="pre">31=&gt;P47</span> <span class="pre">32=&gt;P48</span> <span class="pre">33=&gt;P44</span> <span class="pre">34=&gt;P46</span> <span class="pre">35=&gt;P45</span> <span class="pre">36=&gt;P43</span> <span class="pre">37=&gt;P40</span> <span class="pre">38=&gt;P41</span> <span class="pre">39=&gt;P35</span> <span class="pre">40=&gt;P39),</span> <span class="pre">(connector</span> <span class="pre">x</span> <span class="pre">8</span> <span class="pre">3=&gt;P126</span> <span class="pre">5=&gt;P123</span> <span class="pre">6=&gt;P124</span> <span class="pre">7=&gt;P120</span> <span class="pre">8=&gt;P121</span> <span class="pre">9=&gt;P118</span> <span class="pre">10=&gt;P119</span> <span class="pre">11=&gt;P116</span> <span class="pre">12=&gt;P117</span> <span class="pre">13=&gt;P114</span> <span class="pre">14=&gt;P115</span> <span class="pre">15=&gt;P111</span> <span class="pre">16=&gt;P112</span> <span class="pre">17=&gt;P104</span> <span class="pre">18=&gt;P105</span> <span class="pre">19=&gt;P101</span> <span class="pre">20=&gt;P102</span> <span class="pre">21=&gt;P99</span> <span class="pre">22=&gt;P100</span> <span class="pre">23=&gt;P97</span> <span class="pre">24=&gt;P98</span> <span class="pre">25=&gt;P94</span> <span class="pre">26=&gt;P95)]</span></em><a class="headerlink" href="#torii_boards.xilinx.sk_xc6slx9.SK_XC6SLX9Platform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.te0714_03_50_2I"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.te0714_03_50_2I.</span></span><span class="sig-name descname"><span class="pre">TE0714_03_50_2IPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7a50t'</span></em><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'csg325'</span></em><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'2'</span></em><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.default_clk">
<span class="sig-name descname"><span class="pre">default_clk</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clk25'</span></em><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.default_clk" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(resource</span> <span class="pre">clk25</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">T14)</span> <span class="pre">(clock</span> <span class="pre">25000000.0)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">led</span> <span class="pre">0</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K18)</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_1x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L15))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E8))</span> <span class="pre">(subsignal</span> <span class="pre">copi</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">K16))</span> <span class="pre">(subsignal</span> <span class="pre">cipo</span> <span class="pre">(pins</span> <span class="pre">i</span> <span class="pre">K17))</span> <span class="pre">(subsignal</span> <span class="pre">wp</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">J15))</span> <span class="pre">(subsignal</span> <span class="pre">hold</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">J16))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_2x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L15))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E8))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">K16</span> <span class="pre">K17))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18')),</span> <span class="pre">(resource</span> <span class="pre">spi_flash_4x</span> <span class="pre">0</span> <span class="pre">(subsignal</span> <span class="pre">cs</span> <span class="pre">(pins-n</span> <span class="pre">o</span> <span class="pre">L15))</span> <span class="pre">(subsignal</span> <span class="pre">clk</span> <span class="pre">(pins</span> <span class="pre">o</span> <span class="pre">E8))</span> <span class="pre">(subsignal</span> <span class="pre">dq</span> <span class="pre">(pins</span> <span class="pre">io</span> <span class="pre">K16</span> <span class="pre">K17</span> <span class="pre">J15</span> <span class="pre">J16))</span> <span class="pre">(attrs</span> <span class="pre">IOSTANDARD='LVCMOS18'))]</span></em><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">JM1</span> <span class="pre">0</span> <span class="pre">1=&gt;G4</span> <span class="pre">2=&gt;D6</span> <span class="pre">3=&gt;G3</span> <span class="pre">4=&gt;D5</span> <span class="pre">7=&gt;C4</span> <span class="pre">8=&gt;B2</span> <span class="pre">9=&gt;C3</span> <span class="pre">10=&gt;B1</span> <span class="pre">13=&gt;A4</span> <span class="pre">14=&gt;D2</span> <span class="pre">15=&gt;A3</span> <span class="pre">16=&gt;D1</span> <span class="pre">19=&gt;E4</span> <span class="pre">20=&gt;F2</span> <span class="pre">21=&gt;E3</span> <span class="pre">22=&gt;F1</span> <span class="pre">25=&gt;K10</span> <span class="pre">26=&gt;H2</span> <span class="pre">27=&gt;L9</span> <span class="pre">28=&gt;H1</span> <span class="pre">31=&gt;J5</span> <span class="pre">32=&gt;L5</span> <span class="pre">33=&gt;J4</span> <span class="pre">34=&gt;M5</span> <span class="pre">35=&gt;K6</span> <span class="pre">36=&gt;M2</span> <span class="pre">37=&gt;K5</span> <span class="pre">38=&gt;M1</span> <span class="pre">39=&gt;K3</span> <span class="pre">40=&gt;K2</span> <span class="pre">41=&gt;L2</span> <span class="pre">42=&gt;K1</span> <span class="pre">43=&gt;L4</span> <span class="pre">44=&gt;N1</span> <span class="pre">45=&gt;L3</span> <span class="pre">46=&gt;P1</span> <span class="pre">49=&gt;M4</span> <span class="pre">50=&gt;M6</span> <span class="pre">51=&gt;N4</span> <span class="pre">52=&gt;N6</span> <span class="pre">53=&gt;N2</span> <span class="pre">54=&gt;R2</span> <span class="pre">55=&gt;N3</span> <span class="pre">56=&gt;R1</span> <span class="pre">57=&gt;P3</span> <span class="pre">58=&gt;R3</span> <span class="pre">59=&gt;P4</span> <span class="pre">60=&gt;T2</span> <span class="pre">61=&gt;L6</span> <span class="pre">62=&gt;U1</span> <span class="pre">63=&gt;T3</span> <span class="pre">64=&gt;U2</span> <span class="pre">65=&gt;T4</span> <span class="pre">67=&gt;R5</span> <span class="pre">68=&gt;V2</span> <span class="pre">69=&gt;T5</span> <span class="pre">70=&gt;V3</span> <span class="pre">71=&gt;P5</span> <span class="pre">72=&gt;U4</span> <span class="pre">73=&gt;P6</span> <span class="pre">74=&gt;V4</span> <span class="pre">75=&gt;T7</span> <span class="pre">76=&gt;U5</span> <span class="pre">77=&gt;R7</span> <span class="pre">78=&gt;U6</span> <span class="pre">79=&gt;V6</span> <span class="pre">80=&gt;V7</span> <span class="pre">81=&gt;U7</span> <span class="pre">82=&gt;V8</span> <span class="pre">85=&gt;V9</span> <span class="pre">86=&gt;T9</span> <span class="pre">87=&gt;U9</span> <span class="pre">88=&gt;T8</span> <span class="pre">89=&gt;V11</span> <span class="pre">90=&gt;F8</span> <span class="pre">91=&gt;U11</span> <span class="pre">92=&gt;R8</span> <span class="pre">93=&gt;V12</span> <span class="pre">95=&gt;V13</span> <span class="pre">96=&gt;F12),</span> <span class="pre">(connector</span> <span class="pre">JM2</span> <span class="pre">0</span> <span class="pre">1=&gt;A12</span> <span class="pre">2=&gt;B9</span> <span class="pre">3=&gt;B12</span> <span class="pre">4=&gt;A9</span> <span class="pre">5=&gt;A13</span> <span class="pre">6=&gt;B10</span> <span class="pre">7=&gt;A14</span> <span class="pre">8=&gt;A10</span> <span class="pre">9=&gt;B14</span> <span class="pre">10=&gt;B11</span> <span class="pre">11=&gt;A15</span> <span class="pre">12=&gt;C11</span> <span class="pre">13=&gt;C14</span> <span class="pre">14=&gt;C8</span> <span class="pre">15=&gt;B15</span> <span class="pre">16=&gt;D8</span> <span class="pre">18=&gt;E11</span> <span class="pre">19=&gt;A17</span> <span class="pre">20=&gt;C9</span> <span class="pre">21=&gt;B16</span> <span class="pre">22=&gt;D9</span> <span class="pre">23=&gt;B17</span> <span class="pre">24=&gt;D11</span> <span class="pre">25=&gt;C16</span> <span class="pre">26=&gt;C12</span> <span class="pre">27=&gt;C18</span> <span class="pre">28=&gt;D13</span> <span class="pre">29=&gt;C17</span> <span class="pre">30=&gt;C13</span> <span class="pre">31=&gt;D18</span> <span class="pre">32=&gt;E13</span> <span class="pre">33=&gt;E17</span> <span class="pre">34=&gt;D14</span> <span class="pre">37=&gt;E18</span> <span class="pre">38=&gt;D15</span> <span class="pre">39=&gt;F17</span> <span class="pre">40=&gt;E15</span> <span class="pre">41=&gt;F18</span> <span class="pre">42=&gt;D16</span> <span class="pre">43=&gt;G17</span> <span class="pre">44=&gt;E16</span> <span class="pre">45=&gt;F15</span> <span class="pre">46=&gt;F14</span> <span class="pre">47=&gt;G15</span> <span class="pre">48=&gt;G14</span> <span class="pre">49=&gt;H17</span> <span class="pre">50=&gt;G16</span> <span class="pre">51=&gt;H18</span> <span class="pre">52=&gt;H16</span> <span class="pre">54=&gt;A16</span> <span class="pre">55=&gt;K17</span> <span class="pre">56=&gt;J14</span> <span class="pre">57=&gt;L18</span> <span class="pre">58=&gt;K15</span> <span class="pre">59=&gt;M17</span> <span class="pre">60=&gt;M14</span> <span class="pre">61=&gt;M16</span> <span class="pre">62=&gt;N14</span> <span class="pre">63=&gt;R18</span> <span class="pre">64=&gt;N16</span> <span class="pre">65=&gt;T18</span> <span class="pre">66=&gt;N17</span> <span class="pre">67=&gt;E8</span> <span class="pre">68=&gt;K16</span> <span class="pre">69=&gt;L15</span> <span class="pre">70=&gt;J16</span> <span class="pre">71=&gt;L17</span> <span class="pre">73=&gt;J15</span> <span class="pre">74=&gt;P16</span> <span class="pre">75=&gt;N18</span> <span class="pre">76=&gt;P15</span> <span class="pre">77=&gt;P18</span> <span class="pre">78=&gt;R17</span> <span class="pre">79=&gt;T17</span> <span class="pre">80=&gt;R16</span> <span class="pre">81=&gt;U17</span> <span class="pre">82=&gt;P14</span> <span class="pre">84=&gt;R15</span> <span class="pre">85=&gt;V17</span> <span class="pre">86=&gt;T15</span> <span class="pre">87=&gt;V16</span> <span class="pre">88=&gt;T14</span> <span class="pre">89=&gt;U16</span> <span class="pre">91=&gt;U15</span> <span class="pre">92=&gt;R13</span> <span class="pre">93=&gt;U14</span> <span class="pre">94=&gt;T13</span> <span class="pre">95=&gt;V14</span> <span class="pre">96=&gt;U12</span> <span class="pre">97=&gt;U10</span> <span class="pre">98=&gt;T12</span> <span class="pre">99=&gt;L14</span> <span class="pre">100=&gt;R12)]</span></em><a class="headerlink" href="#torii_boards.xilinx.te0714_03_50_2I.TE0714_03_50_2IPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.zturn_lite_z007s"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.zturn_lite_z007s.</span></span><span class="sig-name descname"><span class="pre">ZTurnLiteZ007SPlatform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7z007s'</span></em><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.package">
<span class="sig-name descname"><span class="pre">package</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'clg400'</span></em><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.package" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.speed">
<span class="sig-name descname"><span class="pre">speed</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'1'</span></em><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.speed" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.resources">
<span class="sig-name descname"><span class="pre">resources</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.resources" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.connectors">
<span class="sig-name descname"><span class="pre">connectors</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[(connector</span> <span class="pre">expansion</span> <span class="pre">0</span> <span class="pre">3=&gt;B19</span> <span class="pre">4=&gt;E17</span> <span class="pre">5=&gt;A20</span> <span class="pre">6=&gt;D18</span> <span class="pre">9=&gt;E18</span> <span class="pre">10=&gt;D19</span> <span class="pre">11=&gt;E19</span> <span class="pre">12=&gt;D20</span> <span class="pre">13=&gt;G17</span> <span class="pre">14=&gt;F16</span> <span class="pre">15=&gt;G18</span> <span class="pre">16=&gt;F17</span> <span class="pre">21=&gt;J18</span> <span class="pre">22=&gt;J20</span> <span class="pre">23=&gt;H18</span> <span class="pre">24=&gt;H20</span> <span class="pre">25=&gt;C20</span> <span class="pre">26=&gt;K17</span> <span class="pre">27=&gt;B20</span> <span class="pre">28=&gt;K18</span> <span class="pre">31=&gt;G19</span> <span class="pre">32=&gt;K19</span> <span class="pre">33=&gt;G20</span> <span class="pre">34=&gt;J19</span> <span class="pre">35=&gt;F19</span> <span class="pre">36=&gt;H15</span> <span class="pre">37=&gt;F20</span> <span class="pre">38=&gt;G15</span> <span class="pre">41=&gt;L16</span> <span class="pre">42=&gt;K14</span> <span class="pre">43=&gt;L17</span> <span class="pre">44=&gt;J14</span> <span class="pre">45=&gt;L19</span> <span class="pre">46=&gt;H16</span> <span class="pre">47=&gt;L20</span> <span class="pre">48=&gt;H17</span> <span class="pre">51=&gt;K16</span> <span class="pre">52=&gt;L14</span> <span class="pre">53=&gt;J16</span> <span class="pre">54=&gt;L15</span> <span class="pre">55=&gt;M17</span> <span class="pre">56=&gt;M14</span> <span class="pre">57=&gt;M18</span> <span class="pre">58=&gt;M15</span> <span class="pre">61=&gt;N17</span> <span class="pre">62=&gt;P15</span> <span class="pre">63=&gt;P18</span> <span class="pre">64=&gt;P16</span> <span class="pre">65=&gt;M19</span> <span class="pre">66=&gt;N15</span> <span class="pre">67=&gt;M20</span> <span class="pre">68=&gt;N16</span> <span class="pre">71=&gt;N18</span> <span class="pre">73=&gt;P19</span> <span class="pre">74=&gt;R16</span> <span class="pre">75=&gt;N20</span> <span class="pre">76=&gt;R17</span> <span class="pre">77=&gt;P20</span> <span class="pre">78=&gt;T20</span> <span class="pre">80=&gt;U20</span> <span class="pre">83=&gt;T16</span> <span class="pre">84=&gt;V20</span> <span class="pre">85=&gt;U17</span> <span class="pre">86=&gt;W20</span> <span class="pre">87=&gt;U18</span> <span class="pre">88=&gt;T17</span> <span class="pre">89=&gt;U19</span> <span class="pre">90=&gt;R18</span> <span class="pre">93=&gt;W18</span> <span class="pre">94=&gt;V17</span> <span class="pre">95=&gt;W19</span> <span class="pre">96=&gt;V18</span> <span class="pre">97=&gt;U14</span> <span class="pre">98=&gt;V16</span> <span class="pre">99=&gt;U15</span> <span class="pre">100=&gt;W16</span> <span class="pre">103=&gt;V15</span> <span class="pre">104=&gt;Y18</span> <span class="pre">105=&gt;W15</span> <span class="pre">106=&gt;Y19</span> <span class="pre">107=&gt;Y16</span> <span class="pre">108=&gt;W14</span> <span class="pre">109=&gt;Y17</span> <span class="pre">110=&gt;Y14)]</span></em><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z007s.ZTurnLiteZ007SPlatform.connectors" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

<span class="target" id="module-torii_boards.xilinx.zturn_lite_z010"></span><dl class="py class">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z010.ZTurnLiteZ010Platform">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">torii_boards.xilinx.zturn_lite_z010.</span></span><span class="sig-name descname"><span class="pre">ZTurnLiteZ010Platform</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="o"><span class="pre">*</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">toolchain</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Optional" title="(in Python v3.11)"><span class="pre">Optional</span></a><span class="p"><span class="pre">[</span></span><a class="reference external" href="https://docs.python.org/3/library/typing.html#typing.Literal" title="(in Python v3.11)"><span class="pre">Literal</span></a><span class="p"><span class="pre">[</span></span><span class="s"><span class="pre">'Vivado'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'ISE'</span></span><span class="p"><span class="pre">,</span></span><span class="w"> </span><span class="s"><span class="pre">'Symbiflow'</span></span><span class="p"><span class="pre">]</span></span><span class="p"><span class="pre">]</span></span></span><span class="w"> </span><span class="o"><span class="pre">=</span></span><span class="w"> </span><span class="default_value"><span class="pre">None</span></span></em><span class="sig-paren">)</span><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z010.ZTurnLiteZ010Platform" title="Permalink to this definition"></a></dt>
<dd><dl class="py attribute">
<dt class="sig sig-object py" id="torii_boards.xilinx.zturn_lite_z010.ZTurnLiteZ010Platform.device">
<span class="sig-name descname"><span class="pre">device</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">'xc7z010'</span></em><a class="headerlink" href="#torii_boards.xilinx.zturn_lite_z010.ZTurnLiteZ010Platform.device" title="Permalink to this definition"></a></dt>
<dd></dd></dl>

</dd></dl>

</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../quicklogic/index.html" class="btn btn-neutral float-left" title="Quicklogic Boards" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../changelog.html" class="btn btn-neutral float-right" title="Changelog" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2022, Shrine Maiden Heavy Industries.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>