
State Machine - |riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache4|state
Name state.CACHE_WRITE state.MEM_WRITE state.MEM_READ state.IDLE 
state.IDLE 0 0 0 0 
state.MEM_READ 0 0 1 1 
state.MEM_WRITE 0 1 0 1 
state.CACHE_WRITE 1 0 0 1 

State Machine - |riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache3|state
Name state.CACHE_WRITE state.MEM_WRITE state.MEM_READ state.IDLE 
state.IDLE 0 0 0 0 
state.MEM_READ 0 0 1 1 
state.MEM_WRITE 0 1 0 1 
state.CACHE_WRITE 1 0 0 1 

State Machine - |riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache2|state
Name state.CACHE_WRITE state.MEM_WRITE state.MEM_READ state.IDLE 
state.IDLE 0 0 0 0 
state.MEM_READ 0 0 1 1 
state.MEM_WRITE 0 1 0 1 
state.CACHE_WRITE 1 0 0 1 

State Machine - |riscv|cpu:inst|memory_access_unit:mem_access_unit|Cache_controller:myCache_controller|dcache:dcache1|state
Name state.CACHE_WRITE state.MEM_WRITE state.MEM_READ state.IDLE 
state.IDLE 0 0 0 0 
state.MEM_READ 0 0 1 1 
state.MEM_WRITE 0 1 0 1 
state.CACHE_WRITE 1 0 0 1 

State Machine - |riscv|cpu:inst|instruction_fetch_unit:if_unit|icache:myicache|state
Name state.MEM_READ state.CACHE_WRITE state.IDLE 
state.IDLE 0 0 0 
state.MEM_READ 1 0 1 
state.CACHE_WRITE 0 1 1 
