ENOMEM	,	V_19
"sirf,prima2-rstc"	,	L_1
np	,	V_17
IS_ENABLED	,	F_12
rstc_lock	,	V_7
sirfsoc_reset_controller	,	V_20
msleep	,	F_6
device_node	,	V_16
dev_err	,	F_11
mode	,	V_11
mutex_unlock	,	F_7
pdev	,	V_15
dev	,	V_18
u32	,	T_1
reset_controller_dev	,	V_1
of_device_is_compatible	,	F_3
SIRFSOC_RSTBIT_NUM	,	V_5
"unable to map rstc cpu registers\n"	,	L_2
CONFIG_RESET_CONTROLLER	,	V_22
readl	,	F_5
sirfsoc_restart	,	F_8
reboot_mode	,	V_10
SIRFSOC_SYS_RST_BIT	,	V_13
writel	,	F_4
sirfsoc_rstc_init	,	F_14
platform_driver_register	,	F_15
sirfsoc_rstc_base	,	V_9
rcdev	,	V_2
sw_reset_idx	,	V_3
EINVAL	,	V_6
arm_pm_restart	,	V_21
mutex_lock	,	F_2
reset_bit	,	V_4
of_iomap	,	F_10
__init	,	T_2
of_node	,	V_8
cmd	,	V_12
sirfsoc_rstc_probe	,	F_9
sirfsoc_rstc_driver	,	V_23
platform_device	,	V_14
reset_controller_register	,	F_13
sirfsoc_reset_module	,	F_1
