# Single-cycle-MIPS-
A 32-bit single-cycle MIPS processor based on Harvard Architecture Top module is divided into a datapath unit, a control unit interfaced to external memory. The processor was tested using two programs: A Factorial of a number and GCD of two numbers.

![image](https://user-images.githubusercontent.com/70806490/182033738-5a1fbe61-bf14-4e3b-a71f-a683fe7c1487.png)
![image](https://user-images.githubusercontent.com/70806490/182033749-b2ee2e7c-e4c6-4425-a7fd-432321bb2a93.png)
