14:09:43 INFO  : Registering command handlers for SDK TCF services
14:09:44 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\temp_xsdb_launch_script.tcl
14:09:48 INFO  : XSCT server has started successfully.
14:09:51 INFO  : Successfully done setting XSCT server connection channel  
14:09:51 INFO  : Successfully done setting SDK workspace  
14:09:51 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper.hdf.
14:15:55 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:16:20 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:20:08 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
14:20:09 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:20:20 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
14:20:20 INFO  : 'jtag frequency' command is executed.
14:20:20 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:20:21 INFO  : Context for 'APU' is selected.
14:20:23 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:23 INFO  : Context for 'APU' is selected.
14:20:25 INFO  : 'stop' command is executed.
14:21:11 INFO  : 'ps7_init' command is executed.
14:21:12 INFO  : 'ps7_post_config' command is executed.
14:21:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:21:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:15 INFO  : The application 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:21:16 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:16 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
dow C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:21:18 INFO  : 'con' command is executed.
14:21:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
con
----------------End of Script----------------

14:21:18 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:34:23 INFO  : Disconnected from the channel tcfchan#2.
14:34:25 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
14:34:26 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:34:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
14:34:29 INFO  : 'jtag frequency' command is executed.
14:34:29 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:34:30 INFO  : Context for 'APU' is selected.
14:34:33 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:34:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:33 INFO  : Context for 'APU' is selected.
14:34:35 INFO  : 'stop' command is executed.
14:35:21 INFO  : 'ps7_init' command is executed.
14:35:23 INFO  : 'ps7_post_config' command is executed.
14:35:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:26 INFO  : The application 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:26 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:26 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
dow C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:28 INFO  : 'con' command is executed.
14:35:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
con
----------------End of Script----------------

14:35:28 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_local.tcl'
14:36:24 INFO  : Disconnected from the channel tcfchan#3.
14:36:25 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
14:36:27 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:36:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
14:36:29 INFO  : 'jtag frequency' command is executed.
14:36:29 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:36:34 INFO  : Context for 'APU' is selected.
14:36:36 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:36:36 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:37 INFO  : Context for 'APU' is selected.
14:36:39 INFO  : 'stop' command is executed.
14:37:28 INFO  : 'ps7_init' command is executed.
14:37:30 INFO  : 'ps7_post_config' command is executed.
14:37:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:37:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:36 INFO  : The application 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:37:36 INFO  : 'configparams force-mem-access 0' command is executed.
14:37:36 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
dow C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:37:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:37:38 INFO  : 'con' command is executed.
14:37:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
con
----------------End of Script----------------

14:37:38 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_hello.elf_on_lse.tcl'
14:39:51 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:40:21 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
14:40:28 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
14:40:28 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:40:29 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
14:40:30 INFO  : 'jtag frequency' command is executed.
14:40:30 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:40:30 INFO  : Context for 'APU' is selected.
14:40:30 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:33 INFO  : Context for 'APU' is selected.
14:41:15 INFO  : 'stop' command is executed.
14:42:04 INFO  : 'ps7_init' command is executed.
14:42:09 INFO  : 'ps7_post_config' command is executed.
14:42:10 INFO  : 'configparams force-mem-access 0' command is executed.
14:42:10 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

14:42:11 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_lse_test_notapplicationdownload.tcl'
14:43:13 INFO  : Disconnected from the channel tcfchan#4.
14:43:15 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
14:43:16 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
14:43:21 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
14:43:21 INFO  : 'jtag frequency' command is executed.
14:43:21 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:43:23 INFO  : Context for 'APU' is selected.
14:43:25 INFO  : Hardware design information is loaded from 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf'.
14:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
14:43:25 INFO  : Context for 'APU' is selected.
14:43:25 INFO  : 'stop' command is executed.
14:44:12 INFO  : 'ps7_init' command is executed.
14:44:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:44:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:15 INFO  : The application 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
14:44:15 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
dow C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

14:44:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:44:17 INFO  : 'con' command is executed.
14:44:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
con
----------------End of Script----------------

14:44:17 INFO  : Launch script is exported to file 'C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_on_lse_test_notapplicationdownload.tcl'
14:45:04 WARN  : channel "tcfchan#4" closed
14:45:05 INFO  : Disconnected from the channel tcfchan#5.
19:48:19 INFO  : Registering command handlers for SDK TCF services
19:48:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\chris\Documents\FPGA\lab1\lab1.sdk\temp_xsdb_launch_script.tcl
19:48:24 INFO  : XSCT server has started successfully.
19:48:24 INFO  : Successfully done setting XSCT server connection channel  
19:48:27 INFO  : Successfully done setting SDK workspace  
19:48:27 INFO  : Processing command line option -hwspec C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper.hdf.
19:48:27 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
19:49:53 INFO  : Connected to target on host 'lseserver.ddns.net' and port '3121'.
19:50:50 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
19:50:51 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:50:51 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
19:50:51 INFO  : 'jtag frequency' command is executed.
19:50:51 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:50:56 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"". available targets:
  1  DAP (AHB AP transaction error, DAP status 0x30000021)
  2  xc7z010
     3  Legacy Debug Hub
  4  DAP (APB AP transaction error, DAP status 0x30000021)
  5  xc7z010
     6  Legacy Debug Hub
19:50:56 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
----------------End of Script----------------

19:51:57 INFO  : Connected through redirection to target on host 'lseserver.ddns.net' and port '3121'.
19:51:58 WARN  : SDK version '2018.1' doesn't match hw_server version '2023.2'. Some debug features may not work.
19:51:58 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
19:51:58 INFO  : 'jtag frequency' command is executed.
19:51:58 INFO  : Sourcing of 'C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:52:01 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"". available targets:
  1  DAP (AHB AP transaction error, DAP status 0x30000021)
  2  xc7z010
     3  Legacy Debug Hub
  4  DAP (APB AP transaction error, DAP status 0x30000021)
  5  xc7z010
     6  Legacy Debug Hub
19:52:01 INFO  : ----------------XSDB Script----------------
connect -path [list tcp::1534 tcp:lseserver.ddns.net:3121]
source C:/Users/chris/Documents/FPGA/lab1/lab1.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
----------------End of Script----------------

