Analysis & Synthesis report for top
Tue Jan 17 14:42:58 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |top|uart:i_uart|state
 10. State Machine - |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 18. Source assignments for adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 19. Source assignments for adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 20. Source assignments for adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Parameter Settings for User Entity Instance: Top-level Entity: |top
 23. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 24. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal
 25. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 26. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 27. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 28. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 29. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 30. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 31. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 32. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal
 33. Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl
 34. Parameter Settings for User Entity Instance: adc:adc0|altera_reset_controller:rst_controller
 35. Parameter Settings for User Entity Instance: adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 36. Parameter Settings for User Entity Instance: adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 37. Parameter Settings for User Entity Instance: uart:i_uart
 38. altpll Parameter Settings by Entity Instance
 39. scfifo Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 41. Port Connectivity Checks: "adc:adc0|altera_reset_controller:rst_controller"
 42. Port Connectivity Checks: "adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal"
 43. Port Connectivity Checks: "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 44. Port Connectivity Checks: "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal"
 45. Port Connectivity Checks: "adc:adc0"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 17 14:42:58 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 2,643                                       ;
;     Total combinational functions  ; 1,953                                       ;
;     Dedicated logic registers      ; 1,297                                       ;
; Total registers                    ; 1297                                        ;
; Total pins                         ; 29                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M08SAM153I7G     ;                    ;
; Top-level entity name                                                      ; top                ; top                ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+-------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                         ; Library ;
+-------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+
; rtl/uart.v                                                        ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/rtl/uart.v                                                        ;         ;
; rtl/pwm.v                                                         ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/rtl/pwm.v                                                         ;         ;
; rtl/master_i2c.v                                                  ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/rtl/master_i2c.v                                                  ;         ;
; rtl/top.v                                                         ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/rtl/top.v                                                         ;         ;
; adc/synthesis/adc.v                                               ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/adc.v                                               ; adc     ;
; adc/synthesis/submodules/altera_reset_controller.v                ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_reset_controller.v                ; adc     ;
; adc/synthesis/submodules/altera_reset_synchronizer.v              ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_reset_synchronizer.v              ; adc     ;
; adc/synthesis/submodules/adc_adc.v                                ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/adc_adc.v                                ; adc     ;
; adc/synthesis/submodules/altera_modular_adc_sequencer.v           ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer.v           ; adc     ;
; adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v       ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v       ; adc     ;
; adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v      ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v      ; adc     ;
; adc/synthesis/submodules/altera_modular_adc_control.v             ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control.v             ; adc     ;
; adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v   ; adc     ;
; adc/synthesis/submodules/altera_modular_adc_control_fsm.v         ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v         ; adc     ;
; adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v          ; adc     ;
; adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; adc     ;
; adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; User Verilog HDL File        ; C:/AERO/AERO1_FPGA/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; adc     ;
; ip/pll/pll.v                                                      ; yes             ; User Wizard-Generated File   ; C:/AERO/AERO1_FPGA/ip/pll/pll.v                                                      ;         ;
; altpll.tdf                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                    ;         ;
; aglobal161.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                ;         ;
; stratix_pll.inc                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc               ;         ;
; stratixii_pll.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc             ;         ;
; cycloneii_pll.inc                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc             ;         ;
; db/pll_altpll.v                                                   ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/pll_altpll.v                                                   ;         ;
; altera_std_synchronizer.v                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v     ;         ;
; scfifo.tdf                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf                    ;         ;
; a_regfifo.inc                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_regfifo.inc                 ;         ;
; a_dpfifo.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_dpfifo.inc                  ;         ;
; a_i2fifo.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_i2fifo.inc                  ;         ;
; a_fffifo.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fffifo.inc                  ;         ;
; a_f2fifo.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_f2fifo.inc                  ;         ;
; db/scfifo_ds61.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/scfifo_ds61.tdf                                                ;         ;
; db/a_dpfifo_3o41.tdf                                              ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/a_dpfifo_3o41.tdf                                              ;         ;
; db/a_fefifo_c6e.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/a_fefifo_c6e.tdf                                               ;         ;
; db/cntr_337.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/cntr_337.tdf                                                   ;         ;
; db/altsyncram_rqn1.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf                                            ;         ;
; db/cntr_n2b.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/AERO/AERO1_FPGA/db/cntr_n2b.tdf                                                   ;         ;
+-------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,643                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1953                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 889                                                                             ;
;     -- 3 input functions                    ; 453                                                                             ;
;     -- <=2 input functions                  ; 611                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 1137                                                                            ;
;     -- arithmetic mode                      ; 816                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 1297                                                                            ;
;     -- Dedicated logic registers            ; 1297                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 29                                                                              ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1301                                                                            ;
; Total fan-out                               ; 11297                                                                           ;
; Average fan-out                             ; 3.41                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                      ; Entity Name                            ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |top                                                                      ; 1953 (550)          ; 1297 (665)                ; 0           ; 0          ; 0            ; 0       ; 0         ; 29   ; 0            ; 0          ; |top                                                                                                                                                                     ; top                                    ; work         ;
;    |adc:adc0|                                                             ; 89 (0)              ; 87 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0                                                                                                                                                            ; adc                                    ; adc          ;
;       |adc_adc:adc|                                                       ; 89 (0)              ; 84 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc                                                                                                                                                ; adc_adc                                ; adc          ;
;          |altera_modular_adc_control:control_internal|                    ; 71 (0)              ; 73 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; adc          ;
;             |altera_modular_adc_control_fsm:u_control_fsm|                ; 66 (66)             ; 73 (69)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; adc          ;
;                |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;             |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; adc          ;
;                |chsel_code_converter_sw_to_hw:decoder|                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; adc          ;
;                |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; adc          ;
;          |altera_modular_adc_sequencer:sequencer_internal|                ; 18 (0)              ; 11 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal                                                                                                ; altera_modular_adc_sequencer           ; adc          ;
;             |altera_modular_adc_sequencer_csr:u_seq_csr|                  ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr                                                     ; altera_modular_adc_sequencer_csr       ; adc          ;
;             |altera_modular_adc_sequencer_ctrl:u_seq_ctrl|                ; 14 (14)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl                                                   ; altera_modular_adc_sequencer_ctrl      ; adc          ;
;       |altera_reset_controller:rst_controller|                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|altera_reset_controller:rst_controller                                                                                                                     ; altera_reset_controller                ; adc          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                          ; altera_reset_synchronizer              ; adc          ;
;    |i2c_master:i_i2c_master|                                              ; 85 (85)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|i2c_master:i_i2c_master                                                                                                                                             ; i2c_master                             ; work         ;
;    |pll:pll_inst|                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:pll_inst                                                                                                                                                        ; pll                                    ; work         ;
;       |altpll:altpll_component|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:pll_inst|altpll:altpll_component                                                                                                                                ; altpll                                 ; work         ;
;          |pll_altpll:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                      ; pll_altpll                             ; work         ;
;    |pwm:pwm0|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm0                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm10|                                                            ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm10                                                                                                                                                           ; pwm                                    ; work         ;
;    |pwm:pwm11|                                                            ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm11                                                                                                                                                           ; pwm                                    ; work         ;
;    |pwm:pwm1|                                                             ; 90 (90)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm1                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm2|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm2                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm3|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm3                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm4|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm4                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm5|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm5                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm6|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm6                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm7|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm7                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm8|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm8                                                                                                                                                            ; pwm                                    ; work         ;
;    |pwm:pwm9|                                                             ; 91 (91)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|pwm:pwm9                                                                                                                                                            ; pwm                                    ; work         ;
;    |uart:i_uart|                                                          ; 138 (138)           ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top|uart:i_uart                                                                                                                                                         ; uart                                   ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                       ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                 ; Version ; Release Date ; License Type ; Entity Instance                                                           ; IP Include File ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                         ; 16.1    ; N/A          ; N/A          ; |top|adc:adc0                                                             ; adc.qsys        ;
; Altera ; altera_modular_adc           ; 16.1    ; N/A          ; N/A          ; |top|adc:adc0|adc_adc:adc                                                 ; adc.qsys        ;
; Altera ; altera_modular_adc_control   ; 16.1    ; N/A          ; N/A          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal     ; adc.qsys        ;
; Altera ; altera_modular_adc_sequencer ; 16.1    ; N/A          ; N/A          ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal ; adc.qsys        ;
; Altera ; altera_reset_controller      ; 16.1    ; N/A          ; N/A          ; |top|adc:adc0|altera_reset_controller:rst_controller                      ; adc.qsys        ;
; Altera ; ALTPLL                       ; 16.0    ; N/A          ; N/A          ; |top|pll:pll_inst                                                         ; ip/pll/pll.v    ;
+--------+------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |top|uart:i_uart|state                                     ;
+---------------+---------------+------------+---------------+---------------+
; Name          ; state.RECOVER ; state.STOP ; state.READING ; state.WAITING ;
+---------------+---------------+------------+---------------+---------------+
; state.WAITING ; 0             ; 0          ; 0             ; 0             ;
; state.READING ; 0             ; 0          ; 1             ; 1             ;
; state.STOP    ; 0             ; 1          ; 0             ; 1             ;
; state.RECOVER ; 1             ; 0          ; 0             ; 1             ;
+---------------+---------------+------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                    ; yes                                                              ; yes                                        ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                    ; yes                                                              ; yes                                        ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                             ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; adc_sequencer_csr_address                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc_sequencer_csr_writedata[1..3]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0..2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[3]                                                                                                                                                                           ; Merged with adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4] ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[3]                                                                                                                                                                           ; Merged with adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4] ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[4]                                                                                                                                                                               ; Merged with adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3]     ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]           ;
; i2c_master:i_i2c_master|i2c_tx_buf[0]                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3]                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                  ;
; regBank[0][7]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][7]                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port clock_enable                                                                                                  ;
; regBank[0][6]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][6]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[0][5]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][5]                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port clock_enable                                                                                                  ;
; regBank[0][4]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][4]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[0][3]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][3]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[0][2]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][2]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[0][1]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][1]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[0][0]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                  ;
; regBank[1][0]                                                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port clock_enable                                                                                                  ;
; regBank[3][7]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[5][7]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[7][7]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[9][7]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[11][7]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[3][6]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[5][6]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[7][6]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[9][6]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[11][6]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[3][5]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[5][5]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[7][5]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[9][5]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[11][5]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[3][4]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[5][4]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[7][4]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[9][4]                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; regBank[11][4]                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                  ;
; uart:i_uart|state~6                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                  ;
; uart:i_uart|state~7                                                                                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                  ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp    ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready          ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Total Number of Removed Registers = 105                                                                                                                                                                                                                                                                    ;                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                           ; Stuck at GND              ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[5],                              ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[4],                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[3],                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[2],                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[1],                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0],                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4], ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[3], ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[2], ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[1], ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0], ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[17],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[16],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[15],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[14],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[13],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[12],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[11],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[10],                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[9],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[8],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[7],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[6],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[5],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[4],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[3],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[2],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[1],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0],                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen,                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                              ;
; adc_sequencer_csr_address                                                                                                                                                                                                                                              ; Stuck at GND              ; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[2],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[1],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr|mode[0],                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_channel_dly[4],                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ;                           ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|rsp_channel[3]                                                                                                                                                                             ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full ; Stuck at GND              ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                              ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1297  ;
; Number of registers using Synchronous Clear  ; 466   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 1142  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 914   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                  ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+
; i2c_master:i_i2c_master|i2c_scl                                                                                                    ; 5       ;
; regBank[17][7]                                                                                                                     ; 2       ;
; regBank[13][7]                                                                                                                     ; 3       ;
; regBank[17][6]                                                                                                                     ; 2       ;
; regBank[13][6]                                                                                                                     ; 3       ;
; regBank[13][4]                                                                                                                     ; 3       ;
; regBank[13][3]                                                                                                                     ; 3       ;
; regBank[13][0]                                                                                                                     ; 2       ;
; regBank[17][5]                                                                                                                     ; 2       ;
; regBank[17][4]                                                                                                                     ; 2       ;
; regBank[17][3]                                                                                                                     ; 2       ;
; regBank[17][1]                                                                                                                     ; 2       ;
; adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 84      ;
; adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd              ; 2       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]             ; 5       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2]             ; 5       ;
; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[3]             ; 6       ;
; Total number of inverted registers = 19                                                                                            ;         ;
+------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|regBank[2][1]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|regBank[3][3]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|regBank[4][3]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|regBank[5][0]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|regBank[6][0]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|regBank[7][3]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|regBank[8][3]                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|regBank[9][2]                                                                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|regBank[10][2]                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|regBank[11][2]                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|uart:i_uart|uart_rx_baud_buf[11]                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[2]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|counter[2]                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart:i_uart|uart_rx_reg[7]                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|uart:i_uart|uart_tx_baud_buf[3]                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|regBank[12][6]                                                                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm0|pwmDutyReg[8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm1|pwmDutyReg[5]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm2|pwmDutyReg[11]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm3|pwmDutyReg[12]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm4|pwmDutyReg[1]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm5|pwmDutyReg[5]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm6|pwmDutyReg[15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm7|pwmDutyReg[15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm8|pwmDutyReg[7]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm9|pwmDutyReg[0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm10|pwmDutyReg[5]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm11|pwmDutyReg[4]                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|uart:i_uart|uart_rx_buf[2]                                                                                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm0|pwmFreqReg[8]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm1|pwmFreqReg[13]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm2|pwmFreqReg[2]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm3|pwmFreqReg[0]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm4|pwmFreqReg[15]                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm5|pwmFreqReg[9]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm6|pwmFreqReg[9]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm7|pwmFreqReg[7]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm8|pwmFreqReg[6]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm9|pwmFreqReg[6]                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm10|pwmFreqReg[15]                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|pwm:pwm11|pwmFreqReg[3]                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|i2c_master:i_i2c_master|i2c_tx_buf[7]                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|i2c_master:i_i2c_master|i2c_bit_count[2]                                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|addr[1]                                                                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|uart:i_uart|uart_tx_buf[7]                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top|uart:i_uart|uart_bit_count[3]                                                                                                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|cmd_channel[2]  ;
; 80:1               ; 3 bits    ; 159 LEs       ; 156 LEs              ; 3 LEs                  ; Yes        ; |top|transmitByte[2]                                                                                                                   ;
; 80:1               ; 4 bits    ; 212 LEs       ; 208 LEs              ; 4 LEs                  ; Yes        ; |top|transmitByte[7]                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl|slot_sel_nxt[2] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |top|uart:i_uart|state                                                                                                                 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top|uart:i_uart|state                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |top ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; UART_TX        ; 00000100 ; Unsigned Binary                         ;
; UART_RX        ; 00000101 ; Unsigned Binary                         ;
; I2C_TX         ; 00000110 ; Unsigned Binary                         ;
; I2C_RX         ; 00000111 ; Unsigned Binary                         ;
; fpga_ver_l     ; 00000000 ; Unsigned Binary                         ;
; fpga_ver_h     ; 10100001 ; Unsigned Binary                         ;
; regBank_size   ; 73       ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+---------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                      ;
; refsel                          ; 1     ; Signed Integer                                                      ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                      ;
; analog_input_pin_mask           ; 47    ; Signed Integer                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                      ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                      ;
; reference_voltage_sim           ; 59578 ; Signed Integer                                                      ;
; simfilename_ch0                 ;       ; String                                                              ;
; simfilename_ch1                 ;       ; String                                                              ;
; simfilename_ch2                 ;       ; String                                                              ;
; simfilename_ch3                 ;       ; String                                                              ;
; simfilename_ch4                 ;       ; String                                                              ;
; simfilename_ch5                 ;       ; String                                                              ;
; simfilename_ch6                 ;       ; String                                                              ;
; simfilename_ch7                 ;       ; String                                                              ;
; simfilename_ch8                 ;       ; String                                                              ;
; simfilename_ch9                 ;       ; String                                                              ;
; simfilename_ch10                ;       ; String                                                              ;
; simfilename_ch11                ;       ; String                                                              ;
; simfilename_ch12                ;       ; String                                                              ;
; simfilename_ch13                ;       ; String                                                              ;
; simfilename_ch14                ;       ; String                                                              ;
; simfilename_ch15                ;       ; String                                                              ;
; simfilename_ch16                ;       ; String                                                              ;
+---------------------------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                 ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                       ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                       ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                               ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                          ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                ;
; prescalar                       ; 0     ; Signed Integer                                                                                                ;
; refsel                          ; 1     ; Signed Integer                                                                                                ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                        ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                ;
; analog_input_pin_mask           ; 47    ; Signed Integer                                                                                                ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                ;
; reference_voltage_sim           ; 59578 ; Signed Integer                                                                                                ;
; simfilename_ch0                 ;       ; String                                                                                                        ;
; simfilename_ch1                 ;       ; String                                                                                                        ;
; simfilename_ch2                 ;       ; String                                                                                                        ;
; simfilename_ch3                 ;       ; String                                                                                                        ;
; simfilename_ch4                 ;       ; String                                                                                                        ;
; simfilename_ch5                 ;       ; String                                                                                                        ;
; simfilename_ch6                 ;       ; String                                                                                                        ;
; simfilename_ch7                 ;       ; String                                                                                                        ;
; simfilename_ch8                 ;       ; String                                                                                                        ;
; simfilename_ch9                 ;       ; String                                                                                                        ;
; simfilename_ch10                ;       ; String                                                                                                        ;
; simfilename_ch11                ;       ; String                                                                                                        ;
; simfilename_ch12                ;       ; String                                                                                                        ;
; simfilename_ch13                ;       ; String                                                                                                        ;
; simfilename_ch14                ;       ; String                                                                                                        ;
; simfilename_ch15                ;       ; String                                                                                                        ;
; simfilename_ch16                ;       ; String                                                                                                        ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                      ;
+---------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                   ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                         ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                         ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                         ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                         ;
; refsel                          ; 1     ; Signed Integer                                                                                                                                                         ;
; device_partname_fivechar_prefix ; 10M08 ; String                                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                         ;
; analog_input_pin_mask           ; 47    ; Signed Integer                                                                                                                                                         ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                         ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                         ;
; reference_voltage_sim           ; 59578 ; Signed Integer                                                                                                                                                         ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                 ;
; simfilename_ch10                ;       ; String                                                                                                                                                                 ;
; simfilename_ch11                ;       ; String                                                                                                                                                                 ;
; simfilename_ch12                ;       ; String                                                                                                                                                                 ;
; simfilename_ch13                ;       ; String                                                                                                                                                                 ;
; simfilename_ch14                ;       ; String                                                                                                                                                                 ;
; simfilename_ch15                ;       ; String                                                                                                                                                                 ;
; simfilename_ch16                ;       ; String                                                                                                                                                                 ;
+---------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal ;
+------------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                   ;
+------------------+-------+----------------------------------------------------------------------------------------+
; DUAL_ADC_MODE    ; 0     ; Signed Integer                                                                         ;
; CSD_LENGTH       ; 5     ; Signed Integer                                                                         ;
; CSD_SLOT_0       ; 00001 ; Unsigned Binary                                                                        ;
; CSD_SLOT_1       ; 00010 ; Unsigned Binary                                                                        ;
; CSD_SLOT_2       ; 00011 ; Unsigned Binary                                                                        ;
; CSD_SLOT_3       ; 00100 ; Unsigned Binary                                                                        ;
; CSD_SLOT_4       ; 00110 ; Unsigned Binary                                                                        ;
; CSD_SLOT_5       ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_6       ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_7       ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_8       ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_9       ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_10      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_11      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_12      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_13      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_14      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_15      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_16      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_17      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_18      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_19      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_20      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_21      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_22      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_23      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_24      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_25      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_26      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_27      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_28      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_29      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_30      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_31      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_32      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_33      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_34      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_35      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_36      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_37      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_38      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_39      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_40      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_41      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_42      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_43      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_44      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_45      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_46      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_47      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_48      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_49      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_50      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_51      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_52      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_53      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_54      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_55      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_56      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_57      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_58      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_59      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_60      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_61      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_62      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_63      ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_0_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_1_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_2_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_3_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_4_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_5_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_6_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_7_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_8_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_9_ADC2  ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_10_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_11_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_12_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_13_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_14_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_15_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_16_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_17_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_18_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_19_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_20_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_21_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_22_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_23_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_24_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_25_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_26_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_27_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_28_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_29_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_30_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_31_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_32_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_33_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_34_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_35_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_36_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_37_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_38_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_39_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_40_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_41_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_42_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_43_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_44_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_45_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_46_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_47_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_48_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_49_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_50_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_51_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_52_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_53_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_54_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_55_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_56_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_57_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_58_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_59_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_60_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_61_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_62_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
; CSD_SLOT_63_ADC2 ; 00000 ; Unsigned Binary                                                                        ;
+------------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; CSD_LENGTH     ; 5     ; Signed Integer                                                                                                                        ;
; CSD_ASIZE      ; 3     ; Signed Integer                                                                                                                        ;
; CSD_SLOT_0     ; 00001 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_1     ; 00010 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_2     ; 00011 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_3     ; 00100 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_4     ; 00110 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_5     ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_6     ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_7     ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_8     ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_9     ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_10    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_11    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_12    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_13    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_14    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_15    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_16    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_17    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_18    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_19    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_20    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_21    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_22    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_23    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_24    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_25    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_26    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_27    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_28    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_29    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_30    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_31    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_32    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_33    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_34    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_35    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_36    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_37    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_38    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_39    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_40    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_41    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_42    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_43    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_44    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_45    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_46    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_47    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_48    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_49    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_50    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_51    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_52    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_53    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_54    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_55    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_56    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_57    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_58    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_59    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_60    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_61    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_62    ; 00000 ; Unsigned Binary                                                                                                                       ;
; CSD_SLOT_63    ; 00000 ; Unsigned Binary                                                                                                                       ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                  ;
+---------------------------+----------+-------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                        ;
+---------------------------+----------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:i_uart ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; WAITING        ; 00    ; Unsigned Binary                 ;
; READING        ; 01    ; Unsigned Binary                 ;
; STOP           ; 10    ; Unsigned Binary                 ;
; RECOVER        ; 11    ; Unsigned Binary                 ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                   ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                       ;
; Entity Instance            ; adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                            ;
;     -- lpm_width           ; 12                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                      ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                 ;
+----------+-------+----------+----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:adc0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------+
; Port           ; Type   ; Severity ; Details                                ;
+----------------+--------+----------+----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                           ;
+----------------+--------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal" ;
+---------------+--------+----------+--------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                      ;
+---------------+--------+----------+--------------------------------------------------------------+
; cmd_ready_2   ; Input  ; Info     ; Stuck at GND                                                 ;
; cmd_valid_2   ; Output ; Info     ; Explicitly unconnected                                       ;
; cmd_channel_2 ; Output ; Info     ; Explicitly unconnected                                       ;
; cmd_sop_2     ; Output ; Info     ; Explicitly unconnected                                       ;
; cmd_eop_2     ; Output ; Info     ; Explicitly unconnected                                       ;
+---------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                         ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+-------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                     ;
+------------+--------+----------+-------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                      ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                ;
+------------+--------+----------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc:adc0"                                                                                                 ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_sequencer_csr_readdata ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 29                          ;
; cycloneiii_ff         ; 1297                        ;
;     CLR               ; 84                          ;
;     CLR SCLR          ; 208                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 45                          ;
;     ENA CLR           ; 638                         ;
;     ENA CLR SCLR      ; 204                         ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 13                          ;
;     ENA SCLR SLD      ; 7                           ;
;     SCLR              ; 34                          ;
;     SLD               ; 2                           ;
;     plain             ; 54                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 1954                        ;
;     arith             ; 816                         ;
;         2 data inputs ; 454                         ;
;         3 data inputs ; 362                         ;
;     normal            ; 1138                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 44                          ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 91                          ;
;         4 data inputs ; 889                         ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 4.24                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Jan 17 14:42:43 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart.v
    Info (12023): Found entity 1: uart File: C:/AERO/AERO1_FPGA/rtl/uart.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pwm.v
    Info (12023): Found entity 1: pwm File: C:/AERO/AERO1_FPGA/rtl/pwm.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file rtl/master_i2c.v
    Info (12023): Found entity 1: i2c_master File: C:/AERO/AERO1_FPGA/rtl/master_i2c.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.v
    Info (12023): Found entity 1: top File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/adc.v
    Info (12023): Found entity 1: adc File: C:/AERO/AERO1_FPGA/adc/synthesis/adc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/adc_adc.v
    Info (12023): Found entity 1: adc_adc File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/adc_adc.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_csr File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v
    Info (12023): Found entity 1: altera_modular_adc_sequencer_ctrl File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file ip/pll/pll.v
    Info (12023): Found entity 1: pll File: C:/AERO/AERO1_FPGA/ip/pll/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/mult/mult.v
    Info (12023): Found entity 1: mult File: C:/AERO/AERO1_FPGA/ip/mult/mult.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at top.v(85): created implicit net for "w_MOSI" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 85
Warning (10236): Verilog HDL Implicit Net warning at top.v(86): created implicit net for "w_MISO" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 86
Warning (10236): Verilog HDL Implicit Net warning at top.v(87): created implicit net for "w_SSEL" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at top.v(88): created implicit net for "w_SCK" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 88
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.v(85): object "w_MOSI" assigned a value but never read File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 85
Warning (10036): Verilog HDL or VHDL warning at top.v(86): object "w_MISO" assigned a value but never read File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 86
Warning (10036): Verilog HDL or VHDL warning at top.v(87): object "w_SSEL" assigned a value but never read File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 87
Warning (10036): Verilog HDL or VHDL warning at top.v(88): object "w_SCK" assigned a value but never read File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 88
Warning (10036): Verilog HDL or VHDL warning at top.v(488): object "pwm3_on" assigned a value but never read File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 488
Warning (10240): Verilog HDL Always Construct warning at top.v(415): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 415
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 102
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/AERO/AERO1_FPGA/ip/pll/pll.v Line: 99
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/AERO/AERO1_FPGA/ip/pll/pll.v Line: 99
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/AERO/AERO1_FPGA/ip/pll/pll.v Line: 99
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/AERO/AERO1_FPGA/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "adc" for hierarchy "adc:adc0" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 194
Info (12128): Elaborating entity "adc_adc" for hierarchy "adc:adc0|adc_adc:adc" File: C:/AERO/AERO1_FPGA/adc/synthesis/adc.v Line: 40
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/adc_adc.v Line: 79
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 944
Info (12128): Elaborating entity "scfifo" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/AERO/AERO1_FPGA/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/AERO/AERO1_FPGA/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/AERO/AERO1_FPGA/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/AERO/AERO1_FPGA/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/AERO/AERO1_FPGA/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/AERO/AERO1_FPGA/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/AERO/AERO1_FPGA/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/AERO/AERO1_FPGA/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/AERO/AERO1_FPGA/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/AERO/AERO1_FPGA/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "altera_modular_adc_sequencer" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/adc_adc.v Line: 230
Info (12128): Elaborating entity "altera_modular_adc_sequencer_csr" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_csr:u_seq_csr" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 214
Info (12128): Elaborating entity "altera_modular_adc_sequencer_ctrl" for hierarchy "adc:adc0|adc_adc:adc|altera_modular_adc_sequencer:sequencer_internal|altera_modular_adc_sequencer_ctrl:u_seq_ctrl" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_modular_adc_sequencer.v Line: 304
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "adc:adc0|altera_reset_controller:rst_controller" File: C:/AERO/AERO1_FPGA/adc/synthesis/adc.v Line: 103
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "adc:adc0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/AERO/AERO1_FPGA/adc/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "i2c_master" for hierarchy "i2c_master:i_i2c_master" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 518
Info (12128): Elaborating entity "uart" for hierarchy "uart:i_uart" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 532
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:pwm0" File: C:/AERO/AERO1_FPGA/rtl/top.v Line: 545
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 370
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "adc:adc0|adc_adc:adc|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/AERO/AERO1_FPGA/db/altsyncram_rqn1.tdf Line: 370
Info (13000): Registers with preset signals will power-up high File: C:/AERO/AERO1_FPGA/rtl/master_i2c.v Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/AERO/AERO1_FPGA/output_files/top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2699 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2668 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 681 megabytes
    Info: Processing ended: Tue Jan 17 14:42:58 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:28


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/AERO/AERO1_FPGA/output_files/top.map.smsg.


