<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>POPCNT — Return the Count of Number of Bits Set to 1</title>
</head>
<body>
<h1 id="popcnt-return-the-count-of-number-of-bits-set-to-1">POPCNT — Return the Count of Number of Bits Set to 1</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>Op/En</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>F3</td>
	<td>POPCNT <em>r16, r/m16</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>POPCNT on <em>r/m16</em></td>
</tr>
<tr>
	<td>F3</td>
	<td>POPCNT <em>r32, r/m32</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>POPCNT on <em>r/m32</em></td>
</tr>
<tr>
	<td>F3 REX.W 0F B8 <em>/r</em></td>
	<td>POPCNT <em>r64, r/m64</em></td>
	<td>RM</td>
	<td>Valid</td>
	<td>N.E.</td>
	<td>POPCNT on <em>r/m64</em></td>
</tr>
</table>
<h2 id="instruction-operand-encoding">Instruction Operand Encoding</h2>
<table>
<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td>
</tr>
<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>This instruction calculates of number of bits set to 1 in the second operand (source) and returns the count in the first operand (a destination register).</p>
<h2 id="operation">Operation</h2>
<pre>Count = 0;
For (i=0; i &lt; OperandSize; i++)
{
     THEN Count++; FI;
}
DEST ← Count;
</pre>
<h2 id="flags-affected">Flags Affected</h2>
<p>OF, SF, ZF, AF, CF, PF are all cleared. ZF is set if SRC = 0, otherwise ZF is cleared</p>
<h2 id="intel-c-c-compiler-intrinsic-equivalent">Intel C/C++ Compiler Intrinsic Equivalent</h2>
<table>
<tr>
	<td>POPCNT:</td>
	<td>int _mm_popcnt_u32(unsigned int a);</td>
</tr>
<tr>
	<td>POPCNT:</td>
	<td>int64_t _mm_popcnt_u64(unsigned __int64 a);</td>
</tr>
</table>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If a memory operand effective address is outside the CS, DS, ES, FS or GS segments.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF (fault-code)</td>
	<td>For a page fault.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If an unaligned memory reference is made while the current privilege level is 3 and alignment checking is enabled.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.POPCNT [Bit 23] = 0. If LOCK prefix is used. Either the prefix REP (F3h) or REPN (F2H) is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.POPCNT [Bit 23] = 0. If LOCK prefix is used. Either the prefix REP (F3h) or REPN (F2H) is used.</td>
</tr>
</table>
<h2 id="virtual-8086-mode-exceptions">Virtual 8086 Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If any part of the operand lies outside of the effective address space from 0 to 0FFFFH.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory operand effective address is outside the SS segment limit.</td>
</tr>
<tr>
	<td>#PF (fault-code)</td>
	<td>For a page fault.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If an unaligned memory reference is made while alignment checking is enabled.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.POPCNT [Bit 23] = 0. If LOCK prefix is used. Either the prefix REP (F3h) or REPN (F2H) is used.</td>
</tr>
</table>
<h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in Protected Mode.</p>
<h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<table>
<tr>
	<td>#GP(0)</td>
	<td>If the memory address is in a non-canonical form.</td>
</tr>
<tr>
	<td>#SS(0)</td>
	<td>If a memory address referencing the SS segment is in a non-canonical form.</td>
</tr>
<tr>
	<td>#PF (fault-code)</td>
	<td>For a page fault.</td>
</tr>
<tr>
	<td>#AC(0)</td>
	<td>If alignment checking is enabled and an unaligned memory reference is made while the current privilege level is 3.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If CPUID.01H:ECX.POPCNT [Bit 23] = 0. If LOCK prefix is used. Either the prefix REP (F3h) or REPN (F2H) is used.</td>
</tr>
</table>
</body>
</html>
