--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml TankBattle_CPU.twx TankBattle_CPU.ncd -o
TankBattle_CPU.twr TankBattle_CPU.pcf -ucf ok.ucf

Design file:              TankBattle_CPU.ncd
Physical constraint file: TankBattle_CPU.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 121995 paths analyzed, 27038 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.816ns.
--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8356_0 (SLICE_X94Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o8356_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.356ns (1.033 - 1.389)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o8356_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y41.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X14Y64.B5      net (fanout=329)      3.324   rst
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_0
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (0.487ns logic, 6.938ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o8356_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.594 - 0.585)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o8356_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.BQ      Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X56Y52.B5      net (fanout=4)        0.857   U2/wd
    SLICE_X56Y52.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X14Y64.B4      net (fanout=21)       1.649   U2/MEM/U104/we_full_AND_2_o
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_0
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (0.566ns logic, 6.120ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o8356_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.594 - 0.592)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o8356_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.BQ      Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X56Y52.B2      net (fanout=3)        0.374   U2/MEM/U104/full
    SLICE_X56Y52.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X14Y64.B4      net (fanout=21)       1.649   U2/MEM/U104/we_full_AND_2_o
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_0
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (0.530ns logic, 5.637ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8356_1 (SLICE_X94Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o8356_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.356ns (1.033 - 1.389)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o8356_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y41.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X14Y64.B5      net (fanout=329)      3.324   rst
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_1
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (0.487ns logic, 6.938ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o8356_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.594 - 0.585)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o8356_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.BQ      Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X56Y52.B5      net (fanout=4)        0.857   U2/wd
    SLICE_X56Y52.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X14Y64.B4      net (fanout=21)       1.649   U2/MEM/U104/we_full_AND_2_o
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_1
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (0.566ns logic, 6.120ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o8356_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.594 - 0.592)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o8356_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.BQ      Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X56Y52.B2      net (fanout=3)        0.374   U2/MEM/U104/full
    SLICE_X56Y52.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X14Y64.B4      net (fanout=21)       1.649   U2/MEM/U104/we_full_AND_2_o
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_1
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (0.530ns logic, 5.637ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o8356_2 (SLICE_X94Y73.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U2/MEM/U104/_o8356_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.425ns (Levels of Logic = 2)
  Clock Path Skew:      -0.356ns (1.033 - 1.389)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U2/MEM/U104/_o8356_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y41.AQ     Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X14Y64.B5      net (fanout=329)      3.324   rst
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_2
    -------------------------------------------------  ---------------------------
    Total                                      7.425ns (0.487ns logic, 6.938ns route)
                                                       (6.6% logic, 93.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/U103/BWD (FF)
  Destination:          U2/MEM/U104/_o8356_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.686ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.594 - 0.585)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/U103/BWD to U2/MEM/U104/_o8356_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y70.BQ      Tcko                  0.259   U2/wd
                                                       U2/U103/BWD
    SLICE_X56Y52.B5      net (fanout=4)        0.857   U2/wd
    SLICE_X56Y52.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X14Y64.B4      net (fanout=21)       1.649   U2/MEM/U104/we_full_AND_2_o
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_2
    -------------------------------------------------  ---------------------------
    Total                                      6.686ns (0.566ns logic, 6.120ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.800ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/MEM/U104/full (FF)
  Destination:          U2/MEM/U104/_o8356_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.167ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.594 - 0.592)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 0.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U2/MEM/U104/full to U2/MEM/U104/_o8356_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.BQ      Tcko                  0.223   U2/MEM/U104/full
                                                       U2/MEM/U104/full
    SLICE_X56Y52.B2      net (fanout=3)        0.374   U2/MEM/U104/full
    SLICE_X56Y52.B       Tilo                  0.043   U2/MEM/U104/full
                                                       U2/MEM/U104/we_full_AND_2_o1
    SLICE_X14Y64.B4      net (fanout=21)       1.649   U2/MEM/U104/we_full_AND_2_o
    SLICE_X14Y64.B       Tilo                  0.043   U2/MEM/U104/_o7844<2>
                                                       U2/MEM/U104/_n050011
    SLICE_X96Y66.D5      net (fanout=256)      2.995   U2/MEM/U104/_n05001
    SLICE_X96Y66.D       Tilo                  0.043   U2/MEM/U104/_o8332<7>
                                                       U2/MEM/U104/_n05641
    SLICE_X94Y73.CE      net (fanout=8)        0.619   U2/MEM/U104/_n0564
    SLICE_X94Y73.CLK     Tceck                 0.178   U2/MEM/U104/_o8356<3>
                                                       U2/MEM/U104/_o8356_2
    -------------------------------------------------  ---------------------------
    Total                                      6.167ns (0.530ns logic, 5.637ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X5Y15.DIADI3), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/U103/MWord_30 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.506ns (2.194 - 1.688)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U2/U103/MWord_30 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X63Y78.CQ         Tcko                  0.100   U2/U103/MWord<31>
                                                          U2/U103/MWord_30
    SLICE_X62Y83.B6         net (fanout=1)        0.192   U2/U103/MWord<30>
    SLICE_X62Y83.B          Tilo                  0.028   U2/MEM/U104/_o8676<7>
                                                          U2/U103/Mmux_MMDo241
    RAMB36_X5Y15.DIADI3     net (fanout=129)      0.558   U2/MBDi<30>
    RAMB36_X5Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.582ns (-0.168ns logic, 0.750ns route)
                                                          (-28.9% logic, 128.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.907ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_13 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.407ns (Levels of Logic = 1)
  Clock Path Skew:      0.465ns (2.194 - 1.729)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_13 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X94Y65.BQ         Tcko                  0.118   SW_OK<15>
                                                          U9/SW_OK_13
    SLICE_X62Y83.B1         net (fanout=79)       0.999   SW_OK<13>
    SLICE_X62Y83.B          Tilo                  0.028   U2/MEM/U104/_o8676<7>
                                                          U2/U103/Mmux_MMDo241
    RAMB36_X5Y15.DIADI3     net (fanout=129)      0.558   U2/MBDi<30>
    RAMB36_X5Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         1.407ns (-0.150ns logic, 1.557ns route)
                                                          (-10.7% logic, 110.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U9/SW_OK_14 (FF)
  Destination:          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 1)
  Clock Path Skew:      0.465ns (2.194 - 1.729)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    U2/mclk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U9/SW_OK_14 to U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X94Y65.CQ         Tcko                  0.118   SW_OK<15>
                                                          U9/SW_OK_14
    SLICE_X62Y83.B2         net (fanout=81)       1.071   SW_OK<14>
    SLICE_X62Y83.B          Tilo                  0.028   U2/MEM/U104/_o8676<7>
                                                          U2/U103/Mmux_MMDo241
    RAMB36_X5Y15.DIADI3     net (fanout=129)      0.558   U2/MBDi<30>
    RAMB36_X5Y15.CLKARDCLKU Trckd_DIA   (-Th)     0.296   U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U2/U105/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         1.479ns (-0.150ns logic, 1.629ns route)
                                                          (-10.1% logic, 110.1% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o5548_3 (SLICE_X56Y48.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.050ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/MEM/U104/wrPtr_6 (FF)
  Destination:          U2/MEM/U104/_o5548_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/MEM/U104/wrPtr_6 to U2/MEM/U104/_o5548_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.DQ      Tcko                  0.100   U2/MEM/U104/wrPtr<6>
                                                       U2/MEM/U104/wrPtr_6
    SLICE_X56Y48.D5      net (fanout=4101)     0.246   U2/MEM/U104/wrPtr<6>
    SLICE_X56Y48.CLK     Tah         (-Th)     0.033   U2/MEM/U104/_o5548<3>
                                                       U2/MEM/U104/data_trst_120<3>LogicTrst1
                                                       U2/MEM/U104/_o5548_3
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.067ns logic, 0.246ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------

Paths for end point U2/MEM/U104/_o5548_2 (SLICE_X56Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.053ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/MEM/U104/wrPtr_6 (FF)
  Destination:          U2/MEM/U104/_o5548_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.263ns (0.745 - 0.482)
  Source Clock:         clk_100MHz_IBUF_BUFG rising at 10.000ns
  Destination Clock:    clk_100MHz_IBUF_BUFG rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U2/MEM/U104/wrPtr_6 to U2/MEM/U104/_o5548_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.DQ      Tcko                  0.100   U2/MEM/U104/wrPtr<6>
                                                       U2/MEM/U104/wrPtr_6
    SLICE_X56Y48.C5      net (fanout=4101)     0.249   U2/MEM/U104/wrPtr<6>
    SLICE_X56Y48.CLK     Tah         (-Th)     0.033   U2/MEM/U104/_o5548<3>
                                                       U2/MEM/U104/data_trst_120<2>LogicTrst1
                                                       U2/MEM/U104/_o5548_2
    -------------------------------------------------  ---------------------------
    Total                                      0.316ns (0.067ns logic, 0.249ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.905ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Logical resource: U2/MEM/U102/Mram_data/CLKARDCLK
  Location pin: RAMB18_X4Y27.CLKARDCLK
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLKA)
  Physical resource: U34/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Logical resource: U34/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKL
  Location pin: RAMB36_X0Y13.CLKARDCLKL
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------
Slack: 7.975ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.025ns (493.827MHz) (Trper_CLK_WF_NC(FMAX_CAS_WF_NC))
  Physical resource: U34/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Logical resource: U34/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_init.ram/NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLKU
  Location pin: RAMB36_X0Y13.CLKARDCLKU
  Clock network: clk_100MHz_IBUF_BUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100MHz     |    7.816|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 121995 paths, 0 nets, and 34337 connections

Design statistics:
   Minimum period:   7.816ns{1}   (Maximum frequency: 127.943MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 24 10:48:03 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5276 MB



