Analysis & Elaboration report for SINGLE_CORE-PROCESSOR
Fri Jul 02 03:01:41 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1
  5. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main
  6. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|control:Control_Unit
  7. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:PC
  8. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux2to1:M3_mux
  9. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:IR
 10. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:AC
 11. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux2to1:M4_mux
 12. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:AR
 13. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux2to1:M2_mux
 14. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:DR
 15. Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux
 16. Analysis & Elaboration Settings
 17. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"
 18. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|REGISTER:DR"
 19. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|mux2to1:M2_mux"
 20. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|REGISTER:AR"
 21. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|mux2to1:M4_mux"
 22. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|REGISTER:AC"
 23. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|control:Control_Unit"
 24. Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main"
 25. Analysis & Elaboration Messages
 26. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri Jul 02 03:01:41 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; SINGLE_CORE-PROCESSOR                       ;
; Top-level Entity Name              ; Top_Level_Module                            ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; PC_width       ; 6     ; Signed Integer                                  ;
; M3_MUX_width   ; 6     ; Signed Integer                                  ;
; IR_width       ; 20    ; Signed Integer                                  ;
; AC_width       ; 32    ; Signed Integer                                  ;
; AR_width       ; 12    ; Signed Integer                                  ;
; DR_width       ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; ADD            ; 1010  ; Unsigned Binary                                              ;
; SUB            ; 1011  ; Unsigned Binary                                              ;
; MUL            ; 1100  ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|control:Control_Unit ;
+------------------+-------+--------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                               ;
+------------------+-------+--------------------------------------------------------------------+
; present0         ; 00000 ; Unsigned Binary                                                    ;
; fetch1           ; 00001 ; Unsigned Binary                                                    ;
; fetch2           ; 00010 ; Unsigned Binary                                                    ;
; rst              ; 00011 ; Unsigned Binary                                                    ;
; loadI1           ; 00100 ; Unsigned Binary                                                    ;
; loadI2           ; 00101 ; Unsigned Binary                                                    ;
; loadI3           ; 00110 ; Unsigned Binary                                                    ;
; mul              ; 00111 ; Unsigned Binary                                                    ;
; add              ; 01000 ; Unsigned Binary                                                    ;
; sub              ; 01001 ; Unsigned Binary                                                    ;
; jmpz             ; 01010 ; Unsigned Binary                                                    ;
; jmp              ; 01011 ; Unsigned Binary                                                    ;
; store1           ; 01100 ; Unsigned Binary                                                    ;
; store2           ; 01101 ; Unsigned Binary                                                    ;
; inc1             ; 01110 ; Unsigned Binary                                                    ;
; inc2             ; 01111 ; Unsigned Binary                                                    ;
; load1            ; 10000 ; Unsigned Binary                                                    ;
; load2            ; 10001 ; Unsigned Binary                                                    ;
; load3            ; 10010 ; Unsigned Binary                                                    ;
; mv               ; 10011 ; Unsigned Binary                                                    ;
; write            ; 10100 ; Unsigned Binary                                                    ;
; next_instruction ; 11110 ; Unsigned Binary                                                    ;
; End1             ; 10101 ; Unsigned Binary                                                    ;
+------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:PC ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux2to1:M3_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 6     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:IR ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:AC ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux2to1:M4_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:AR ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux2to1:M2_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|REGISTER:DR ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; width          ; 20    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                               ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                           ; Setting            ; Default Value         ;
+------------------------------------------------------------------+--------------------+-----------------------+
; Top-level entity name                                            ; Top_Level_Module   ; SINGLE_CORE-PROCESSOR ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V             ;
; Use smart compilation                                            ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                    ;
; Enable compact report table                                      ; Off                ; Off                   ;
; Restructure Multiplexers                                         ; Auto               ; Auto                  ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                   ;
; Preserve fewer node names                                        ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable                ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                         ; Auto               ; Auto                  ;
; Safe State Machine                                               ; Off                ; Off                   ;
; Extract Verilog State Machines                                   ; On                 ; On                    ;
; Extract VHDL State Machines                                      ; On                 ; On                    ;
; Ignore Verilog initial constructs                                ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                    ;
; Parallel Synthesis                                               ; On                 ; On                    ;
; DSP Block Balancing                                              ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                               ; On                 ; On                    ;
; Power-Up Don't Care                                              ; On                 ; On                    ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                   ;
; Remove Duplicate Registers                                       ; On                 ; On                    ;
; Ignore CARRY Buffers                                             ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                   ;
; Ignore LCELL Buffers                                             ; Off                ; Off                   ;
; Ignore SOFT Buffers                                              ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                   ;
; Optimization Technique                                           ; Balanced           ; Balanced              ;
; Carry Chain Length                                               ; 70                 ; 70                    ;
; Auto Carry Chains                                                ; On                 ; On                    ;
; Auto Open-Drain Pins                                             ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                   ;
; Auto ROM Replacement                                             ; On                 ; On                    ;
; Auto RAM Replacement                                             ; On                 ; On                    ;
; Auto DSP Block Replacement                                       ; On                 ; On                    ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                    ; On                 ; On                    ;
; Strict RAM Replacement                                           ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                   ;
; Auto RAM Block Balancing                                         ; On                 ; On                    ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                   ;
; Auto Resource Sharing                                            ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                   ;
; Timing-Driven Synthesis                                          ; On                 ; On                    ;
; Report Parameter Settings                                        ; On                 ; On                    ;
; Report Source Assignments                                        ; On                 ; On                    ;
; Report Connectivity Checks                                       ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                   ;
; Synchronization Register Chain Length                            ; 2                  ; 2                     ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation    ;
; HDL message level                                                ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                   ;
; Clock MUX Protection                                             ; On                 ; On                    ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                   ;
; Block Design Naming                                              ; Auto               ; Auto                  ;
; SDC constraint protection                                        ; Off                ; Off                   ;
; Synthesis Effort                                                 ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                    ;
+------------------------------------------------------------------+--------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux"                                                                                                     ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                          ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; dinb ; Input ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dinb[31..12]" will be connected to GND. ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|REGISTER:DR"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dout ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (32 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|mux2to1:M2_mux"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; dout[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|REGISTER:AR"                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (20 bits) it drives.  Extra input bit(s) "din[19..12]" will be connected to GND. ;
; dout ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (12 bits) it drives; bit(s) "dout[19..12]" have no fanouts                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|mux2to1:M4_mux"                                                                                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                          ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; dina ; Input  ; Warning  ; Input port expression (12 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "dina[31..12]" will be connected to GND. ;
; dout ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (12 bits) it drives; bit(s) "dout[31..12]" have no fanouts                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|REGISTER:AC"                                                                                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; din  ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (20 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; dout ; Output ; Warning  ; Output or bidir port (20 bits) is smaller than the port expression (32 bits) it drives.  The 12 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|control:Control_Unit"                                                                                                                       ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; alu_en ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+--------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main"                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; C_bus[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Jul 02 03:01:30 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SINGLE_CORE-PROCESSOR -c SINGLE_CORE-PROCESSOR --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file iram.v
    Info (12023): Found entity 1: IRAM File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: DRAM File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/DRAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: mux2to1 File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux2to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc_alu.v
    Info (12023): Found entity 1: PC_ALU File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/PC_ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: REGISTER File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/REGISTER.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_core_processor.v
    Info (12023): Found entity 1: SINGLE_CORE_PROCESSOR File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v Line: 1
Warning (10261): Verilog HDL Event Control warning at regfile.v(26): Event Control contains a complex event expression File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file regfile.v
    Info (12023): Found entity 1: regfile File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1.v
    Info (12023): Found entity 1: mux3to1 File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor_tb.v
    Info (12023): Found entity 1: processor_tb File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/processor_tb.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level_module.v
    Info (12023): Found entity 1: Top_Level_Module File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at mux3to1.v(24): created implicit net for "y" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 24
Info (12127): Elaborating entity "Top_Level_Module" for the top level hierarchy
Info (12128): Elaborating entity "SINGLE_CORE_PROCESSOR" for hierarchy "SINGLE_CORE_PROCESSOR:core1" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v Line: 29
Info (12128): Elaborating entity "regfile" for hierarchy "SINGLE_CORE_PROCESSOR:core1|regfile:Reg_File" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 66
Info (12128): Elaborating entity "ALU" for hierarchy "SINGLE_CORE_PROCESSOR:core1|ALU:ALU_main" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 74
Warning (10240): Verilog HDL Always Construct warning at ALU.v(12): inferring latch(es) for variable "Z", which holds its previous value in one or more paths through the always construct File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v Line: 12
Info (10041): Inferred latch for "Z" at ALU.v(12) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/ALU.v Line: 12
Info (12128): Elaborating entity "control" for hierarchy "SINGLE_CORE_PROCESSOR:core1|control:Control_Unit" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 96
Warning (10036): Verilog HDL or VHDL warning at control.v(49): object "checks" assigned a value but never read File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v Line: 49
Warning (10762): Verilog HDL Case Statement warning at control.v(100): can't check case statement for completeness because the case expression has too many possible states File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/control.v Line: 100
Info (12128): Elaborating entity "REGISTER" for hierarchy "SINGLE_CORE_PROCESSOR:core1|REGISTER:PC" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 104
Info (12128): Elaborating entity "PC_ALU" for hierarchy "SINGLE_CORE_PROCESSOR:core1|PC_ALU:PC_adder" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 110
Info (12128): Elaborating entity "mux2to1" for hierarchy "SINGLE_CORE_PROCESSOR:core1|mux2to1:M3_mux" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 121
Info (12128): Elaborating entity "REGISTER" for hierarchy "SINGLE_CORE_PROCESSOR:core1|REGISTER:IR" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 128
Info (12128): Elaborating entity "mux2to1" for hierarchy "SINGLE_CORE_PROCESSOR:core1|mux2to1:M4_mux" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 142
Info (12128): Elaborating entity "mux3to1" for hierarchy "SINGLE_CORE_PROCESSOR:core1|mux3to1:M1_mux" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at mux3to1.v(24): object "y" assigned a value but never read File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 24
Warning (10270): Verilog HDL Case Statement warning at mux3to1.v(17): incomplete case statement has no default case item File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 17
Warning (10776): Verilog HDL warning at mux3to1.v(14): variable select in static task or function select may have unintended latch behavior File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 14
Warning (10241): Verilog HDL Function Declaration warning at mux3to1.v(14): function "select" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 14
Warning (10230): Verilog HDL assignment warning at mux3to1.v(24): truncated value with size 32 to match size of target (1) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 24
Warning (10034): Output port "dout" at mux3to1.v(12) has no driver File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/mux3to1.v Line: 12
Info (12128): Elaborating entity "DRAM" for hierarchy "DRAM:DRAM" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v Line: 38
Info (12128): Elaborating entity "IRAM" for hierarchy "IRAM:IRAM" File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/Top_Level_Module.v Line: 43
Warning (10230): Verilog HDL assignment warning at IRAM.v(8): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 8
Warning (10230): Verilog HDL assignment warning at IRAM.v(9): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 9
Warning (10230): Verilog HDL assignment warning at IRAM.v(10): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 10
Warning (10230): Verilog HDL assignment warning at IRAM.v(12): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 12
Warning (10230): Verilog HDL assignment warning at IRAM.v(13): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 13
Warning (10230): Verilog HDL assignment warning at IRAM.v(14): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 14
Warning (10230): Verilog HDL assignment warning at IRAM.v(16): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 16
Warning (10230): Verilog HDL assignment warning at IRAM.v(18): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 18
Warning (10230): Verilog HDL assignment warning at IRAM.v(20): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 20
Warning (10230): Verilog HDL assignment warning at IRAM.v(21): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 21
Warning (10230): Verilog HDL assignment warning at IRAM.v(22): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 22
Warning (10230): Verilog HDL assignment warning at IRAM.v(23): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 23
Warning (10230): Verilog HDL assignment warning at IRAM.v(25): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 25
Warning (10230): Verilog HDL assignment warning at IRAM.v(26): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 26
Warning (10230): Verilog HDL assignment warning at IRAM.v(27): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 27
Warning (10230): Verilog HDL assignment warning at IRAM.v(28): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 28
Warning (10230): Verilog HDL assignment warning at IRAM.v(29): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 29
Warning (10230): Verilog HDL assignment warning at IRAM.v(30): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 30
Warning (10230): Verilog HDL assignment warning at IRAM.v(32): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 32
Warning (10230): Verilog HDL assignment warning at IRAM.v(33): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 33
Warning (10230): Verilog HDL assignment warning at IRAM.v(34): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 34
Warning (10230): Verilog HDL assignment warning at IRAM.v(38): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 38
Warning (10230): Verilog HDL assignment warning at IRAM.v(39): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 39
Warning (10230): Verilog HDL assignment warning at IRAM.v(40): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 40
Warning (10230): Verilog HDL assignment warning at IRAM.v(42): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 42
Warning (10230): Verilog HDL assignment warning at IRAM.v(43): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 43
Warning (10230): Verilog HDL assignment warning at IRAM.v(44): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 44
Warning (10230): Verilog HDL assignment warning at IRAM.v(45): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 45
Warning (10230): Verilog HDL assignment warning at IRAM.v(47): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 47
Warning (10230): Verilog HDL assignment warning at IRAM.v(48): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 48
Warning (10230): Verilog HDL assignment warning at IRAM.v(49): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 49
Warning (10230): Verilog HDL assignment warning at IRAM.v(50): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 50
Warning (10230): Verilog HDL assignment warning at IRAM.v(51): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 51
Warning (10230): Verilog HDL assignment warning at IRAM.v(54): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 54
Warning (10230): Verilog HDL assignment warning at IRAM.v(55): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 55
Warning (10230): Verilog HDL assignment warning at IRAM.v(56): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 56
Warning (10230): Verilog HDL assignment warning at IRAM.v(58): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 58
Warning (10230): Verilog HDL assignment warning at IRAM.v(59): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 59
Warning (10230): Verilog HDL assignment warning at IRAM.v(60): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 60
Warning (10230): Verilog HDL assignment warning at IRAM.v(61): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 61
Warning (10230): Verilog HDL assignment warning at IRAM.v(62): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 62
Warning (10230): Verilog HDL assignment warning at IRAM.v(65): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 65
Warning (10230): Verilog HDL assignment warning at IRAM.v(66): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 66
Warning (10230): Verilog HDL assignment warning at IRAM.v(67): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 67
Warning (10230): Verilog HDL assignment warning at IRAM.v(68): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 68
Warning (10230): Verilog HDL assignment warning at IRAM.v(69): truncated value with size 32 to match size of target (20) File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 69
Warning (10030): Net "ram.data_a" at IRAM.v(5) has no driver or initial value, using a default initial value '0' File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 5
Warning (10030): Net "ram.waddr_a" at IRAM.v(5) has no driver or initial value, using a default initial value '0' File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 5
Warning (10030): Net "ram.we_a" at IRAM.v(5) has no driver or initial value, using a default initial value '0' File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/IRAM.v Line: 5
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[31]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[30]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[29]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[28]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[27]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[26]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[25]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[24]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[23]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[22]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[21]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|DR_out[20]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 10
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|op[3]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 26
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|op[2]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 26
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[31]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[30]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[29]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[28]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[27]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[26]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[25]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[24]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[23]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[22]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[21]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
    Warning (12110): Net "SINGLE_CORE_PROCESSOR:core1|AC_out[20]" is missing source, defaulting to GND File: D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/SINGLE_CORE_PROCESSOR.v Line: 47
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/output_files/SINGLE_CORE-PROCESSOR.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 89 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Fri Jul 02 03:01:41 2021
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:23


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in D:/THISHANI/ACA/FPGA_Work/SINGLE_CORE-PROCESSOR/output_files/SINGLE_CORE-PROCESSOR.map.smsg.


