cocci_test_suite() {
	unsigned char *cocci_id/* drivers/clk/imx/clk-imx35.c 98 */;
	struct arm_ahb_div *cocci_id/* drivers/clk/imx/clk-imx35.c 97 */;
	u32 cocci_id/* drivers/clk/imx/clk-imx35.c 96 */;
	void __iomem *cocci_id/* drivers/clk/imx/clk-imx35.c 95 */;
	void __init cocci_id/* drivers/clk/imx/clk-imx35.c 93 */;
	void cocci_id/* drivers/clk/imx/clk-imx35.c 93 */;
	struct clk **constcocci_id/* drivers/clk/imx/clk-imx35.c 85 */[]__initconst;
	struct clk *cocci_id/* drivers/clk/imx/clk-imx35.c 83 */[clk_max];
	enum mx35_clks{ckih, mpll, ppll, mpll_075, arm, hsp, hsp_div, hsp_sel, ahb, ipg, arm_per_div, ahb_per_div, ipg_per, uart_sel, uart_div, esdhc_sel, esdhc1_div, esdhc2_div, esdhc3_div, spdif_sel, spdif_div_pre, spdif_div_post, ssi_sel, ssi1_div_pre, ssi1_div_post, ssi2_div_pre, ssi2_div_post, usb_sel, usb_div, nfc_div, asrc_gate, pata_gate, audmux_gate, can1_gate, can2_gate, cspi1_gate, cspi2_gate, ect_gate, edio_gate, emi_gate, epit1_gate, epit2_gate, esai_gate, esdhc1_gate, esdhc2_gate, esdhc3_gate, fec_gate, gpio1_gate, gpio2_gate, gpio3_gate, gpt_gate, i2c1_gate, i2c2_gate, i2c3_gate, iomuxc_gate, ipu_gate, kpp_gate, mlb_gate, mshc_gate, owire_gate, pwm_gate, rngc_gate, rtc_gate, rtic_gate, scc_gate, sdma_gate, spba_gate, spdif_gate, ssi1_gate, ssi2_gate, uart1_gate, uart2_gate, uart3_gate, usbotg_gate, wdog_gate, max_gate, admux_gate, csi_gate, csi_div, csi_sel, iim_gate, gpu2d_gate, ckil, clk_max,} cocci_id/* drivers/clk/imx/clk-imx35.c 64 */;
	const char *cocci_id/* drivers/clk/imx/clk-imx35.c 62 */[];
	struct clk_onecell_data cocci_id/* drivers/clk/imx/clk-imx35.c 59 */;
	char cocci_id/* drivers/clk/imx/clk-imx35.c 57 */[];
	struct arm_ahb_div cocci_id/* drivers/clk/imx/clk-imx35.c 37 */[];
	struct arm_ahb_div {
		unsigned char arm,ahb,sel;
	} cocci_id/* drivers/clk/imx/clk-imx35.c 33 */;
	struct device_node *cocci_id/* drivers/clk/imx/clk-imx35.c 319 */;
	int __init cocci_id/* drivers/clk/imx/clk-imx35.c 251 */;
}
