

================================================================
== Vitis HLS Report for 'log_99_33_s'
================================================================
* Date:           Wed Mar 29 22:11:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cluster
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.289 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2171|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   21|    3212|   1902|    -|
|Memory           |       15|    -|       6|      6|    -|
|Multiplexer      |        -|    -|       -|    338|    -|
|Register         |        -|    -|    3028|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       15|   21|    6246|   4417|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    9|       5|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |mul_110s_6ns_110_5_1_U11  |mul_110s_6ns_110_5_1  |        0|   4|  441|  256|    0|
    |mul_29ns_29ns_58_2_1_U17  |mul_29ns_29ns_58_2_1  |        0|   3|   95|   46|    0|
    |mul_60ns_6ns_66_5_1_U16   |mul_60ns_6ns_66_5_1   |        0|   2|  471|  320|    0|
    |mul_65ns_6ns_71_5_1_U15   |mul_65ns_6ns_71_5_1   |        0|   3|  441|  256|    0|
    |mul_70ns_6ns_76_5_1_U14   |mul_70ns_6ns_76_5_1   |        0|   3|  441|  256|    0|
    |mul_75ns_6ns_81_5_1_U13   |mul_75ns_6ns_81_5_1   |        0|   3|  441|  256|    0|
    |mul_7s_83ns_88_5_1_U10    |mul_7s_83ns_88_5_1    |        0|   3|  441|  256|    0|
    |mul_81ns_4ns_85_5_1_U12   |mul_81ns_4ns_85_5_1   |        0|   0|  441|  256|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+
    |Total                     |                      |        0|  21| 3212| 1902|    0|
    +--------------------------+----------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                            Memory                           |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_U  |log_99_33_s_log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_ROM_AUTbkb  |        3|  0|   0|    0|    64|   82|     1|         5248|
    |log_apfixed_reduce_log_inverse_lut_table_array_V_U           |log_99_33_s_log_apfixed_reduce_log_inverse_lut_table_array_V_ROM_AUTO_1R          |        0|  6|   6|    0|    64|    6|     1|          384|
    |log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_U  |log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_ROM_AUTeOg  |        2|  0|   0|    0|    64|   70|     1|         4480|
    |log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_U  |log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_ROM_AUTfYi  |        2|  0|   0|    0|    64|   65|     1|         4160|
    |log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_U  |log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_ROM_AUTg8j  |        2|  0|   0|    0|    64|   60|     1|         3840|
    |log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_U   |log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_ROM_AUTOcud  |        3|  0|   0|    0|    16|   78|     1|         1248|
    |log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_U   |log_99_33_s_log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_ROM_AUTOdEe  |        3|  0|   0|    0|    64|   75|     1|         4800|
    +-------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                        |                                                                                  |       15|  6|   6|    0|   400|  436|     7|        24160|
    +-------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln778_fu_1273_p2     |         +|   0|  0|  88|          88|          88|
    |add_ln813_1_fu_1210_p2   |         +|   0|  0|  78|          78|          78|
    |add_ln813_2_fu_1215_p2   |         +|   0|  0|  78|          78|          78|
    |add_ln813_3_fu_1183_p2   |         +|   0|  0|  89|          82|          82|
    |add_ln813_4_fu_1224_p2   |         +|   0|  0|  96|          89|          89|
    |add_ln813_5_fu_1233_p2   |         +|   0|  0|  88|          88|          88|
    |add_ln813_6_fu_1251_p2   |         +|   0|  0|  89|          89|          89|
    |add_ln813_7_fu_1239_p2   |         +|   0|  0|  88|          88|          88|
    |add_ln813_fu_1177_p2     |         +|   0|  0|  73|          66|          66|
    |b_exp_V_3_fu_478_p2      |         +|   0|  0|  14|           7|           2|
    |log_base_V_2_fu_1256_p2  |         +|   0|  0|  89|          89|          89|
    |log_base_V_fu_1289_p2    |         +|   0|  0|  88|          88|          88|
    |ret_V_11_fu_714_p2       |         +|   0|  0|  86|          86|          86|
    |ret_V_12_fu_792_p2       |         +|   0|  0|  84|          84|          84|
    |ret_V_13_fu_879_p2       |         +|   0|  0|  89|          89|          89|
    |ret_V_14_fu_966_p2       |         +|   0|  0|  94|          94|          94|
    |ret_V_15_fu_1053_p2      |         +|   0|  0|  99|          99|          99|
    |ret_V_10_fu_1070_p2      |         -|   0|  0|  99|          99|          99|
    |ret_V_2_fu_722_p2        |         -|   0|  0|  86|          86|          86|
    |ret_V_4_fu_809_p2        |         -|   0|  0|  84|          84|          84|
    |ret_V_6_fu_896_p2        |         -|   0|  0|  89|          89|          89|
    |ret_V_8_fu_983_p2        |         -|   0|  0|  94|          94|          94|
    |ret_V_fu_1161_p2         |         -|   0|  0|  93|          86|          86|
    |icmp_ln1652_fu_413_p2    |      icmp|   0|  0|  40|          99|           1|
    |icmp_ln731_1_fu_527_p2   |      icmp|   0|  0|  43|         109|         109|
    |icmp_ln731_fu_459_p2     |      icmp|   0|  0|  43|         109|         109|
    |select_ln1488_fu_684_p3  |    select|   0|  0|  86|           1|          86|
    |select_ln731_fu_547_p3   |    select|   0|  0|   2|           1|           1|
    |xor_ln731_fu_541_p2      |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|2171|        2240|        2223|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  225|         52|    1|         52|
    |ap_phi_mux_b_frac_013_lcssa29_phi_fu_364_p4  |    9|          2|   99|        198|
    |ap_phi_mux_conv_i_i_i38032_phi_fu_353_p4     |    9|          2|   82|        164|
    |ap_phi_mux_index0_V_2_phi_fu_374_p4          |   14|          3|    6|         18|
    |ap_phi_mux_r_V_12_phi_fu_406_p4              |    9|          2|   72|        144|
    |ap_return                                    |    9|          2|   72|        144|
    |b_exp_V_fu_248                               |    9|          2|    7|         14|
    |b_frac_013_lcssa29_reg_361                   |    9|          2|   99|        198|
    |conv_i_i_i38031_reg_380                      |    9|          2|   82|        164|
    |conv_i_i_i38032_reg_349                      |    9|          2|   82|        164|
    |p_Val2_33_fu_244                             |    9|          2|   98|        196|
    |r_V_12_reg_402                               |    9|          2|   72|        144|
    |r_V_reg_391                                  |    9|          2|   99|        198|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  338|         77|  871|       1798|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_V_reg_1387                     |   4|   0|    4|          0|
    |add_ln813_2_reg_1640             |  78|   0|   78|          0|
    |add_ln813_3_reg_1634             |  82|   0|   82|          0|
    |add_ln813_4_reg_1646             |  89|   0|   89|          0|
    |add_ln813_7_reg_1651             |  88|   0|   88|          0|
    |add_ln813_reg_1629               |  66|   0|   66|          0|
    |ap_CS_fsm                        |  51|   0|   51|          0|
    |ap_return_preg                   |  72|   0|   72|          0|
    |b_exp_V_3_reg_1332               |   7|   0|    7|          0|
    |b_exp_V_fu_248                   |   7|   0|    7|          0|
    |b_frac_013_lcssa29_reg_361       |  99|   0|  110|         11|
    |b_frac_tilde_inverse_V_reg_1377  |   6|   0|    6|          0|
    |conv_i_i_i38031_reg_380          |  82|   0|   82|          0|
    |conv_i_i_i38032_reg_349          |  82|   0|   82|          0|
    |icmp_ln1652_reg_1305             |   1|   0|    1|          0|
    |icmp_ln731_reg_1314              |   1|   0|    1|          0|
    |logn_V_2_reg_1618                |  70|   0|   70|          0|
    |logn_V_reg_1613                  |  78|   0|   78|          0|
    |p_Result_101_reg_1656            |   1|   0|    1|          0|
    |p_Result_s_reg_1349              |   1|   0|    1|          0|
    |p_Val2_33_fu_244                 |  98|   0|  109|         11|
    |p_Val2_34_reg_1338               |  98|   0|  109|         11|
    |r_V_11_reg_1661                  |  72|   0|   72|          0|
    |r_V_12_reg_402                   |  72|   0|   72|          0|
    |r_V_13_reg_1343                  |  98|   0|  110|         12|
    |r_V_14_reg_1429                  |  85|   0|   85|          0|
    |r_V_15_reg_1461                  |  81|   0|   81|          0|
    |r_V_16_reg_1493                  |  76|   0|   76|          0|
    |r_V_17_reg_1525                  |  71|   0|   71|          0|
    |r_V_18_reg_1557                  |  66|   0|   66|          0|
    |r_V_reg_391                      |  99|   0|  110|         11|
    |rhs_s_reg_1608                   |  57|   0|   57|          0|
    |select_ln1488_reg_1414           |  83|   0|   86|          3|
    |tmp_30_reg_1393                  |  81|   0|   81|          0|
    |tmp_31_reg_1404                  |  80|   0|   80|          0|
    |tmp_33_reg_1409                  |  77|   0|   77|          0|
    |tmp_34_reg_1434                  |  75|   0|   75|          0|
    |tmp_35_reg_1440                  |  69|   0|   69|          0|
    |tmp_36_reg_1445                  |   6|   0|    6|          0|
    |tmp_37_reg_1466                  |  70|   0|   70|          0|
    |tmp_38_reg_1399                  |   1|   0|    1|          0|
    |tmp_39_reg_1472                  |  64|   0|   64|          0|
    |tmp_40_reg_1477                  |   6|   0|    6|          0|
    |tmp_41_reg_1498                  |  65|   0|   65|          0|
    |tmp_42_reg_1504                  |  59|   0|   59|          0|
    |tmp_43_reg_1509                  |   6|   0|    6|          0|
    |tmp_44_reg_1530                  |  60|   0|   60|          0|
    |tmp_45_reg_1536                  |  54|   0|   54|          0|
    |tmp_46_reg_1541                  |   6|   0|    6|          0|
    |tmp_47_reg_1562                  |  55|   0|   55|          0|
    |tmp_48_reg_1567                  |  29|   0|   29|          0|
    |trunc_ln1_reg_1361               |  82|   0|   82|          0|
    |trunc_ln818_2_reg_1623           |  56|   0|   56|          0|
    |zext_ln541_reg_1367              |   6|   0|   64|         58|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |3028|   0| 3145|        117|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|   log<99, 33>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|   log<99, 33>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|   log<99, 33>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|   log<99, 33>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|   log<99, 33>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|   log<99, 33>|  return value|
|ap_return  |  out|   72|  ap_ctrl_hs|   log<99, 33>|  return value|
|x          |   in|   99|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 51 8 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.83>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specpipeline_ln501 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:501]   --->   Operation 52 'specpipeline' 'specpipeline_ln501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_read = read i99 @_ssdm_op_Read.ap_auto.i99, i99 %x"   --->   Operation 53 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (3.15ns)   --->   "%icmp_ln1652 = icmp_slt  i99 %x_read, i99 1"   --->   Operation 54 'icmp' 'icmp_ln1652' <Predicate = true> <Delay = 3.15> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.58ns)   --->   "%br_ln703 = br i1 %icmp_ln1652, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, void %if.end66" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:703]   --->   Operation 55 'br' 'br_ln703' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln594 = trunc i99 %x_read"   --->   Operation 56 'trunc' 'trunc_ln594' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_100 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i1.i98.i11, i1 0, i98 %trunc_ln594, i11 0"   --->   Operation 57 'bitconcatenate' 'p_Result_100' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_117_cast = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i98.i11, i98 %trunc_ln594, i11 0"   --->   Operation 58 'bitconcatenate' 'p_Result_117_cast' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i99.i32.i32, i99 %x_read, i32 96, i32 97" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 59 'partselect' 'tmp_s' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i2.i107, i2 %tmp_s, i107 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 60 'bitconcatenate' 'and_ln' <Predicate = (!icmp_ln1652)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (3.26ns)   --->   "%icmp_ln731 = icmp_eq  i109 %and_ln, i109 486777830487640090174734030864384" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 61 'icmp' 'icmp_ln731' <Predicate = (!icmp_ln1652)> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln731 = br i1 %icmp_ln731, void %for.inc.preheader, void %if.else34" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 62 'br' 'br_ln731' <Predicate = (!icmp_ln1652)> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Val2_33 = alloca i32 1"   --->   Operation 63 'alloca' 'p_Val2_33' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%b_exp_V = alloca i32 1"   --->   Operation 64 'alloca' 'b_exp_V' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln53 = store i7 32, i7 %b_exp_V"   --->   Operation 65 'store' 'store_ln53' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln53 = store i109 %p_Result_117_cast, i109 %p_Val2_33"   --->   Operation 66 'store' 'store_ln53' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln53 = br void %for.inc"   --->   Operation 67 'br' 'br_ln53' <Predicate = (!icmp_ln1652 & !icmp_ln731)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%b_exp_V_2 = load i7 %b_exp_V"   --->   Operation 68 'load' 'b_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.87ns)   --->   "%b_exp_V_3 = add i7 %b_exp_V_2, i7 127"   --->   Operation 69 'add' 'b_exp_V_3' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.97>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_Val2_34 = load i109 %p_Val2_33"   --->   Operation 70 'load' 'p_Val2_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%r_V_13 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i109.i1, i109 %p_Val2_34, i1 0"   --->   Operation 71 'bitconcatenate' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1453 = shl i109 %p_Val2_34, i109 1"   --->   Operation 72 'shl' 'shl_ln1453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i109.i32, i109 %p_Val2_34, i32 108"   --->   Operation 73 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i109.i32.i32, i109 %p_Val2_34, i32 106, i32 107" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 74 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%and_ln731_1 = bitconcatenate i109 @_ssdm_op_BitConcatenate.i109.i2.i107, i2 %tmp_29, i107 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 75 'bitconcatenate' 'and_ln731_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (3.26ns)   --->   "%icmp_ln731_1 = icmp_eq  i109 %and_ln731_1, i109 486777830487640090174734030864384" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 76 'icmp' 'icmp_ln731_1' <Predicate = true> <Delay = 3.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i109.i32, i109 %p_Val2_34, i32 107" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 77 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln731)   --->   "%xor_ln731 = xor i1 %tmp, i1 1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 78 'xor' 'xor_ln731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln731 = select i1 %p_Result_s, i1 %xor_ln731, i1 %icmp_ln731_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 79 'select' 'select_ln731' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln731 = br i1 %select_ln731, void %for.inc.for.inc_crit_edge, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 80 'br' 'br_ln731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln731 = store i7 %b_exp_V_3, i7 %b_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 81 'store' 'store_ln731' <Predicate = (!select_ln731)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln731 = store i109 %shl_ln1453, i109 %p_Val2_33" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 82 'store' 'store_ln731' <Predicate = (!select_ln731)> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln731 = br void %for.inc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:731]   --->   Operation 83 'br' 'br_ln731' <Predicate = (!select_ln731)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i7 %b_exp_V_3"   --->   Operation 84 'sext' 'sext_ln1273' <Predicate = (select_ln731)> <Delay = 0.00>
ST_3 : Operation 85 [5/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 85 'mul' 'mul_ln1273' <Predicate = (select_ln731)> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.97>
ST_4 : Operation 86 [4/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 86 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.97>
ST_5 : Operation 87 [3/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 87 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.97>
ST_6 : Operation 88 [2/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 88 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.97>
ST_7 : Operation 89 [1/5] (6.97ns)   --->   "%mul_ln1273 = mul i88 %sext_ln1273, i88 3351854093488004965279630"   --->   Operation 89 'mul' 'mul_ln1273' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i82 @_ssdm_op_PartSelect.i82.i88.i32.i32, i88 %mul_ln1273, i32 6, i32 87"   --->   Operation 90 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.49>
ST_8 : Operation 91 [1/1] (1.58ns)   --->   "%br_ln748 = br i1 %p_Result_s, void %if.else34, void %if.then31" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:748]   --->   Operation 91 'br' 'br_ln748' <Predicate = (!icmp_ln731)> <Delay = 1.58>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%index0_V = partselect i6 @_ssdm_op_PartSelect.i6.i109.i32.i32, i109 %p_Val2_34, i32 102, i32 107"   --->   Operation 92 'partselect' 'index0_V' <Predicate = (!icmp_ln731 & p_Result_s)> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (1.58ns)   --->   "%br_ln748 = br void %if.end37" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:748]   --->   Operation 93 'br' 'br_ln748' <Predicate = (!icmp_ln731 & p_Result_s)> <Delay = 1.58>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%conv_i_i_i38032 = phi i82 %trunc_ln1, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge, i82 1675927046744002482639815, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 94 'phi' 'conv_i_i_i38032' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%b_frac_013_lcssa29 = phi i110 %r_V_13, void %for.body._ZN13ap_fixed_baseILi7ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_crit_edge, i110 %p_Result_100, void %_ZN9ap_ufixedILi110ELi1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit"   --->   Operation 95 'phi' 'b_frac_013_lcssa29' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%index0_V_1 = partselect i6 @_ssdm_op_PartSelect.i6.i110.i32.i32, i110 %b_frac_013_lcssa29, i32 102, i32 107"   --->   Operation 96 'partselect' 'index0_V_1' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!p_Result_s) | (icmp_ln731)> <Delay = 1.58>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%index0_V_2 = phi i6 %index0_V, void %if.then31, i6 %index0_V_1, void %if.else34"   --->   Operation 98 'phi' 'index0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i6 %index0_V_2"   --->   Operation 99 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_inverse_lut_table_array_V_addr = getelementptr i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756]   --->   Operation 100 'getelementptr' 'log_apfixed_reduce_log_inverse_lut_table_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [2/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756]   --->   Operation 101 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%conv_i_i_i38031 = phi i82 %trunc_ln1, void %if.then31, i82 %conv_i_i_i38032, void %if.else34"   --->   Operation 102 'phi' 'conv_i_i_i38031' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%r_V = phi i110 %r_V_13, void %if.then31, i110 %b_frac_013_lcssa29, void %if.else34"   --->   Operation 103 'phi' 'r_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/2] (2.32ns)   --->   "%b_frac_tilde_inverse_V = load i6 %log_apfixed_reduce_log_inverse_lut_table_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:756]   --->   Operation 104 'load' 'b_frac_tilde_inverse_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 64> <ROM>

State 10 <SV = 9> <Delay = 6.97>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i6 %b_frac_tilde_inverse_V"   --->   Operation 105 'zext' 'zext_ln1273' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 106 [5/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 106 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.97>
ST_11 : Operation 107 [4/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 107 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.97>
ST_12 : Operation 108 [3/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 108 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.97>
ST_13 : Operation 109 [2/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 109 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.97>
ST_14 : Operation 110 [1/5] (6.97ns)   --->   "%r_V_3 = mul i110 %r_V, i110 %zext_ln1273"   --->   Operation 110 'mul' 'r_V_3' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [1/1] (0.00ns)   --->   "%a_V = partselect i4 @_ssdm_op_PartSelect.i4.i110.i32.i32, i110 %r_V_3, i32 106, i32 109"   --->   Operation 111 'partselect' 'a_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i81 @_ssdm_op_PartSelect.i81.i110.i32.i32, i110 %r_V_3, i32 29, i32 109"   --->   Operation 112 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i110.i32, i110 %r_V_3, i32 109"   --->   Operation 113 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i80 @_ssdm_op_PartSelect.i80.i110.i32.i32, i110 %r_V_3, i32 30, i32 109"   --->   Operation 114 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i77 @_ssdm_op_PartSelect.i77.i110.i32.i32, i110 %r_V_3, i32 29, i32 105"   --->   Operation 115 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.97>
ST_15 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1488_cast = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i5.i80, i5 16, i80 %tmp_31"   --->   Operation 116 'bitconcatenate' 'zext_ln1488_cast' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_15 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i86 @_ssdm_op_BitConcatenate.i86.i5.i81, i5 16, i81 %tmp_30"   --->   Operation 117 'bitconcatenate' 'tmp_32' <Predicate = (tmp_38)> <Delay = 0.00>
ST_15 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i85 %zext_ln1488_cast"   --->   Operation 118 'zext' 'zext_ln1488' <Predicate = (!tmp_38)> <Delay = 0.00>
ST_15 : Operation 119 [1/1] (1.05ns)   --->   "%select_ln1488 = select i1 %tmp_38, i86 %tmp_32, i86 %zext_ln1488"   --->   Operation 119 'select' 'select_ln1488' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i4 %a_V"   --->   Operation 120 'zext' 'zext_ln1271' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i81 %tmp_30"   --->   Operation 121 'zext' 'zext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 122 [5/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 122 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.97>
ST_16 : Operation 123 [4/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 123 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.97>
ST_17 : Operation 124 [3/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 124 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.97>
ST_18 : Operation 125 [2/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 125 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.97>
ST_19 : Operation 126 [1/5] (6.97ns)   --->   "%r_V_14 = mul i85 %zext_ln1273_1, i85 %zext_ln1271"   --->   Operation 126 'mul' 'r_V_14' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.95>
ST_20 : Operation 127 [1/1] (0.00ns)   --->   "%lhs = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i77.i8, i77 %tmp_33, i8 0"   --->   Operation 127 'bitconcatenate' 'lhs' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i85 %lhs"   --->   Operation 128 'zext' 'zext_ln1347' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_11 = add i86 %zext_ln1347, i86 %select_ln1488"   --->   Operation 129 'add' 'ret_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1348 = zext i85 %r_V_14"   --->   Operation 130 'zext' 'zext_ln1348' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 131 [1/1] (5.95ns) (root node of TernaryAdder)   --->   "%ret_V_2 = sub i86 %ret_V_11, i86 %zext_ln1348"   --->   Operation 131 'sub' 'ret_V_2' <Predicate = true> <Delay = 5.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i75 @_ssdm_op_PartSelect.i75.i86.i32.i32, i86 %ret_V_2, i32 11, i32 85"   --->   Operation 132 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i69 @_ssdm_op_PartSelect.i69.i86.i32.i32, i86 %ret_V_2, i32 11, i32 79"   --->   Operation 133 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i6 @_ssdm_op_PartSelect.i6.i86.i32.i32, i86 %ret_V_2, i32 80, i32 85"   --->   Operation 134 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 6.97>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln1271_1 = zext i6 %tmp_36"   --->   Operation 135 'zext' 'zext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i75 %tmp_34"   --->   Operation 136 'zext' 'zext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 137 [5/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 137 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.97>
ST_22 : Operation 138 [4/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 138 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.97>
ST_23 : Operation 139 [3/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 139 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.97>
ST_24 : Operation 140 [2/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 140 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.97>
ST_25 : Operation 141 [1/5] (6.97ns)   --->   "%r_V_15 = mul i81 %zext_ln1273_2, i81 %zext_ln1271_1"   --->   Operation 141 'mul' 'r_V_15' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.89>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%eZ = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i8.i75, i8 128, i75 %tmp_34"   --->   Operation 142 'bitconcatenate' 'eZ' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i69.i14, i69 %tmp_35, i14 0"   --->   Operation 143 'bitconcatenate' 'lhs_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i83 %lhs_2"   --->   Operation 144 'zext' 'zext_ln1347_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i83 %eZ"   --->   Operation 145 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_12 = add i84 %zext_ln1347_1, i84 %zext_ln813"   --->   Operation 146 'add' 'ret_V_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 147 [1/1] (0.00ns)   --->   "%rhs_3 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i81.i1, i81 %r_V_15, i1 0"   --->   Operation 147 'bitconcatenate' 'rhs_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln1348_1 = zext i82 %rhs_3"   --->   Operation 148 'zext' 'zext_ln1348_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (5.89ns) (root node of TernaryAdder)   --->   "%ret_V_4 = sub i84 %ret_V_12, i84 %zext_ln1348_1"   --->   Operation 149 'sub' 'ret_V_4' <Predicate = true> <Delay = 5.89> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i70 @_ssdm_op_PartSelect.i70.i84.i32.i32, i84 %ret_V_4, i32 14, i32 83"   --->   Operation 150 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i64 @_ssdm_op_PartSelect.i64.i84.i32.i32, i84 %ret_V_4, i32 14, i32 77"   --->   Operation 151 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i6 @_ssdm_op_PartSelect.i6.i84.i32.i32, i84 %ret_V_4, i32 78, i32 83"   --->   Operation 152 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.97>
ST_27 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1271_2 = zext i6 %tmp_40"   --->   Operation 153 'zext' 'zext_ln1271_2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1273_3 = zext i70 %tmp_37"   --->   Operation 154 'zext' 'zext_ln1273_3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 155 [5/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 155 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.97>
ST_28 : Operation 156 [4/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 156 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.97>
ST_29 : Operation 157 [3/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 157 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.97>
ST_30 : Operation 158 [2/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 158 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.97>
ST_31 : Operation 159 [1/5] (6.97ns)   --->   "%r_V_16 = mul i76 %zext_ln1273_3, i76 %zext_ln1271_2"   --->   Operation 159 'mul' 'r_V_16' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.03>
ST_32 : Operation 160 [1/1] (0.00ns)   --->   "%eZ_1 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i13.i70, i13 4096, i70 %tmp_37"   --->   Operation 160 'bitconcatenate' 'eZ_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 161 [1/1] (0.00ns)   --->   "%lhs_4 = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i64.i24, i64 %tmp_39, i24 0"   --->   Operation 161 'bitconcatenate' 'lhs_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i88 %lhs_4"   --->   Operation 162 'zext' 'zext_ln1347_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i83 %eZ_1"   --->   Operation 163 'zext' 'zext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_13 = add i89 %zext_ln1347_2, i89 %zext_ln813_1"   --->   Operation 164 'add' 'ret_V_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 165 [1/1] (0.00ns)   --->   "%rhs_6 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i76.i6, i76 %r_V_16, i6 0"   --->   Operation 165 'bitconcatenate' 'rhs_6' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln1348_2 = zext i82 %rhs_6"   --->   Operation 166 'zext' 'zext_ln1348_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 167 [1/1] (6.03ns) (root node of TernaryAdder)   --->   "%ret_V_6 = sub i89 %ret_V_13, i89 %zext_ln1348_2"   --->   Operation 167 'sub' 'ret_V_6' <Predicate = true> <Delay = 6.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i65 @_ssdm_op_PartSelect.i65.i89.i32.i32, i89 %ret_V_6, i32 24, i32 88"   --->   Operation 168 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i59 @_ssdm_op_PartSelect.i59.i89.i32.i32, i89 %ret_V_6, i32 24, i32 82"   --->   Operation 169 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i6 @_ssdm_op_PartSelect.i6.i89.i32.i32, i89 %ret_V_6, i32 83, i32 88"   --->   Operation 170 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>

State 33 <SV = 32> <Delay = 6.97>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln1271_3 = zext i6 %tmp_43"   --->   Operation 171 'zext' 'zext_ln1271_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln1273_4 = zext i65 %tmp_41"   --->   Operation 172 'zext' 'zext_ln1273_4' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 173 [5/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 173 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.97>
ST_34 : Operation 174 [4/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 174 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.97>
ST_35 : Operation 175 [3/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 175 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.97>
ST_36 : Operation 176 [2/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 176 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.97>
ST_37 : Operation 177 [1/5] (6.97ns)   --->   "%r_V_17 = mul i71 %zext_ln1273_4, i71 %zext_ln1271_3"   --->   Operation 177 'mul' 'r_V_17' <Predicate = true> <Delay = 6.97> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.18>
ST_38 : Operation 178 [1/1] (0.00ns)   --->   "%eZ_2 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i18.i65, i18 131072, i65 %tmp_41"   --->   Operation 178 'bitconcatenate' 'eZ_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 179 [1/1] (0.00ns)   --->   "%lhs_6 = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i59.i34, i59 %tmp_42, i34 0"   --->   Operation 179 'bitconcatenate' 'lhs_6' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i93 %lhs_6"   --->   Operation 180 'zext' 'zext_ln1347_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i83 %eZ_2"   --->   Operation 181 'zext' 'zext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 182 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_14 = add i94 %zext_ln1347_3, i94 %zext_ln813_2"   --->   Operation 182 'add' 'ret_V_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 183 [1/1] (0.00ns)   --->   "%rhs_9 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i71.i11, i71 %r_V_17, i11 0"   --->   Operation 183 'bitconcatenate' 'rhs_9' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln1348_3 = zext i82 %rhs_9"   --->   Operation 184 'zext' 'zext_ln1348_3' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 185 [1/1] (6.18ns) (root node of TernaryAdder)   --->   "%ret_V_8 = sub i94 %ret_V_14, i94 %zext_ln1348_3"   --->   Operation 185 'sub' 'ret_V_8' <Predicate = true> <Delay = 6.18> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i60 @_ssdm_op_PartSelect.i60.i94.i32.i32, i94 %ret_V_8, i32 34, i32 93"   --->   Operation 186 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i54 @_ssdm_op_PartSelect.i54.i94.i32.i32, i94 %ret_V_8, i32 34, i32 87"   --->   Operation 187 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i6 @_ssdm_op_PartSelect.i6.i94.i32.i32, i94 %ret_V_8, i32 88, i32 93"   --->   Operation 188 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>

State 39 <SV = 38> <Delay = 6.73>
ST_39 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1271_4 = zext i6 %tmp_46"   --->   Operation 189 'zext' 'zext_ln1271_4' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln1273_5 = zext i60 %tmp_44"   --->   Operation 190 'zext' 'zext_ln1273_5' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 191 [5/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 191 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.73>
ST_40 : Operation 192 [4/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 192 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.73>
ST_41 : Operation 193 [3/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 193 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.73>
ST_42 : Operation 194 [2/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 194 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.73>
ST_43 : Operation 195 [1/5] (6.73ns)   --->   "%r_V_18 = mul i66 %zext_ln1273_5, i66 %zext_ln1271_4"   --->   Operation 195 'mul' 'r_V_18' <Predicate = true> <Delay = 6.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.33>
ST_44 : Operation 196 [1/1] (0.00ns)   --->   "%eZ_3 = bitconcatenate i83 @_ssdm_op_BitConcatenate.i83.i23.i60, i23 4194304, i60 %tmp_44"   --->   Operation 196 'bitconcatenate' 'eZ_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 197 [1/1] (0.00ns)   --->   "%lhs_8 = bitconcatenate i98 @_ssdm_op_BitConcatenate.i98.i54.i44, i54 %tmp_45, i44 0"   --->   Operation 197 'bitconcatenate' 'lhs_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i98 %lhs_8"   --->   Operation 198 'zext' 'zext_ln1347_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i83 %eZ_3"   --->   Operation 199 'zext' 'zext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_15 = add i99 %zext_ln1347_4, i99 %zext_ln813_3"   --->   Operation 200 'add' 'ret_V_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 201 [1/1] (0.00ns)   --->   "%rhs_12 = bitconcatenate i82 @_ssdm_op_BitConcatenate.i82.i66.i16, i66 %r_V_18, i16 0"   --->   Operation 201 'bitconcatenate' 'rhs_12' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1348_4 = zext i82 %rhs_12"   --->   Operation 202 'zext' 'zext_ln1348_4' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 203 [1/1] (6.33ns) (root node of TernaryAdder)   --->   "%ret_V_10 = sub i99 %ret_V_15, i99 %zext_ln1348_4"   --->   Operation 203 'sub' 'ret_V_10' <Predicate = true> <Delay = 6.33> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i55 @_ssdm_op_PartSelect.i55.i99.i32.i32, i99 %ret_V_10, i32 44, i32 98"   --->   Operation 204 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i29 @_ssdm_op_PartSelect.i29.i99.i32.i32, i99 %ret_V_10, i32 70, i32 98"   --->   Operation 205 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i29 %tmp_48"   --->   Operation 206 'zext' 'zext_ln1270' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 207 [2/2] (6.91ns)   --->   "%r_V_19 = mul i58 %zext_ln1270, i58 %zext_ln1270"   --->   Operation 207 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 208 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr = getelementptr i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i64 0, i64 %zext_ln541" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759]   --->   Operation 208 'getelementptr' 'log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 209 [2/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759]   --->   Operation 209 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_46 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i4 %a_V"   --->   Operation 210 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 211 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr = getelementptr i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i64 0, i64 %zext_ln541_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 211 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 212 [2/2] (3.25ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 212 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 78> <Depth = 16> <ROM>
ST_46 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i6 %tmp_36"   --->   Operation 213 'zext' 'zext_ln541_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 214 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr = getelementptr i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i64 0, i64 %zext_ln541_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 214 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 215 [2/2] (3.25ns)   --->   "%logn_V_1 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 215 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 75> <Depth = 64> <ROM>
ST_46 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i6 %tmp_40"   --->   Operation 216 'zext' 'zext_ln541_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 217 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr = getelementptr i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i64 0, i64 %zext_ln541_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 217 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 218 [2/2] (3.25ns)   --->   "%logn_V_2 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 218 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 70> <Depth = 64> <ROM>
ST_46 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i6 %tmp_43"   --->   Operation 219 'zext' 'zext_ln541_4' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 220 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr = getelementptr i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i64 0, i64 %zext_ln541_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 220 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 221 [2/2] (3.25ns)   --->   "%logn_V_3 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 221 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 64> <ROM>
ST_46 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i6 %tmp_46"   --->   Operation 222 'zext' 'zext_ln541_5' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 223 [1/1] (0.00ns)   --->   "%log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr = getelementptr i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i64 0, i64 %zext_ln541_5" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 223 'getelementptr' 'log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 224 [2/2] (3.25ns)   --->   "%logn_V_4 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 224 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 64> <ROM>
ST_46 : Operation 225 [1/2] (6.91ns)   --->   "%r_V_19 = mul i58 %zext_ln1270, i58 %zext_ln1270"   --->   Operation 225 'mul' 'r_V_19' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 226 [1/1] (0.00ns)   --->   "%rhs_s = partselect i57 @_ssdm_op_PartSelect.i57.i58.i32.i32, i58 %r_V_19, i32 1, i32 57"   --->   Operation 226 'partselect' 'rhs_s' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 7.28>
ST_47 : Operation 227 [1/2] (3.25ns)   --->   "%log_sum_V = load i6 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:759]   --->   Operation 227 'load' 'log_sum_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 82> <Depth = 64> <ROM>
ST_47 : Operation 228 [1/2] (3.25ns)   --->   "%logn_V = load i4 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 228 'load' 'logn_V' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 78> <Depth = 16> <ROM>
ST_47 : Operation 229 [1/2] (3.25ns)   --->   "%logn_V_1 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 229 'load' 'logn_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 75> <Depth = 64> <ROM>
ST_47 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln387 = zext i75 %logn_V_1" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 230 'zext' 'zext_ln387' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 231 [1/2] (3.25ns)   --->   "%logn_V_2 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 231 'load' 'logn_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 70> <Depth = 64> <ROM>
ST_47 : Operation 232 [1/2] (3.25ns)   --->   "%logn_V_3 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 232 'load' 'logn_V_3' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 65> <Depth = 64> <ROM>
ST_47 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln387_2 = zext i65 %logn_V_3" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 233 'zext' 'zext_ln387_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 234 [1/2] (3.25ns)   --->   "%logn_V_4 = load i6 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:186]   --->   Operation 234 'load' 'logn_V_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 64> <ROM>
ST_47 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln387_3 = zext i60 %logn_V_4" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 235 'zext' 'zext_ln387_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 236 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i85 @_ssdm_op_BitConcatenate.i85.i55.i30, i55 %tmp_47, i30 0"   --->   Operation 236 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1348_5 = zext i85 %lhs_V"   --->   Operation 237 'zext' 'zext_ln1348_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln1348_6 = zext i57 %rhs_s"   --->   Operation 238 'zext' 'zext_ln1348_6' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 239 [1/1] (4.12ns)   --->   "%ret_V = sub i86 %zext_ln1348_5, i86 %zext_ln1348_6"   --->   Operation 239 'sub' 'ret_V' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln818_2 = partselect i56 @_ssdm_op_PartSelect.i56.i86.i32.i32, i86 %ret_V, i32 30, i32 85"   --->   Operation 240 'partselect' 'trunc_ln818_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 241 [1/1] (3.54ns)   --->   "%add_ln813 = add i66 %zext_ln387_3, i66 %zext_ln387_2"   --->   Operation 241 'add' 'add_ln813' <Predicate = true> <Delay = 3.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 242 [1/1] (4.03ns)   --->   "%add_ln813_3 = add i82 %zext_ln387, i82 %log_sum_V"   --->   Operation 242 'add' 'add_ln813_3' <Predicate = true> <Delay = 4.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.00>
ST_48 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln387_1 = zext i70 %logn_V_2" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:387->C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:772]   --->   Operation 243 'zext' 'zext_ln387_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i56 %trunc_ln818_2"   --->   Operation 244 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 245 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i88 @_ssdm_op_BitConcatenate.i88.i82.i6, i82 %conv_i_i_i38031, i6 0"   --->   Operation 245 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i88 %shl_ln"   --->   Operation 246 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i66 %add_ln813"   --->   Operation 247 'zext' 'zext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1 = add i78 %zext_ln387_1, i78 %logn_V"   --->   Operation 248 'add' 'add_ln813_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 249 [1/1] (5.71ns) (root node of TernaryAdder)   --->   "%add_ln813_2 = add i78 %add_ln813_1, i78 %zext_ln813_4"   --->   Operation 249 'add' 'add_ln813_2' <Predicate = true> <Delay = 5.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i56 %trunc_ln818_2"   --->   Operation 250 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 251 [1/1] (4.20ns)   --->   "%add_ln813_4 = add i89 %sext_ln813, i89 %sext_ln818"   --->   Operation 251 'add' 'add_ln813_4' <Predicate = true> <Delay = 4.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i82 %add_ln813_3"   --->   Operation 252 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_5 = add i88 %shl_ln, i88 %sext_ln813_2"   --->   Operation 253 'add' 'add_ln813_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_48 : Operation 254 [1/1] (6.00ns) (root node of TernaryAdder)   --->   "%add_ln813_7 = add i88 %add_ln813_5, i88 %sext_ln813_3"   --->   Operation 254 'add' 'add_ln813_7' <Predicate = true> <Delay = 6.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 49 <SV = 48> <Delay = 6.03>
ST_49 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i78 %add_ln813_2"   --->   Operation 255 'zext' 'zext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i82 %add_ln813_3"   --->   Operation 256 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_6 = add i89 %add_ln813_4, i89 %sext_ln813_1"   --->   Operation 257 'add' 'add_ln813_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 258 [1/1] (6.03ns) (root node of TernaryAdder)   --->   "%log_base_V_2 = add i89 %add_ln813_6, i89 %zext_ln813_5"   --->   Operation 258 'add' 'log_base_V_2' <Predicate = true> <Delay = 6.03> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_49 : Operation 259 [1/1] (0.00ns)   --->   "%p_Result_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i89.i32, i89 %log_base_V_2, i32 88"   --->   Operation 259 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>

State 50 <SV = 49> <Delay = 6.00>
ST_50 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln813_6 = zext i78 %add_ln813_2"   --->   Operation 260 'zext' 'zext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln778 = add i88 %add_ln813_7, i88 %zext_ln813_6" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:778]   --->   Operation 261 'add' 'add_ln778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln813_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i1.i16, i1 %p_Result_101, i16 32768"   --->   Operation 262 'bitconcatenate' 'shl_ln813_1' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i17 %shl_ln813_1"   --->   Operation 263 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 264 [1/1] (6.00ns) (root node of TernaryAdder)   --->   "%log_base_V = add i88 %add_ln778, i88 %sext_ln813_4"   --->   Operation 264 'add' 'log_base_V' <Predicate = true> <Delay = 6.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 3.09> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "%r_V_11 = partselect i72 @_ssdm_op_PartSelect.i72.i88.i32.i32, i88 %log_base_V, i32 16, i32 87"   --->   Operation 265 'partselect' 'r_V_11' <Predicate = true> <Delay = 0.00>

State 51 <SV = 50> <Delay = 1.58>
ST_51 : Operation 266 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end66"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln1652)> <Delay = 1.58>
ST_51 : Operation 267 [1/1] (0.00ns)   --->   "%r_V_12 = phi i72 %r_V_11, void %if.end37, i72 0, void %entry"   --->   Operation 267 'phi' 'r_V_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 268 [1/1] (0.00ns)   --->   "%ret_ln794 = ret i72 %r_V_12" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/hls_log_apfixed.h:794]   --->   Operation 268 'ret' 'ret_ln794' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_apfixed_reduce_log_inverse_lut_table_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln501                                             (specpipeline  ) [ 0000000000000000000000000000000000000000000000000000]
x_read                                                         (read          ) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln1652                                                    (icmp          ) [ 0111111111111111111111111111111111111111111111111111]
br_ln703                                                       (br            ) [ 0111111111111111111111111111111111111111111111111111]
trunc_ln594                                                    (trunc         ) [ 0000000000000000000000000000000000000000000000000000]
p_Result_100                                                   (bitconcatenate) [ 0111111110000000000000000000000000000000000000000000]
p_Result_117_cast                                              (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
tmp_s                                                          (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
and_ln                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln731                                                     (icmp          ) [ 0111111110000000000000000000000000000000000000000000]
br_ln731                                                       (br            ) [ 0111111110000000000000000000000000000000000000000000]
p_Val2_33                                                      (alloca        ) [ 0111000000000000000000000000000000000000000000000000]
b_exp_V                                                        (alloca        ) [ 0111000000000000000000000000000000000000000000000000]
store_ln53                                                     (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln53                                                     (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln53                                                        (br            ) [ 0000000000000000000000000000000000000000000000000000]
b_exp_V_2                                                      (load          ) [ 0000000000000000000000000000000000000000000000000000]
b_exp_V_3                                                      (add           ) [ 0001000000000000000000000000000000000000000000000000]
p_Val2_34                                                      (load          ) [ 0000111110000000000000000000000000000000000000000000]
r_V_13                                                         (bitconcatenate) [ 0100111111000000000000000000000000000000000000000000]
shl_ln1453                                                     (shl           ) [ 0000000000000000000000000000000000000000000000000000]
p_Result_s                                                     (bitselect     ) [ 0000111110000000000000000000000000000000000000000000]
tmp_29                                                         (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
and_ln731_1                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
icmp_ln731_1                                                   (icmp          ) [ 0000000000000000000000000000000000000000000000000000]
tmp                                                            (bitselect     ) [ 0000000000000000000000000000000000000000000000000000]
xor_ln731                                                      (xor           ) [ 0000000000000000000000000000000000000000000000000000]
select_ln731                                                   (select        ) [ 0011000000000000000000000000000000000000000000000000]
br_ln731                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
store_ln731                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
store_ln731                                                    (store         ) [ 0000000000000000000000000000000000000000000000000000]
br_ln731                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln1273                                                    (sext          ) [ 0000111100000000000000000000000000000000000000000000]
mul_ln1273                                                     (mul           ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln1                                                      (partselect    ) [ 0100000011000000000000000000000000000000000000000000]
br_ln748                                                       (br            ) [ 0000000000000000000000000000000000000000000000000000]
index0_V                                                       (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
br_ln748                                                       (br            ) [ 0000000011000000000000000000000000000000000000000000]
conv_i_i_i38032                                                (phi           ) [ 0011111111000000000000000000000000000000000000000000]
b_frac_013_lcssa29                                             (phi           ) [ 0011111111000000000000000000000000000000000000000000]
index0_V_1                                                     (partselect    ) [ 0000000000000000000000000000000000000000000000000000]
br_ln0                                                         (br            ) [ 0000000011000000000000000000000000000000000000000000]
index0_V_2                                                     (phi           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln541                                                     (zext          ) [ 0000000001111111111111111111111111111111111111100000]
log_apfixed_reduce_log_inverse_lut_table_array_V_addr          (getelementptr ) [ 0000000001000000000000000000000000000000000000000000]
conv_i_i_i38031                                                (phi           ) [ 0000000001111111111111111111111111111111111111111000]
r_V                                                            (phi           ) [ 0000000001111110000000000000000000000000000000000000]
b_frac_tilde_inverse_V                                         (load          ) [ 0000000000100000000000000000000000000000000000000000]
zext_ln1273                                                    (zext          ) [ 0000000000011110000000000000000000000000000000000000]
r_V_3                                                          (mul           ) [ 0000000000000000000000000000000000000000000000000000]
a_V                                                            (partselect    ) [ 0000000000000001111111111111111111111111111111100000]
tmp_30                                                         (partselect    ) [ 0000000000000001000000000000000000000000000000000000]
tmp_38                                                         (bitselect     ) [ 0000000000000001000000000000000000000000000000000000]
tmp_31                                                         (partselect    ) [ 0000000000000001000000000000000000000000000000000000]
tmp_33                                                         (partselect    ) [ 0000000000000001111110000000000000000000000000000000]
zext_ln1488_cast                                               (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
tmp_32                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1488                                                    (zext          ) [ 0000000000000000000000000000000000000000000000000000]
select_ln1488                                                  (select        ) [ 0000000000000000111110000000000000000000000000000000]
zext_ln1271                                                    (zext          ) [ 0000000000000000111100000000000000000000000000000000]
zext_ln1273_1                                                  (zext          ) [ 0000000000000000111100000000000000000000000000000000]
r_V_14                                                         (mul           ) [ 0000000000000000000010000000000000000000000000000000]
lhs                                                            (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1347                                                    (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_11                                                       (add           ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348                                                    (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_2                                                        (sub           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_34                                                         (partselect    ) [ 0000000000000000000001111110000000000000000000000000]
tmp_35                                                         (partselect    ) [ 0000000000000000000001111110000000000000000000000000]
tmp_36                                                         (partselect    ) [ 0000000000000000000001111111111111111111111111100000]
zext_ln1271_1                                                  (zext          ) [ 0000000000000000000000111100000000000000000000000000]
zext_ln1273_2                                                  (zext          ) [ 0000000000000000000000111100000000000000000000000000]
r_V_15                                                         (mul           ) [ 0000000000000000000000000010000000000000000000000000]
eZ                                                             (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
lhs_2                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1347_1                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln813                                                     (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_12                                                       (add           ) [ 0000000000000000000000000000000000000000000000000000]
rhs_3                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348_1                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_4                                                        (sub           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_37                                                         (partselect    ) [ 0000000000000000000000000001111110000000000000000000]
tmp_39                                                         (partselect    ) [ 0000000000000000000000000001111110000000000000000000]
tmp_40                                                         (partselect    ) [ 0000000000000000000000000001111111111111111111100000]
zext_ln1271_2                                                  (zext          ) [ 0000000000000000000000000000111100000000000000000000]
zext_ln1273_3                                                  (zext          ) [ 0000000000000000000000000000111100000000000000000000]
r_V_16                                                         (mul           ) [ 0000000000000000000000000000000010000000000000000000]
eZ_1                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
lhs_4                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1347_2                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln813_1                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_13                                                       (add           ) [ 0000000000000000000000000000000000000000000000000000]
rhs_6                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348_2                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_6                                                        (sub           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_41                                                         (partselect    ) [ 0000000000000000000000000000000001111110000000000000]
tmp_42                                                         (partselect    ) [ 0000000000000000000000000000000001111110000000000000]
tmp_43                                                         (partselect    ) [ 0000000000000000000000000000000001111111111111100000]
zext_ln1271_3                                                  (zext          ) [ 0000000000000000000000000000000000111100000000000000]
zext_ln1273_4                                                  (zext          ) [ 0000000000000000000000000000000000111100000000000000]
r_V_17                                                         (mul           ) [ 0000000000000000000000000000000000000010000000000000]
eZ_2                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
lhs_6                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1347_3                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln813_2                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_14                                                       (add           ) [ 0000000000000000000000000000000000000000000000000000]
rhs_9                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348_3                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_8                                                        (sub           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_44                                                         (partselect    ) [ 0000000000000000000000000000000000000001111110000000]
tmp_45                                                         (partselect    ) [ 0000000000000000000000000000000000000001111110000000]
tmp_46                                                         (partselect    ) [ 0000000000000000000000000000000000000001111111100000]
zext_ln1271_4                                                  (zext          ) [ 0000000000000000000000000000000000000000111100000000]
zext_ln1273_5                                                  (zext          ) [ 0000000000000000000000000000000000000000111100000000]
r_V_18                                                         (mul           ) [ 0000000000000000000000000000000000000000000010000000]
eZ_3                                                           (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
lhs_8                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1347_4                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln813_3                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_15                                                       (add           ) [ 0000000000000000000000000000000000000000000000000000]
rhs_12                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348_4                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V_10                                                       (sub           ) [ 0000000000000000000000000000000000000000000000000000]
tmp_47                                                         (partselect    ) [ 0000000000000000000000000000000000000000000001110000]
tmp_48                                                         (partselect    ) [ 0000000000000000000000000000000000000000000001000000]
zext_ln1270                                                    (zext          ) [ 0000000000000000000000000000000000000000000000100000]
log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr (getelementptr ) [ 0000000000000000000000000000000000000000000000010000]
zext_ln541_1                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr  (getelementptr ) [ 0000000000000000000000000000000000000000000000010000]
zext_ln541_2                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr  (getelementptr ) [ 0000000000000000000000000000000000000000000000010000]
zext_ln541_3                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr (getelementptr ) [ 0000000000000000000000000000000000000000000000010000]
zext_ln541_4                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr (getelementptr ) [ 0000000000000000000000000000000000000000000000010000]
zext_ln541_5                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr (getelementptr ) [ 0000000000000000000000000000000000000000000000010000]
r_V_19                                                         (mul           ) [ 0000000000000000000000000000000000000000000000000000]
rhs_s                                                          (partselect    ) [ 0000000000000000000000000000000000000000000000010000]
log_sum_V                                                      (load          ) [ 0000000000000000000000000000000000000000000000000000]
logn_V                                                         (load          ) [ 0000000000000000000000000000000000000000000000001000]
logn_V_1                                                       (load          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln387                                                     (zext          ) [ 0000000000000000000000000000000000000000000000000000]
logn_V_2                                                       (load          ) [ 0000000000000000000000000000000000000000000000001000]
logn_V_3                                                       (load          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln387_2                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
logn_V_4                                                       (load          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln387_3                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
lhs_V                                                          (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348_5                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln1348_6                                                  (zext          ) [ 0000000000000000000000000000000000000000000000000000]
ret_V                                                          (sub           ) [ 0000000000000000000000000000000000000000000000000000]
trunc_ln818_2                                                  (partselect    ) [ 0000000000000000000000000000000000000000000000001000]
add_ln813                                                      (add           ) [ 0000000000000000000000000000000000000000000000001000]
add_ln813_3                                                    (add           ) [ 0000000000000000000000000000000000000000000000001100]
zext_ln387_1                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln818                                                     (sext          ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln                                                         (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
sext_ln813                                                     (sext          ) [ 0000000000000000000000000000000000000000000000000000]
zext_ln813_4                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln813_1                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
add_ln813_2                                                    (add           ) [ 0000000000000000000000000000000000000000000000000110]
sext_ln813_2                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln813_4                                                    (add           ) [ 0000000000000000000000000000000000000000000000000100]
sext_ln813_3                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln813_5                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
add_ln813_7                                                    (add           ) [ 0000000000000000000000000000000000000000000000000110]
zext_ln813_5                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
sext_ln813_1                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln813_6                                                    (add           ) [ 0000000000000000000000000000000000000000000000000000]
log_base_V_2                                                   (add           ) [ 0000000000000000000000000000000000000000000000000000]
p_Result_101                                                   (bitselect     ) [ 0000000000000000000000000000000000000000000000000010]
zext_ln813_6                                                   (zext          ) [ 0000000000000000000000000000000000000000000000000000]
add_ln778                                                      (add           ) [ 0000000000000000000000000000000000000000000000000000]
shl_ln813_1                                                    (bitconcatenate) [ 0000000000000000000000000000000000000000000000000000]
sext_ln813_4                                                   (sext          ) [ 0000000000000000000000000000000000000000000000000000]
log_base_V                                                     (add           ) [ 0000000000000000000000000000000000000000000000000000]
r_V_11                                                         (partselect    ) [ 0100000000000000000000000000000000000000000000000001]
br_ln0                                                         (br            ) [ 0000000000000000000000000000000000000000000000000000]
r_V_12                                                         (phi           ) [ 0000000000000000000000000000000000000000000000000001]
ret_ln794                                                      (ret           ) [ 0000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="log_apfixed_reduce_log_inverse_lut_table_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_inverse_lut_table_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i99"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i1.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i98.i11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i99.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i109.i2.i107"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i110.i109.i1"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i109.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i109.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i82.i88.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i109.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="7"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i81.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i110.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i80.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i77.i110.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i85.i5.i80"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i86.i5.i81"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i85.i77.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i75.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i69.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i8.i75"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i69.i14"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i82.i81.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i70.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i84.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i13.i70"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i88.i64.i24"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i82.i76.i6"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i65.i89.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i89.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i89.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i18.i65"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i93.i59.i34"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i82.i71.i11"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i94.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i94.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i94.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i83.i23.i60"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i98.i54.i44"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i82.i66.i16"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i55.i99.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i99.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i57.i58.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i85.i55.i30"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i56.i86.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i88.i82.i6"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i89.i32"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i1.i16"/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i72.i88.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="50"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1004" name="p_Val2_33_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_33/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="b_exp_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_exp_V/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="x_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="99" slack="0"/>
<pin id="254" dir="0" index="1" bw="99" slack="0"/>
<pin id="255" dir="1" index="2" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="6" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_inverse_lut_table_array_V_addr/8 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_frac_tilde_inverse_V/8 "/>
</bind>
</comp>

<comp id="271" class="1004" name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="82" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="6" slack="38"/>
<pin id="275" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="82" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="log_sum_V/46 "/>
</bind>
</comp>

<comp id="284" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="78" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr/46 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="78" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V/46 "/>
</bind>
</comp>

<comp id="297" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="75" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_access_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="0" index="1" bw="75" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="308" dir="1" index="3" bw="75" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_1/46 "/>
</bind>
</comp>

<comp id="310" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr_gep_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="70" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="0" index="2" bw="6" slack="0"/>
<pin id="314" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_access_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="70" slack="2147483647"/>
<pin id="320" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="3" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_2/46 "/>
</bind>
</comp>

<comp id="323" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="65" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="6" slack="0"/>
<pin id="332" dir="0" index="1" bw="65" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_3/46 "/>
</bind>
</comp>

<comp id="336" class="1004" name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="60" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr/46 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="60" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="logn_V_4/46 "/>
</bind>
</comp>

<comp id="349" class="1005" name="conv_i_i_i38032_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="82" slack="1"/>
<pin id="351" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="conv_i_i_i38032 (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="conv_i_i_i38032_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="82" slack="1"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="82" slack="7"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i_i38032/8 "/>
</bind>
</comp>

<comp id="361" class="1005" name="b_frac_013_lcssa29_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="110" slack="1"/>
<pin id="363" dir="1" index="1" bw="110" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_013_lcssa29 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="b_frac_013_lcssa29_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="110" slack="5"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="110" slack="7"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="b_frac_013_lcssa29/8 "/>
</bind>
</comp>

<comp id="371" class="1005" name="index0_V_2_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="373" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opset="index0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="index0_V_2_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="6" slack="0"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index0_V_2/8 "/>
</bind>
</comp>

<comp id="380" class="1005" name="conv_i_i_i38031_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="82" slack="39"/>
<pin id="382" dir="1" index="1" bw="82" slack="39"/>
</pin_list>
<bind>
<opset="conv_i_i_i38031 (phireg) "/>
</bind>
</comp>

<comp id="383" class="1004" name="conv_i_i_i38031_phi_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="82" slack="2"/>
<pin id="385" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="386" dir="0" index="2" bw="82" slack="1"/>
<pin id="387" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="4" bw="82" slack="39"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv_i_i_i38031/9 "/>
</bind>
</comp>

<comp id="391" class="1005" name="r_V_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="110" slack="1"/>
<pin id="393" dir="1" index="1" bw="110" slack="1"/>
</pin_list>
<bind>
<opset="r_V (phireg) "/>
</bind>
</comp>

<comp id="394" class="1004" name="r_V_phi_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="110" slack="6"/>
<pin id="396" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="2" bw="110" slack="1"/>
<pin id="398" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="4" bw="110" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="402" class="1005" name="r_V_12_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="72" slack="50"/>
<pin id="404" dir="1" index="1" bw="72" slack="50"/>
</pin_list>
<bind>
<opset="r_V_12 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="r_V_12_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="72" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="1" slack="50"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="72" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_V_12/51 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln1652_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="99" slack="0"/>
<pin id="415" dir="0" index="1" bw="99" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="50"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1652/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln594_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="99" slack="0"/>
<pin id="421" dir="1" index="1" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln594/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_100_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="110" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="98" slack="0"/>
<pin id="427" dir="0" index="3" bw="1" slack="0"/>
<pin id="428" dir="1" index="4" bw="110" slack="7"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_100/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_Result_117_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="109" slack="0"/>
<pin id="435" dir="0" index="1" bw="98" slack="0"/>
<pin id="436" dir="0" index="2" bw="1" slack="0"/>
<pin id="437" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_117_cast/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_s_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="99" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="0" index="3" bw="8" slack="0"/>
<pin id="446" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="109" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="0" index="2" bw="1" slack="0"/>
<pin id="455" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln731_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="109" slack="0"/>
<pin id="461" dir="0" index="1" bw="109" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731/1 "/>
</bind>
</comp>

<comp id="465" class="1004" name="store_ln53_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="7" slack="0"/>
<pin id="467" dir="0" index="1" bw="7" slack="0"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln53_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="109" slack="0"/>
<pin id="472" dir="0" index="1" bw="109" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln53/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="b_exp_V_2_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="7" slack="1"/>
<pin id="477" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_exp_V_2/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="b_exp_V_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="7" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="b_exp_V_3/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_Val2_34_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="109" slack="2"/>
<pin id="486" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_34/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="r_V_13_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="110" slack="0"/>
<pin id="489" dir="0" index="1" bw="109" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="110" slack="5"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_13/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="shl_ln1453_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="109" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1453/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_Result_s_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="109" slack="0"/>
<pin id="504" dir="0" index="2" bw="8" slack="0"/>
<pin id="505" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_29_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="2" slack="0"/>
<pin id="511" dir="0" index="1" bw="109" slack="0"/>
<pin id="512" dir="0" index="2" bw="8" slack="0"/>
<pin id="513" dir="0" index="3" bw="8" slack="0"/>
<pin id="514" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln731_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="109" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="109" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln731_1/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln731_1_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="109" slack="0"/>
<pin id="529" dir="0" index="1" bw="109" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln731_1/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="109" slack="0"/>
<pin id="536" dir="0" index="2" bw="8" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="541" class="1004" name="xor_ln731_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln731/3 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln731_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="1" slack="0"/>
<pin id="550" dir="0" index="2" bw="1" slack="0"/>
<pin id="551" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln731/3 "/>
</bind>
</comp>

<comp id="555" class="1004" name="store_ln731_store_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="7" slack="1"/>
<pin id="557" dir="0" index="1" bw="7" slack="2"/>
<pin id="558" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln731_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="109" slack="0"/>
<pin id="561" dir="0" index="1" bw="109" slack="2"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="sext_ln1273_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="7" slack="1"/>
<pin id="566" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="grp_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="0" index="1" bw="83" slack="0"/>
<pin id="570" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1273/3 "/>
</bind>
</comp>

<comp id="573" class="1004" name="trunc_ln1_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="82" slack="0"/>
<pin id="575" dir="0" index="1" bw="88" slack="0"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="0" index="3" bw="8" slack="0"/>
<pin id="578" dir="1" index="4" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/7 "/>
</bind>
</comp>

<comp id="583" class="1004" name="index0_V_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="6" slack="0"/>
<pin id="585" dir="0" index="1" bw="109" slack="5"/>
<pin id="586" dir="0" index="2" bw="8" slack="0"/>
<pin id="587" dir="0" index="3" bw="8" slack="0"/>
<pin id="588" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V/8 "/>
</bind>
</comp>

<comp id="593" class="1004" name="index0_V_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="0" index="1" bw="110" slack="0"/>
<pin id="596" dir="0" index="2" bw="8" slack="0"/>
<pin id="597" dir="0" index="3" bw="8" slack="0"/>
<pin id="598" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="index0_V_1/8 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln541_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/8 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln1273_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="1"/>
<pin id="611" dir="1" index="1" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="110" slack="1"/>
<pin id="614" dir="0" index="1" bw="6" slack="0"/>
<pin id="615" dir="1" index="2" bw="110" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_3/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="a_V_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="4" slack="0"/>
<pin id="620" dir="0" index="1" bw="110" slack="0"/>
<pin id="621" dir="0" index="2" bw="8" slack="0"/>
<pin id="622" dir="0" index="3" bw="8" slack="0"/>
<pin id="623" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="a_V/14 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_30_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="81" slack="0"/>
<pin id="630" dir="0" index="1" bw="110" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="0" index="3" bw="8" slack="0"/>
<pin id="633" dir="1" index="4" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_30/14 "/>
</bind>
</comp>

<comp id="638" class="1004" name="tmp_38_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="110" slack="0"/>
<pin id="641" dir="0" index="2" bw="8" slack="0"/>
<pin id="642" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_38/14 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_31_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="80" slack="0"/>
<pin id="648" dir="0" index="1" bw="110" slack="0"/>
<pin id="649" dir="0" index="2" bw="6" slack="0"/>
<pin id="650" dir="0" index="3" bw="8" slack="0"/>
<pin id="651" dir="1" index="4" bw="80" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/14 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_33_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="77" slack="0"/>
<pin id="658" dir="0" index="1" bw="110" slack="0"/>
<pin id="659" dir="0" index="2" bw="6" slack="0"/>
<pin id="660" dir="0" index="3" bw="8" slack="0"/>
<pin id="661" dir="1" index="4" bw="77" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33/14 "/>
</bind>
</comp>

<comp id="666" class="1004" name="zext_ln1488_cast_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="85" slack="0"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="0" index="2" bw="80" slack="1"/>
<pin id="670" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln1488_cast/15 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_32_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="86" slack="0"/>
<pin id="675" dir="0" index="1" bw="5" slack="0"/>
<pin id="676" dir="0" index="2" bw="81" slack="1"/>
<pin id="677" dir="1" index="3" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/15 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln1488_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="85" slack="0"/>
<pin id="682" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/15 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln1488_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="1"/>
<pin id="686" dir="0" index="1" bw="86" slack="0"/>
<pin id="687" dir="0" index="2" bw="86" slack="0"/>
<pin id="688" dir="1" index="3" bw="86" slack="5"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1488/15 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln1271_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="1"/>
<pin id="693" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/15 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln1273_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="81" slack="1"/>
<pin id="696" dir="1" index="1" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_1/15 "/>
</bind>
</comp>

<comp id="697" class="1004" name="grp_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="81" slack="0"/>
<pin id="699" dir="0" index="1" bw="4" slack="0"/>
<pin id="700" dir="1" index="2" bw="85" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_14/15 "/>
</bind>
</comp>

<comp id="703" class="1004" name="lhs_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="85" slack="0"/>
<pin id="705" dir="0" index="1" bw="77" slack="6"/>
<pin id="706" dir="0" index="2" bw="1" slack="0"/>
<pin id="707" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs/20 "/>
</bind>
</comp>

<comp id="710" class="1004" name="zext_ln1347_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="85" slack="0"/>
<pin id="712" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347/20 "/>
</bind>
</comp>

<comp id="714" class="1004" name="ret_V_11_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="85" slack="0"/>
<pin id="716" dir="0" index="1" bw="86" slack="5"/>
<pin id="717" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_11/20 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln1348_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="85" slack="1"/>
<pin id="721" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348/20 "/>
</bind>
</comp>

<comp id="722" class="1004" name="ret_V_2_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="86" slack="0"/>
<pin id="724" dir="0" index="1" bw="85" slack="0"/>
<pin id="725" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/20 "/>
</bind>
</comp>

<comp id="728" class="1004" name="tmp_34_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="75" slack="0"/>
<pin id="730" dir="0" index="1" bw="86" slack="0"/>
<pin id="731" dir="0" index="2" bw="5" slack="0"/>
<pin id="732" dir="0" index="3" bw="8" slack="0"/>
<pin id="733" dir="1" index="4" bw="75" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/20 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_35_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="69" slack="0"/>
<pin id="740" dir="0" index="1" bw="86" slack="0"/>
<pin id="741" dir="0" index="2" bw="5" slack="0"/>
<pin id="742" dir="0" index="3" bw="8" slack="0"/>
<pin id="743" dir="1" index="4" bw="69" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/20 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_36_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="0"/>
<pin id="750" dir="0" index="1" bw="86" slack="0"/>
<pin id="751" dir="0" index="2" bw="8" slack="0"/>
<pin id="752" dir="0" index="3" bw="8" slack="0"/>
<pin id="753" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/20 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln1271_1_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="1"/>
<pin id="760" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_1/21 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln1273_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="75" slack="1"/>
<pin id="763" dir="1" index="1" bw="81" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_2/21 "/>
</bind>
</comp>

<comp id="764" class="1004" name="grp_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="75" slack="0"/>
<pin id="766" dir="0" index="1" bw="6" slack="0"/>
<pin id="767" dir="1" index="2" bw="81" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_15/21 "/>
</bind>
</comp>

<comp id="770" class="1004" name="eZ_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="83" slack="0"/>
<pin id="772" dir="0" index="1" bw="8" slack="0"/>
<pin id="773" dir="0" index="2" bw="75" slack="6"/>
<pin id="774" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ/26 "/>
</bind>
</comp>

<comp id="777" class="1004" name="lhs_2_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="83" slack="0"/>
<pin id="779" dir="0" index="1" bw="69" slack="6"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_2/26 "/>
</bind>
</comp>

<comp id="784" class="1004" name="zext_ln1347_1_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="83" slack="0"/>
<pin id="786" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_1/26 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln813_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="83" slack="0"/>
<pin id="790" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813/26 "/>
</bind>
</comp>

<comp id="792" class="1004" name="ret_V_12_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="83" slack="0"/>
<pin id="794" dir="0" index="1" bw="83" slack="0"/>
<pin id="795" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/26 "/>
</bind>
</comp>

<comp id="798" class="1004" name="rhs_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="82" slack="0"/>
<pin id="800" dir="0" index="1" bw="81" slack="1"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_3/26 "/>
</bind>
</comp>

<comp id="805" class="1004" name="zext_ln1348_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="82" slack="0"/>
<pin id="807" dir="1" index="1" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_1/26 "/>
</bind>
</comp>

<comp id="809" class="1004" name="ret_V_4_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="84" slack="0"/>
<pin id="811" dir="0" index="1" bw="82" slack="0"/>
<pin id="812" dir="1" index="2" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_4/26 "/>
</bind>
</comp>

<comp id="815" class="1004" name="tmp_37_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="70" slack="0"/>
<pin id="817" dir="0" index="1" bw="84" slack="0"/>
<pin id="818" dir="0" index="2" bw="5" slack="0"/>
<pin id="819" dir="0" index="3" bw="8" slack="0"/>
<pin id="820" dir="1" index="4" bw="70" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_37/26 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_39_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="0"/>
<pin id="827" dir="0" index="1" bw="84" slack="0"/>
<pin id="828" dir="0" index="2" bw="5" slack="0"/>
<pin id="829" dir="0" index="3" bw="8" slack="0"/>
<pin id="830" dir="1" index="4" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/26 "/>
</bind>
</comp>

<comp id="835" class="1004" name="tmp_40_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="6" slack="0"/>
<pin id="837" dir="0" index="1" bw="84" slack="0"/>
<pin id="838" dir="0" index="2" bw="8" slack="0"/>
<pin id="839" dir="0" index="3" bw="8" slack="0"/>
<pin id="840" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_40/26 "/>
</bind>
</comp>

<comp id="845" class="1004" name="zext_ln1271_2_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="6" slack="1"/>
<pin id="847" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_2/27 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln1273_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="70" slack="1"/>
<pin id="850" dir="1" index="1" bw="76" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_3/27 "/>
</bind>
</comp>

<comp id="851" class="1004" name="grp_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="70" slack="0"/>
<pin id="853" dir="0" index="1" bw="6" slack="0"/>
<pin id="854" dir="1" index="2" bw="76" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_16/27 "/>
</bind>
</comp>

<comp id="857" class="1004" name="eZ_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="83" slack="0"/>
<pin id="859" dir="0" index="1" bw="13" slack="0"/>
<pin id="860" dir="0" index="2" bw="70" slack="6"/>
<pin id="861" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_1/32 "/>
</bind>
</comp>

<comp id="864" class="1004" name="lhs_4_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="88" slack="0"/>
<pin id="866" dir="0" index="1" bw="64" slack="6"/>
<pin id="867" dir="0" index="2" bw="1" slack="0"/>
<pin id="868" dir="1" index="3" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_4/32 "/>
</bind>
</comp>

<comp id="871" class="1004" name="zext_ln1347_2_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="88" slack="0"/>
<pin id="873" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_2/32 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln813_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="83" slack="0"/>
<pin id="877" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_1/32 "/>
</bind>
</comp>

<comp id="879" class="1004" name="ret_V_13_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="88" slack="0"/>
<pin id="881" dir="0" index="1" bw="83" slack="0"/>
<pin id="882" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_13/32 "/>
</bind>
</comp>

<comp id="885" class="1004" name="rhs_6_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="82" slack="0"/>
<pin id="887" dir="0" index="1" bw="76" slack="1"/>
<pin id="888" dir="0" index="2" bw="1" slack="0"/>
<pin id="889" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_6/32 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln1348_2_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="82" slack="0"/>
<pin id="894" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_2/32 "/>
</bind>
</comp>

<comp id="896" class="1004" name="ret_V_6_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="89" slack="0"/>
<pin id="898" dir="0" index="1" bw="82" slack="0"/>
<pin id="899" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_6/32 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_41_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="65" slack="0"/>
<pin id="904" dir="0" index="1" bw="89" slack="0"/>
<pin id="905" dir="0" index="2" bw="6" slack="0"/>
<pin id="906" dir="0" index="3" bw="8" slack="0"/>
<pin id="907" dir="1" index="4" bw="65" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/32 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_42_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="59" slack="0"/>
<pin id="914" dir="0" index="1" bw="89" slack="0"/>
<pin id="915" dir="0" index="2" bw="6" slack="0"/>
<pin id="916" dir="0" index="3" bw="8" slack="0"/>
<pin id="917" dir="1" index="4" bw="59" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_42/32 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_43_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="6" slack="0"/>
<pin id="924" dir="0" index="1" bw="89" slack="0"/>
<pin id="925" dir="0" index="2" bw="8" slack="0"/>
<pin id="926" dir="0" index="3" bw="8" slack="0"/>
<pin id="927" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_43/32 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln1271_3_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="1"/>
<pin id="934" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_3/33 "/>
</bind>
</comp>

<comp id="935" class="1004" name="zext_ln1273_4_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="65" slack="1"/>
<pin id="937" dir="1" index="1" bw="71" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_4/33 "/>
</bind>
</comp>

<comp id="938" class="1004" name="grp_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="65" slack="0"/>
<pin id="940" dir="0" index="1" bw="6" slack="0"/>
<pin id="941" dir="1" index="2" bw="71" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_17/33 "/>
</bind>
</comp>

<comp id="944" class="1004" name="eZ_2_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="83" slack="0"/>
<pin id="946" dir="0" index="1" bw="18" slack="0"/>
<pin id="947" dir="0" index="2" bw="65" slack="6"/>
<pin id="948" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_2/38 "/>
</bind>
</comp>

<comp id="951" class="1004" name="lhs_6_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="93" slack="0"/>
<pin id="953" dir="0" index="1" bw="59" slack="6"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="93" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_6/38 "/>
</bind>
</comp>

<comp id="958" class="1004" name="zext_ln1347_3_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="93" slack="0"/>
<pin id="960" dir="1" index="1" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_3/38 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln813_2_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="83" slack="0"/>
<pin id="964" dir="1" index="1" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_2/38 "/>
</bind>
</comp>

<comp id="966" class="1004" name="ret_V_14_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="93" slack="0"/>
<pin id="968" dir="0" index="1" bw="83" slack="0"/>
<pin id="969" dir="1" index="2" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_14/38 "/>
</bind>
</comp>

<comp id="972" class="1004" name="rhs_9_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="82" slack="0"/>
<pin id="974" dir="0" index="1" bw="71" slack="1"/>
<pin id="975" dir="0" index="2" bw="1" slack="0"/>
<pin id="976" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_9/38 "/>
</bind>
</comp>

<comp id="979" class="1004" name="zext_ln1348_3_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="82" slack="0"/>
<pin id="981" dir="1" index="1" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_3/38 "/>
</bind>
</comp>

<comp id="983" class="1004" name="ret_V_8_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="94" slack="0"/>
<pin id="985" dir="0" index="1" bw="82" slack="0"/>
<pin id="986" dir="1" index="2" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_8/38 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_44_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="60" slack="0"/>
<pin id="991" dir="0" index="1" bw="94" slack="0"/>
<pin id="992" dir="0" index="2" bw="7" slack="0"/>
<pin id="993" dir="0" index="3" bw="8" slack="0"/>
<pin id="994" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/38 "/>
</bind>
</comp>

<comp id="999" class="1004" name="tmp_45_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="54" slack="0"/>
<pin id="1001" dir="0" index="1" bw="94" slack="0"/>
<pin id="1002" dir="0" index="2" bw="7" slack="0"/>
<pin id="1003" dir="0" index="3" bw="8" slack="0"/>
<pin id="1004" dir="1" index="4" bw="54" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_45/38 "/>
</bind>
</comp>

<comp id="1009" class="1004" name="tmp_46_fu_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="6" slack="0"/>
<pin id="1011" dir="0" index="1" bw="94" slack="0"/>
<pin id="1012" dir="0" index="2" bw="8" slack="0"/>
<pin id="1013" dir="0" index="3" bw="8" slack="0"/>
<pin id="1014" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_46/38 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="zext_ln1271_4_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="6" slack="1"/>
<pin id="1021" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271_4/39 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="zext_ln1273_5_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="60" slack="1"/>
<pin id="1024" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1273_5/39 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="grp_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="60" slack="0"/>
<pin id="1027" dir="0" index="1" bw="6" slack="0"/>
<pin id="1028" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_18/39 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="eZ_3_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="83" slack="0"/>
<pin id="1033" dir="0" index="1" bw="23" slack="0"/>
<pin id="1034" dir="0" index="2" bw="60" slack="6"/>
<pin id="1035" dir="1" index="3" bw="83" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="eZ_3/44 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="lhs_8_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="98" slack="0"/>
<pin id="1040" dir="0" index="1" bw="54" slack="6"/>
<pin id="1041" dir="0" index="2" bw="1" slack="0"/>
<pin id="1042" dir="1" index="3" bw="98" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_8/44 "/>
</bind>
</comp>

<comp id="1045" class="1004" name="zext_ln1347_4_fu_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="98" slack="0"/>
<pin id="1047" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1347_4/44 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="zext_ln813_3_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="83" slack="0"/>
<pin id="1051" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_3/44 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="ret_V_15_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="98" slack="0"/>
<pin id="1055" dir="0" index="1" bw="83" slack="0"/>
<pin id="1056" dir="1" index="2" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_15/44 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="rhs_12_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="82" slack="0"/>
<pin id="1061" dir="0" index="1" bw="66" slack="1"/>
<pin id="1062" dir="0" index="2" bw="1" slack="0"/>
<pin id="1063" dir="1" index="3" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_12/44 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="zext_ln1348_4_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="82" slack="0"/>
<pin id="1068" dir="1" index="1" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_4/44 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="ret_V_10_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="99" slack="0"/>
<pin id="1072" dir="0" index="1" bw="82" slack="0"/>
<pin id="1073" dir="1" index="2" bw="99" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_10/44 "/>
</bind>
</comp>

<comp id="1076" class="1004" name="tmp_47_fu_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="55" slack="0"/>
<pin id="1078" dir="0" index="1" bw="99" slack="0"/>
<pin id="1079" dir="0" index="2" bw="7" slack="0"/>
<pin id="1080" dir="0" index="3" bw="8" slack="0"/>
<pin id="1081" dir="1" index="4" bw="55" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_47/44 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="tmp_48_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="29" slack="0"/>
<pin id="1088" dir="0" index="1" bw="99" slack="0"/>
<pin id="1089" dir="0" index="2" bw="8" slack="0"/>
<pin id="1090" dir="0" index="3" bw="8" slack="0"/>
<pin id="1091" dir="1" index="4" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/44 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="zext_ln1270_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="29" slack="1"/>
<pin id="1098" dir="1" index="1" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/45 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="grp_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="29" slack="0"/>
<pin id="1101" dir="0" index="1" bw="29" slack="0"/>
<pin id="1102" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/45 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="zext_ln541_1_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="4" slack="32"/>
<pin id="1107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_1/46 "/>
</bind>
</comp>

<comp id="1109" class="1004" name="zext_ln541_2_fu_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="6" slack="26"/>
<pin id="1111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_2/46 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="zext_ln541_3_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="6" slack="20"/>
<pin id="1115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_3/46 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="zext_ln541_4_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="6" slack="14"/>
<pin id="1119" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/46 "/>
</bind>
</comp>

<comp id="1121" class="1004" name="zext_ln541_5_fu_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="6" slack="8"/>
<pin id="1123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/46 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="rhs_s_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="57" slack="0"/>
<pin id="1127" dir="0" index="1" bw="58" slack="0"/>
<pin id="1128" dir="0" index="2" bw="1" slack="0"/>
<pin id="1129" dir="0" index="3" bw="7" slack="0"/>
<pin id="1130" dir="1" index="4" bw="57" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rhs_s/46 "/>
</bind>
</comp>

<comp id="1135" class="1004" name="zext_ln387_fu_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="75" slack="0"/>
<pin id="1137" dir="1" index="1" bw="82" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387/47 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="zext_ln387_2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="65" slack="0"/>
<pin id="1141" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_2/47 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="zext_ln387_3_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="60" slack="0"/>
<pin id="1145" dir="1" index="1" bw="66" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_3/47 "/>
</bind>
</comp>

<comp id="1147" class="1004" name="lhs_V_fu_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="85" slack="0"/>
<pin id="1149" dir="0" index="1" bw="55" slack="3"/>
<pin id="1150" dir="0" index="2" bw="1" slack="0"/>
<pin id="1151" dir="1" index="3" bw="85" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/47 "/>
</bind>
</comp>

<comp id="1154" class="1004" name="zext_ln1348_5_fu_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="85" slack="0"/>
<pin id="1156" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_5/47 "/>
</bind>
</comp>

<comp id="1158" class="1004" name="zext_ln1348_6_fu_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="57" slack="1"/>
<pin id="1160" dir="1" index="1" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1348_6/47 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="ret_V_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="85" slack="0"/>
<pin id="1163" dir="0" index="1" bw="57" slack="0"/>
<pin id="1164" dir="1" index="2" bw="86" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/47 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="trunc_ln818_2_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="56" slack="0"/>
<pin id="1169" dir="0" index="1" bw="86" slack="0"/>
<pin id="1170" dir="0" index="2" bw="6" slack="0"/>
<pin id="1171" dir="0" index="3" bw="8" slack="0"/>
<pin id="1172" dir="1" index="4" bw="56" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln818_2/47 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="add_ln813_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="60" slack="0"/>
<pin id="1179" dir="0" index="1" bw="65" slack="0"/>
<pin id="1180" dir="1" index="2" bw="66" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813/47 "/>
</bind>
</comp>

<comp id="1183" class="1004" name="add_ln813_3_fu_1183">
<pin_list>
<pin id="1184" dir="0" index="0" bw="75" slack="0"/>
<pin id="1185" dir="0" index="1" bw="82" slack="0"/>
<pin id="1186" dir="1" index="2" bw="82" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_3/47 "/>
</bind>
</comp>

<comp id="1189" class="1004" name="zext_ln387_1_fu_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="70" slack="1"/>
<pin id="1191" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln387_1/48 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="sext_ln818_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="56" slack="1"/>
<pin id="1194" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln818/48 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="shl_ln_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="88" slack="0"/>
<pin id="1197" dir="0" index="1" bw="82" slack="39"/>
<pin id="1198" dir="0" index="2" bw="1" slack="0"/>
<pin id="1199" dir="1" index="3" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/48 "/>
</bind>
</comp>

<comp id="1203" class="1004" name="sext_ln813_fu_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="88" slack="0"/>
<pin id="1205" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813/48 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="zext_ln813_4_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="66" slack="1"/>
<pin id="1209" dir="1" index="1" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_4/48 "/>
</bind>
</comp>

<comp id="1210" class="1004" name="add_ln813_1_fu_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="70" slack="0"/>
<pin id="1212" dir="0" index="1" bw="78" slack="1"/>
<pin id="1213" dir="1" index="2" bw="78" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_1/48 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="add_ln813_2_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="78" slack="0"/>
<pin id="1217" dir="0" index="1" bw="66" slack="0"/>
<pin id="1218" dir="1" index="2" bw="78" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_2/48 "/>
</bind>
</comp>

<comp id="1221" class="1004" name="sext_ln813_2_fu_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="56" slack="1"/>
<pin id="1223" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_2/48 "/>
</bind>
</comp>

<comp id="1224" class="1004" name="add_ln813_4_fu_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="88" slack="0"/>
<pin id="1226" dir="0" index="1" bw="56" slack="0"/>
<pin id="1227" dir="1" index="2" bw="89" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_4/48 "/>
</bind>
</comp>

<comp id="1230" class="1004" name="sext_ln813_3_fu_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="82" slack="1"/>
<pin id="1232" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_3/48 "/>
</bind>
</comp>

<comp id="1233" class="1004" name="add_ln813_5_fu_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="88" slack="0"/>
<pin id="1235" dir="0" index="1" bw="56" slack="0"/>
<pin id="1236" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_5/48 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="add_ln813_7_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="88" slack="0"/>
<pin id="1241" dir="0" index="1" bw="82" slack="0"/>
<pin id="1242" dir="1" index="2" bw="88" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_7/48 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="zext_ln813_5_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="78" slack="1"/>
<pin id="1247" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_5/49 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="sext_ln813_1_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="82" slack="2"/>
<pin id="1250" dir="1" index="1" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_1/49 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="add_ln813_6_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="89" slack="1"/>
<pin id="1253" dir="0" index="1" bw="82" slack="0"/>
<pin id="1254" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln813_6/49 "/>
</bind>
</comp>

<comp id="1256" class="1004" name="log_base_V_2_fu_1256">
<pin_list>
<pin id="1257" dir="0" index="0" bw="89" slack="0"/>
<pin id="1258" dir="0" index="1" bw="78" slack="0"/>
<pin id="1259" dir="1" index="2" bw="89" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V_2/49 "/>
</bind>
</comp>

<comp id="1262" class="1004" name="p_Result_101_fu_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="1" slack="0"/>
<pin id="1264" dir="0" index="1" bw="89" slack="0"/>
<pin id="1265" dir="0" index="2" bw="8" slack="0"/>
<pin id="1266" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_101/49 "/>
</bind>
</comp>

<comp id="1270" class="1004" name="zext_ln813_6_fu_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="78" slack="2"/>
<pin id="1272" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln813_6/50 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="add_ln778_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="88" slack="2"/>
<pin id="1275" dir="0" index="1" bw="78" slack="0"/>
<pin id="1276" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln778/50 "/>
</bind>
</comp>

<comp id="1278" class="1004" name="shl_ln813_1_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="17" slack="0"/>
<pin id="1280" dir="0" index="1" bw="1" slack="1"/>
<pin id="1281" dir="0" index="2" bw="16" slack="0"/>
<pin id="1282" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln813_1/50 "/>
</bind>
</comp>

<comp id="1285" class="1004" name="sext_ln813_4_fu_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="17" slack="0"/>
<pin id="1287" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln813_4/50 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="log_base_V_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="88" slack="0"/>
<pin id="1291" dir="0" index="1" bw="17" slack="0"/>
<pin id="1292" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="log_base_V/50 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="r_V_11_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="72" slack="0"/>
<pin id="1297" dir="0" index="1" bw="88" slack="0"/>
<pin id="1298" dir="0" index="2" bw="6" slack="0"/>
<pin id="1299" dir="0" index="3" bw="8" slack="0"/>
<pin id="1300" dir="1" index="4" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r_V_11/50 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="icmp_ln1652_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="1" slack="50"/>
<pin id="1307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1652 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="p_Result_100_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="110" slack="7"/>
<pin id="1311" dir="1" index="1" bw="110" slack="7"/>
</pin_list>
<bind>
<opset="p_Result_100 "/>
</bind>
</comp>

<comp id="1314" class="1005" name="icmp_ln731_reg_1314">
<pin_list>
<pin id="1315" dir="0" index="0" bw="1" slack="7"/>
<pin id="1316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln731 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="p_Val2_33_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="109" slack="0"/>
<pin id="1320" dir="1" index="1" bw="109" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_33 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="b_exp_V_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="7" slack="0"/>
<pin id="1327" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="b_exp_V "/>
</bind>
</comp>

<comp id="1332" class="1005" name="b_exp_V_3_reg_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="7" slack="1"/>
<pin id="1334" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_exp_V_3 "/>
</bind>
</comp>

<comp id="1338" class="1005" name="p_Val2_34_reg_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="109" slack="5"/>
<pin id="1340" dir="1" index="1" bw="109" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_34 "/>
</bind>
</comp>

<comp id="1343" class="1005" name="r_V_13_reg_1343">
<pin_list>
<pin id="1344" dir="0" index="0" bw="110" slack="5"/>
<pin id="1345" dir="1" index="1" bw="110" slack="5"/>
</pin_list>
<bind>
<opset="r_V_13 "/>
</bind>
</comp>

<comp id="1349" class="1005" name="p_Result_s_reg_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="1" slack="5"/>
<pin id="1351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="1356" class="1005" name="sext_ln1273_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="88" slack="1"/>
<pin id="1358" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="trunc_ln1_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="82" slack="1"/>
<pin id="1363" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1367" class="1005" name="zext_ln541_reg_1367">
<pin_list>
<pin id="1368" dir="0" index="0" bw="64" slack="38"/>
<pin id="1369" dir="1" index="1" bw="64" slack="38"/>
</pin_list>
<bind>
<opset="zext_ln541 "/>
</bind>
</comp>

<comp id="1372" class="1005" name="log_apfixed_reduce_log_inverse_lut_table_array_V_addr_reg_1372">
<pin_list>
<pin id="1373" dir="0" index="0" bw="6" slack="1"/>
<pin id="1374" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_inverse_lut_table_array_V_addr "/>
</bind>
</comp>

<comp id="1377" class="1005" name="b_frac_tilde_inverse_V_reg_1377">
<pin_list>
<pin id="1378" dir="0" index="0" bw="6" slack="1"/>
<pin id="1379" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_frac_tilde_inverse_V "/>
</bind>
</comp>

<comp id="1382" class="1005" name="zext_ln1273_reg_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="110" slack="1"/>
<pin id="1384" dir="1" index="1" bw="110" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273 "/>
</bind>
</comp>

<comp id="1387" class="1005" name="a_V_reg_1387">
<pin_list>
<pin id="1388" dir="0" index="0" bw="4" slack="1"/>
<pin id="1389" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_V "/>
</bind>
</comp>

<comp id="1393" class="1005" name="tmp_30_reg_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="81" slack="1"/>
<pin id="1395" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="1399" class="1005" name="tmp_38_reg_1399">
<pin_list>
<pin id="1400" dir="0" index="0" bw="1" slack="1"/>
<pin id="1401" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="tmp_31_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="80" slack="1"/>
<pin id="1406" dir="1" index="1" bw="80" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1409" class="1005" name="tmp_33_reg_1409">
<pin_list>
<pin id="1410" dir="0" index="0" bw="77" slack="6"/>
<pin id="1411" dir="1" index="1" bw="77" slack="6"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1414" class="1005" name="select_ln1488_reg_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="86" slack="5"/>
<pin id="1416" dir="1" index="1" bw="86" slack="5"/>
</pin_list>
<bind>
<opset="select_ln1488 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="zext_ln1271_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="85" slack="1"/>
<pin id="1421" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271 "/>
</bind>
</comp>

<comp id="1424" class="1005" name="zext_ln1273_1_reg_1424">
<pin_list>
<pin id="1425" dir="0" index="0" bw="85" slack="1"/>
<pin id="1426" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_1 "/>
</bind>
</comp>

<comp id="1429" class="1005" name="r_V_14_reg_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="85" slack="1"/>
<pin id="1431" dir="1" index="1" bw="85" slack="1"/>
</pin_list>
<bind>
<opset="r_V_14 "/>
</bind>
</comp>

<comp id="1434" class="1005" name="tmp_34_reg_1434">
<pin_list>
<pin id="1435" dir="0" index="0" bw="75" slack="1"/>
<pin id="1436" dir="1" index="1" bw="75" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="tmp_35_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="69" slack="6"/>
<pin id="1442" dir="1" index="1" bw="69" slack="6"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="tmp_36_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="6" slack="1"/>
<pin id="1447" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1451" class="1005" name="zext_ln1271_1_reg_1451">
<pin_list>
<pin id="1452" dir="0" index="0" bw="81" slack="1"/>
<pin id="1453" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_1 "/>
</bind>
</comp>

<comp id="1456" class="1005" name="zext_ln1273_2_reg_1456">
<pin_list>
<pin id="1457" dir="0" index="0" bw="81" slack="1"/>
<pin id="1458" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_2 "/>
</bind>
</comp>

<comp id="1461" class="1005" name="r_V_15_reg_1461">
<pin_list>
<pin id="1462" dir="0" index="0" bw="81" slack="1"/>
<pin id="1463" dir="1" index="1" bw="81" slack="1"/>
</pin_list>
<bind>
<opset="r_V_15 "/>
</bind>
</comp>

<comp id="1466" class="1005" name="tmp_37_reg_1466">
<pin_list>
<pin id="1467" dir="0" index="0" bw="70" slack="1"/>
<pin id="1468" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="tmp_39_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="64" slack="6"/>
<pin id="1474" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="tmp_40_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="6" slack="1"/>
<pin id="1479" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_40 "/>
</bind>
</comp>

<comp id="1483" class="1005" name="zext_ln1271_2_reg_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="76" slack="1"/>
<pin id="1485" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_2 "/>
</bind>
</comp>

<comp id="1488" class="1005" name="zext_ln1273_3_reg_1488">
<pin_list>
<pin id="1489" dir="0" index="0" bw="76" slack="1"/>
<pin id="1490" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_3 "/>
</bind>
</comp>

<comp id="1493" class="1005" name="r_V_16_reg_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="76" slack="1"/>
<pin id="1495" dir="1" index="1" bw="76" slack="1"/>
</pin_list>
<bind>
<opset="r_V_16 "/>
</bind>
</comp>

<comp id="1498" class="1005" name="tmp_41_reg_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="65" slack="1"/>
<pin id="1500" dir="1" index="1" bw="65" slack="1"/>
</pin_list>
<bind>
<opset="tmp_41 "/>
</bind>
</comp>

<comp id="1504" class="1005" name="tmp_42_reg_1504">
<pin_list>
<pin id="1505" dir="0" index="0" bw="59" slack="6"/>
<pin id="1506" dir="1" index="1" bw="59" slack="6"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="1509" class="1005" name="tmp_43_reg_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="6" slack="1"/>
<pin id="1511" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_43 "/>
</bind>
</comp>

<comp id="1515" class="1005" name="zext_ln1271_3_reg_1515">
<pin_list>
<pin id="1516" dir="0" index="0" bw="71" slack="1"/>
<pin id="1517" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_3 "/>
</bind>
</comp>

<comp id="1520" class="1005" name="zext_ln1273_4_reg_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="71" slack="1"/>
<pin id="1522" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_4 "/>
</bind>
</comp>

<comp id="1525" class="1005" name="r_V_17_reg_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="71" slack="1"/>
<pin id="1527" dir="1" index="1" bw="71" slack="1"/>
</pin_list>
<bind>
<opset="r_V_17 "/>
</bind>
</comp>

<comp id="1530" class="1005" name="tmp_44_reg_1530">
<pin_list>
<pin id="1531" dir="0" index="0" bw="60" slack="1"/>
<pin id="1532" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="1536" class="1005" name="tmp_45_reg_1536">
<pin_list>
<pin id="1537" dir="0" index="0" bw="54" slack="6"/>
<pin id="1538" dir="1" index="1" bw="54" slack="6"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="1541" class="1005" name="tmp_46_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="6" slack="1"/>
<pin id="1543" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="1547" class="1005" name="zext_ln1271_4_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="66" slack="1"/>
<pin id="1549" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1271_4 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="zext_ln1273_5_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="66" slack="1"/>
<pin id="1554" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1273_5 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="r_V_18_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="66" slack="1"/>
<pin id="1559" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="r_V_18 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_47_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="55" slack="3"/>
<pin id="1564" dir="1" index="1" bw="55" slack="3"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="tmp_48_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="29" slack="1"/>
<pin id="1569" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="zext_ln1270_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="58" slack="1"/>
<pin id="1574" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="6" slack="1"/>
<pin id="1580" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr "/>
</bind>
</comp>

<comp id="1583" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="4" slack="1"/>
<pin id="1585" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr "/>
</bind>
</comp>

<comp id="1588" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="6" slack="1"/>
<pin id="1590" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="1593" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="6" slack="1"/>
<pin id="1595" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="1598" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="6" slack="1"/>
<pin id="1600" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="1603" class="1005" name="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="6" slack="1"/>
<pin id="1605" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr "/>
</bind>
</comp>

<comp id="1608" class="1005" name="rhs_s_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="57" slack="1"/>
<pin id="1610" dir="1" index="1" bw="57" slack="1"/>
</pin_list>
<bind>
<opset="rhs_s "/>
</bind>
</comp>

<comp id="1613" class="1005" name="logn_V_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="78" slack="1"/>
<pin id="1615" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="logn_V "/>
</bind>
</comp>

<comp id="1618" class="1005" name="logn_V_2_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="70" slack="1"/>
<pin id="1620" dir="1" index="1" bw="70" slack="1"/>
</pin_list>
<bind>
<opset="logn_V_2 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="trunc_ln818_2_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="56" slack="1"/>
<pin id="1625" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln818_2 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="add_ln813_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="66" slack="1"/>
<pin id="1631" dir="1" index="1" bw="66" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="add_ln813_3_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="82" slack="1"/>
<pin id="1636" dir="1" index="1" bw="82" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_3 "/>
</bind>
</comp>

<comp id="1640" class="1005" name="add_ln813_2_reg_1640">
<pin_list>
<pin id="1641" dir="0" index="0" bw="78" slack="1"/>
<pin id="1642" dir="1" index="1" bw="78" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_2 "/>
</bind>
</comp>

<comp id="1646" class="1005" name="add_ln813_4_reg_1646">
<pin_list>
<pin id="1647" dir="0" index="0" bw="89" slack="1"/>
<pin id="1648" dir="1" index="1" bw="89" slack="1"/>
</pin_list>
<bind>
<opset="add_ln813_4 "/>
</bind>
</comp>

<comp id="1651" class="1005" name="add_ln813_7_reg_1651">
<pin_list>
<pin id="1652" dir="0" index="0" bw="88" slack="2"/>
<pin id="1653" dir="1" index="1" bw="88" slack="2"/>
</pin_list>
<bind>
<opset="add_ln813_7 "/>
</bind>
</comp>

<comp id="1656" class="1005" name="p_Result_101_reg_1656">
<pin_list>
<pin id="1657" dir="0" index="0" bw="1" slack="1"/>
<pin id="1658" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_101 "/>
</bind>
</comp>

<comp id="1661" class="1005" name="r_V_11_reg_1661">
<pin_list>
<pin id="1662" dir="0" index="0" bw="72" slack="1"/>
<pin id="1663" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="r_V_11 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="247"><net_src comp="48" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="48" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="24" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="0" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="2" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="86" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="4" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="86" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="6" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="86" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="8" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="86" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="309"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="86" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="86" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="323" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="14" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="86" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="336" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="82" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="360"><net_src comp="353" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="370"><net_src comp="364" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="389"><net_src comp="349" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="390"><net_src comp="383" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="400"><net_src comp="361" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="401"><net_src comp="394" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="405"><net_src comp="242" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="252" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="26" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="422"><net_src comp="252" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="28" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="30" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="419" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="438"><net_src comp="34" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="419" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="440"><net_src comp="32" pin="0"/><net_sink comp="433" pin=2"/></net>

<net id="447"><net_src comp="36" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="252" pin="2"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="456"><net_src comp="42" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="441" pin="4"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="44" pin="0"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="46" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="50" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="433" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="482"><net_src comp="475" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="52" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="492"><net_src comp="54" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="484" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="30" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="499"><net_src comp="484" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="58" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="484" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="515"><net_src comp="62" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="484" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="64" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="42" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="509" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="519" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="46" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="484" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="540"><net_src comp="66" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="545"><net_src comp="533" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="68" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="552"><net_src comp="501" pin="3"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="541" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="527" pin="2"/><net_sink comp="547" pin=2"/></net>

<net id="563"><net_src comp="495" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="70" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="579"><net_src comp="72" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="580"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="573" pin=3"/></net>

<net id="589"><net_src comp="78" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="80" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="591"><net_src comp="66" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="592"><net_src comp="583" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="599"><net_src comp="84" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="364" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="80" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="66" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="603"><net_src comp="593" pin="4"/><net_sink comp="374" pin=2"/></net>

<net id="607"><net_src comp="374" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="616"><net_src comp="391" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="609" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="88" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="64" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="90" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="634"><net_src comp="92" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="612" pin="2"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="94" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="643"><net_src comp="96" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="612" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="90" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="652"><net_src comp="98" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="653"><net_src comp="612" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="654"><net_src comp="100" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="655"><net_src comp="90" pin="0"/><net_sink comp="646" pin=3"/></net>

<net id="662"><net_src comp="102" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="612" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="94" pin="0"/><net_sink comp="656" pin=2"/></net>

<net id="665"><net_src comp="104" pin="0"/><net_sink comp="656" pin=3"/></net>

<net id="671"><net_src comp="106" pin="0"/><net_sink comp="666" pin=0"/></net>

<net id="672"><net_src comp="108" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="678"><net_src comp="110" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="108" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="666" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="689"><net_src comp="673" pin="3"/><net_sink comp="684" pin=1"/></net>

<net id="690"><net_src comp="680" pin="1"/><net_sink comp="684" pin=2"/></net>

<net id="701"><net_src comp="694" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="691" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="112" pin="0"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="114" pin="0"/><net_sink comp="703" pin=2"/></net>

<net id="713"><net_src comp="703" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="718"><net_src comp="710" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="726"><net_src comp="714" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="727"><net_src comp="719" pin="1"/><net_sink comp="722" pin=1"/></net>

<net id="734"><net_src comp="116" pin="0"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="722" pin="2"/><net_sink comp="728" pin=1"/></net>

<net id="736"><net_src comp="118" pin="0"/><net_sink comp="728" pin=2"/></net>

<net id="737"><net_src comp="120" pin="0"/><net_sink comp="728" pin=3"/></net>

<net id="744"><net_src comp="122" pin="0"/><net_sink comp="738" pin=0"/></net>

<net id="745"><net_src comp="722" pin="2"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="118" pin="0"/><net_sink comp="738" pin=2"/></net>

<net id="747"><net_src comp="124" pin="0"/><net_sink comp="738" pin=3"/></net>

<net id="754"><net_src comp="126" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="722" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="128" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="120" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="768"><net_src comp="761" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="758" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="775"><net_src comp="130" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="776"><net_src comp="132" pin="0"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="134" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="136" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="787"><net_src comp="777" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="770" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="784" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="138" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="30" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="808"><net_src comp="798" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="792" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="821"><net_src comp="140" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="142" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="144" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="831"><net_src comp="146" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="809" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="142" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="148" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="841"><net_src comp="150" pin="0"/><net_sink comp="835" pin=0"/></net>

<net id="842"><net_src comp="809" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="843"><net_src comp="152" pin="0"/><net_sink comp="835" pin=2"/></net>

<net id="844"><net_src comp="144" pin="0"/><net_sink comp="835" pin=3"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="845" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="862"><net_src comp="154" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="863"><net_src comp="156" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="869"><net_src comp="158" pin="0"/><net_sink comp="864" pin=0"/></net>

<net id="870"><net_src comp="160" pin="0"/><net_sink comp="864" pin=2"/></net>

<net id="874"><net_src comp="864" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="878"><net_src comp="857" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="871" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="890"><net_src comp="162" pin="0"/><net_sink comp="885" pin=0"/></net>

<net id="891"><net_src comp="164" pin="0"/><net_sink comp="885" pin=2"/></net>

<net id="895"><net_src comp="885" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="879" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="901"><net_src comp="892" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="908"><net_src comp="166" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="909"><net_src comp="896" pin="2"/><net_sink comp="902" pin=1"/></net>

<net id="910"><net_src comp="168" pin="0"/><net_sink comp="902" pin=2"/></net>

<net id="911"><net_src comp="170" pin="0"/><net_sink comp="902" pin=3"/></net>

<net id="918"><net_src comp="172" pin="0"/><net_sink comp="912" pin=0"/></net>

<net id="919"><net_src comp="896" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="920"><net_src comp="168" pin="0"/><net_sink comp="912" pin=2"/></net>

<net id="921"><net_src comp="174" pin="0"/><net_sink comp="912" pin=3"/></net>

<net id="928"><net_src comp="176" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="896" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="144" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="170" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="942"><net_src comp="935" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="932" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="949"><net_src comp="178" pin="0"/><net_sink comp="944" pin=0"/></net>

<net id="950"><net_src comp="180" pin="0"/><net_sink comp="944" pin=1"/></net>

<net id="956"><net_src comp="182" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="184" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="951" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="965"><net_src comp="944" pin="3"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="958" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="962" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="977"><net_src comp="186" pin="0"/><net_sink comp="972" pin=0"/></net>

<net id="978"><net_src comp="32" pin="0"/><net_sink comp="972" pin=2"/></net>

<net id="982"><net_src comp="972" pin="3"/><net_sink comp="979" pin=0"/></net>

<net id="987"><net_src comp="966" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="979" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="995"><net_src comp="188" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="996"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="997"><net_src comp="190" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="998"><net_src comp="192" pin="0"/><net_sink comp="989" pin=3"/></net>

<net id="1005"><net_src comp="194" pin="0"/><net_sink comp="999" pin=0"/></net>

<net id="1006"><net_src comp="983" pin="2"/><net_sink comp="999" pin=1"/></net>

<net id="1007"><net_src comp="190" pin="0"/><net_sink comp="999" pin=2"/></net>

<net id="1008"><net_src comp="76" pin="0"/><net_sink comp="999" pin=3"/></net>

<net id="1015"><net_src comp="196" pin="0"/><net_sink comp="1009" pin=0"/></net>

<net id="1016"><net_src comp="983" pin="2"/><net_sink comp="1009" pin=1"/></net>

<net id="1017"><net_src comp="170" pin="0"/><net_sink comp="1009" pin=2"/></net>

<net id="1018"><net_src comp="192" pin="0"/><net_sink comp="1009" pin=3"/></net>

<net id="1029"><net_src comp="1022" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1030"><net_src comp="1019" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1036"><net_src comp="198" pin="0"/><net_sink comp="1031" pin=0"/></net>

<net id="1037"><net_src comp="200" pin="0"/><net_sink comp="1031" pin=1"/></net>

<net id="1043"><net_src comp="202" pin="0"/><net_sink comp="1038" pin=0"/></net>

<net id="1044"><net_src comp="204" pin="0"/><net_sink comp="1038" pin=2"/></net>

<net id="1048"><net_src comp="1038" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1052"><net_src comp="1031" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1057"><net_src comp="1045" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1058"><net_src comp="1049" pin="1"/><net_sink comp="1053" pin=1"/></net>

<net id="1064"><net_src comp="206" pin="0"/><net_sink comp="1059" pin=0"/></net>

<net id="1065"><net_src comp="208" pin="0"/><net_sink comp="1059" pin=2"/></net>

<net id="1069"><net_src comp="1059" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1074"><net_src comp="1053" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1075"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=1"/></net>

<net id="1082"><net_src comp="210" pin="0"/><net_sink comp="1076" pin=0"/></net>

<net id="1083"><net_src comp="1070" pin="2"/><net_sink comp="1076" pin=1"/></net>

<net id="1084"><net_src comp="212" pin="0"/><net_sink comp="1076" pin=2"/></net>

<net id="1085"><net_src comp="214" pin="0"/><net_sink comp="1076" pin=3"/></net>

<net id="1092"><net_src comp="216" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1070" pin="2"/><net_sink comp="1086" pin=1"/></net>

<net id="1094"><net_src comp="218" pin="0"/><net_sink comp="1086" pin=2"/></net>

<net id="1095"><net_src comp="214" pin="0"/><net_sink comp="1086" pin=3"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1108"><net_src comp="1105" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="1112"><net_src comp="1109" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="1116"><net_src comp="1113" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="1120"><net_src comp="1117" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="1124"><net_src comp="1121" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1131"><net_src comp="220" pin="0"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="1099" pin="2"/><net_sink comp="1125" pin=1"/></net>

<net id="1133"><net_src comp="48" pin="0"/><net_sink comp="1125" pin=2"/></net>

<net id="1134"><net_src comp="222" pin="0"/><net_sink comp="1125" pin=3"/></net>

<net id="1138"><net_src comp="304" pin="3"/><net_sink comp="1135" pin=0"/></net>

<net id="1142"><net_src comp="330" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1146"><net_src comp="343" pin="3"/><net_sink comp="1143" pin=0"/></net>

<net id="1152"><net_src comp="224" pin="0"/><net_sink comp="1147" pin=0"/></net>

<net id="1153"><net_src comp="226" pin="0"/><net_sink comp="1147" pin=2"/></net>

<net id="1157"><net_src comp="1147" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1165"><net_src comp="1154" pin="1"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1158" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1173"><net_src comp="228" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="1161" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1175"><net_src comp="100" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1176"><net_src comp="120" pin="0"/><net_sink comp="1167" pin=3"/></net>

<net id="1181"><net_src comp="1143" pin="1"/><net_sink comp="1177" pin=0"/></net>

<net id="1182"><net_src comp="1139" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1187"><net_src comp="1135" pin="1"/><net_sink comp="1183" pin=0"/></net>

<net id="1188"><net_src comp="278" pin="3"/><net_sink comp="1183" pin=1"/></net>

<net id="1200"><net_src comp="230" pin="0"/><net_sink comp="1195" pin=0"/></net>

<net id="1201"><net_src comp="380" pin="1"/><net_sink comp="1195" pin=1"/></net>

<net id="1202"><net_src comp="164" pin="0"/><net_sink comp="1195" pin=2"/></net>

<net id="1206"><net_src comp="1195" pin="3"/><net_sink comp="1203" pin=0"/></net>

<net id="1214"><net_src comp="1189" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1219"><net_src comp="1210" pin="2"/><net_sink comp="1215" pin=0"/></net>

<net id="1220"><net_src comp="1207" pin="1"/><net_sink comp="1215" pin=1"/></net>

<net id="1228"><net_src comp="1203" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1229"><net_src comp="1192" pin="1"/><net_sink comp="1224" pin=1"/></net>

<net id="1237"><net_src comp="1195" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1238"><net_src comp="1221" pin="1"/><net_sink comp="1233" pin=1"/></net>

<net id="1243"><net_src comp="1233" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1244"><net_src comp="1230" pin="1"/><net_sink comp="1239" pin=1"/></net>

<net id="1255"><net_src comp="1248" pin="1"/><net_sink comp="1251" pin=1"/></net>

<net id="1260"><net_src comp="1251" pin="2"/><net_sink comp="1256" pin=0"/></net>

<net id="1261"><net_src comp="1245" pin="1"/><net_sink comp="1256" pin=1"/></net>

<net id="1267"><net_src comp="232" pin="0"/><net_sink comp="1262" pin=0"/></net>

<net id="1268"><net_src comp="1256" pin="2"/><net_sink comp="1262" pin=1"/></net>

<net id="1269"><net_src comp="170" pin="0"/><net_sink comp="1262" pin=2"/></net>

<net id="1277"><net_src comp="1270" pin="1"/><net_sink comp="1273" pin=1"/></net>

<net id="1283"><net_src comp="234" pin="0"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="236" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1288"><net_src comp="1278" pin="3"/><net_sink comp="1285" pin=0"/></net>

<net id="1293"><net_src comp="1273" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1294"><net_src comp="1285" pin="1"/><net_sink comp="1289" pin=1"/></net>

<net id="1301"><net_src comp="238" pin="0"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="1289" pin="2"/><net_sink comp="1295" pin=1"/></net>

<net id="1303"><net_src comp="240" pin="0"/><net_sink comp="1295" pin=2"/></net>

<net id="1304"><net_src comp="76" pin="0"/><net_sink comp="1295" pin=3"/></net>

<net id="1308"><net_src comp="413" pin="2"/><net_sink comp="1305" pin=0"/></net>

<net id="1312"><net_src comp="423" pin="4"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="1317"><net_src comp="459" pin="2"/><net_sink comp="1314" pin=0"/></net>

<net id="1321"><net_src comp="244" pin="1"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="1324"><net_src comp="1318" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1328"><net_src comp="248" pin="1"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="1330"><net_src comp="1325" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="1331"><net_src comp="1325" pin="1"/><net_sink comp="555" pin=1"/></net>

<net id="1335"><net_src comp="478" pin="2"/><net_sink comp="1332" pin=0"/></net>

<net id="1336"><net_src comp="1332" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1337"><net_src comp="1332" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="1341"><net_src comp="484" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1342"><net_src comp="1338" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="1346"><net_src comp="487" pin="3"/><net_sink comp="1343" pin=0"/></net>

<net id="1347"><net_src comp="1343" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1348"><net_src comp="1343" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="1352"><net_src comp="501" pin="3"/><net_sink comp="1349" pin=0"/></net>

<net id="1359"><net_src comp="564" pin="1"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="1364"><net_src comp="573" pin="4"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1366"><net_src comp="1361" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="1370"><net_src comp="604" pin="1"/><net_sink comp="1367" pin=0"/></net>

<net id="1371"><net_src comp="1367" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="1375"><net_src comp="258" pin="3"/><net_sink comp="1372" pin=0"/></net>

<net id="1376"><net_src comp="1372" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="1380"><net_src comp="265" pin="3"/><net_sink comp="1377" pin=0"/></net>

<net id="1381"><net_src comp="1377" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1385"><net_src comp="609" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1386"><net_src comp="1382" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="1390"><net_src comp="618" pin="4"/><net_sink comp="1387" pin=0"/></net>

<net id="1391"><net_src comp="1387" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1392"><net_src comp="1387" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1396"><net_src comp="628" pin="4"/><net_sink comp="1393" pin=0"/></net>

<net id="1397"><net_src comp="1393" pin="1"/><net_sink comp="673" pin=2"/></net>

<net id="1398"><net_src comp="1393" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1402"><net_src comp="638" pin="3"/><net_sink comp="1399" pin=0"/></net>

<net id="1403"><net_src comp="1399" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1407"><net_src comp="646" pin="4"/><net_sink comp="1404" pin=0"/></net>

<net id="1408"><net_src comp="1404" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="1412"><net_src comp="656" pin="4"/><net_sink comp="1409" pin=0"/></net>

<net id="1413"><net_src comp="1409" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="1417"><net_src comp="684" pin="3"/><net_sink comp="1414" pin=0"/></net>

<net id="1418"><net_src comp="1414" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="1422"><net_src comp="691" pin="1"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="1427"><net_src comp="694" pin="1"/><net_sink comp="1424" pin=0"/></net>

<net id="1428"><net_src comp="1424" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1432"><net_src comp="697" pin="2"/><net_sink comp="1429" pin=0"/></net>

<net id="1433"><net_src comp="1429" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1437"><net_src comp="728" pin="4"/><net_sink comp="1434" pin=0"/></net>

<net id="1438"><net_src comp="1434" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="1439"><net_src comp="1434" pin="1"/><net_sink comp="770" pin=2"/></net>

<net id="1443"><net_src comp="738" pin="4"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1448"><net_src comp="748" pin="4"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1450"><net_src comp="1445" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1454"><net_src comp="758" pin="1"/><net_sink comp="1451" pin=0"/></net>

<net id="1455"><net_src comp="1451" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1459"><net_src comp="761" pin="1"/><net_sink comp="1456" pin=0"/></net>

<net id="1460"><net_src comp="1456" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1464"><net_src comp="764" pin="2"/><net_sink comp="1461" pin=0"/></net>

<net id="1465"><net_src comp="1461" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1469"><net_src comp="815" pin="4"/><net_sink comp="1466" pin=0"/></net>

<net id="1470"><net_src comp="1466" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1471"><net_src comp="1466" pin="1"/><net_sink comp="857" pin=2"/></net>

<net id="1475"><net_src comp="825" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1480"><net_src comp="835" pin="4"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1482"><net_src comp="1477" pin="1"/><net_sink comp="1113" pin=0"/></net>

<net id="1486"><net_src comp="845" pin="1"/><net_sink comp="1483" pin=0"/></net>

<net id="1487"><net_src comp="1483" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="1491"><net_src comp="848" pin="1"/><net_sink comp="1488" pin=0"/></net>

<net id="1492"><net_src comp="1488" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1496"><net_src comp="851" pin="2"/><net_sink comp="1493" pin=0"/></net>

<net id="1497"><net_src comp="1493" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1501"><net_src comp="902" pin="4"/><net_sink comp="1498" pin=0"/></net>

<net id="1502"><net_src comp="1498" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="1503"><net_src comp="1498" pin="1"/><net_sink comp="944" pin=2"/></net>

<net id="1507"><net_src comp="912" pin="4"/><net_sink comp="1504" pin=0"/></net>

<net id="1508"><net_src comp="1504" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1512"><net_src comp="922" pin="4"/><net_sink comp="1509" pin=0"/></net>

<net id="1513"><net_src comp="1509" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1514"><net_src comp="1509" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1518"><net_src comp="932" pin="1"/><net_sink comp="1515" pin=0"/></net>

<net id="1519"><net_src comp="1515" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="1523"><net_src comp="935" pin="1"/><net_sink comp="1520" pin=0"/></net>

<net id="1524"><net_src comp="1520" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="1528"><net_src comp="938" pin="2"/><net_sink comp="1525" pin=0"/></net>

<net id="1529"><net_src comp="1525" pin="1"/><net_sink comp="972" pin=1"/></net>

<net id="1533"><net_src comp="989" pin="4"/><net_sink comp="1530" pin=0"/></net>

<net id="1534"><net_src comp="1530" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1535"><net_src comp="1530" pin="1"/><net_sink comp="1031" pin=2"/></net>

<net id="1539"><net_src comp="999" pin="4"/><net_sink comp="1536" pin=0"/></net>

<net id="1540"><net_src comp="1536" pin="1"/><net_sink comp="1038" pin=1"/></net>

<net id="1544"><net_src comp="1009" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="1121" pin=0"/></net>

<net id="1550"><net_src comp="1019" pin="1"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1025" pin=1"/></net>

<net id="1555"><net_src comp="1022" pin="1"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1560"><net_src comp="1025" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1059" pin=1"/></net>

<net id="1565"><net_src comp="1076" pin="4"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1147" pin=1"/></net>

<net id="1570"><net_src comp="1086" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1575"><net_src comp="1096" pin="1"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1099" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="1099" pin=1"/></net>

<net id="1581"><net_src comp="271" pin="3"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1586"><net_src comp="284" pin="3"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="1591"><net_src comp="297" pin="3"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="1596"><net_src comp="310" pin="3"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="1601"><net_src comp="323" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1606"><net_src comp="336" pin="3"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="1611"><net_src comp="1125" pin="4"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1616"><net_src comp="291" pin="3"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1210" pin=1"/></net>

<net id="1621"><net_src comp="317" pin="3"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1626"><net_src comp="1167" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1192" pin=0"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1632"><net_src comp="1177" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1637"><net_src comp="1183" pin="2"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1230" pin=0"/></net>

<net id="1639"><net_src comp="1634" pin="1"/><net_sink comp="1248" pin=0"/></net>

<net id="1643"><net_src comp="1215" pin="2"/><net_sink comp="1640" pin=0"/></net>

<net id="1644"><net_src comp="1640" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1645"><net_src comp="1640" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1649"><net_src comp="1224" pin="2"/><net_sink comp="1646" pin=0"/></net>

<net id="1650"><net_src comp="1646" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1654"><net_src comp="1239" pin="2"/><net_sink comp="1651" pin=0"/></net>

<net id="1655"><net_src comp="1651" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1659"><net_src comp="1262" pin="3"/><net_sink comp="1656" pin=0"/></net>

<net id="1660"><net_src comp="1656" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1664"><net_src comp="1295" pin="4"/><net_sink comp="1661" pin=0"/></net>

<net id="1665"><net_src comp="1661" pin="1"/><net_sink comp="406" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: log_apfixed_reduce_log_inverse_lut_table_array_V | {}
	Port: log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V | {}
	Port: log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V | {}
 - Input state : 
	Port: log<99, 33> : x | {1 }
	Port: log<99, 33> : log_apfixed_reduce_log_inverse_lut_table_array_V | {8 9 }
	Port: log<99, 33> : log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V | {46 47 }
	Port: log<99, 33> : log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V | {46 47 }
	Port: log<99, 33> : log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V | {46 47 }
	Port: log<99, 33> : log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V | {46 47 }
	Port: log<99, 33> : log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V | {46 47 }
	Port: log<99, 33> : log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V | {46 47 }
  - Chain level:
	State 1
		br_ln703 : 1
		p_Result_100 : 1
		p_Result_117_cast : 1
		and_ln : 1
		icmp_ln731 : 2
		br_ln731 : 3
		store_ln53 : 1
		store_ln53 : 2
	State 2
		b_exp_V_3 : 1
	State 3
		r_V_13 : 1
		shl_ln1453 : 1
		p_Result_s : 1
		tmp_29 : 1
		and_ln731_1 : 2
		icmp_ln731_1 : 3
		tmp : 1
		xor_ln731 : 2
		select_ln731 : 4
		br_ln731 : 5
		store_ln731 : 1
		mul_ln1273 : 1
	State 4
	State 5
	State 6
	State 7
		trunc_ln1 : 1
	State 8
		conv_i_i_i38032 : 1
		b_frac_013_lcssa29 : 1
		index0_V_1 : 2
		index0_V_2 : 3
		zext_ln541 : 4
		log_apfixed_reduce_log_inverse_lut_table_array_V_addr : 5
		b_frac_tilde_inverse_V : 6
	State 9
	State 10
		r_V_3 : 1
	State 11
	State 12
	State 13
	State 14
		a_V : 1
		tmp_30 : 1
		tmp_38 : 1
		tmp_31 : 1
		tmp_33 : 1
	State 15
		zext_ln1488 : 1
		select_ln1488 : 2
		r_V_14 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln1347 : 1
		ret_V_11 : 2
		ret_V_2 : 3
		tmp_34 : 4
		tmp_35 : 4
		tmp_36 : 4
	State 21
		r_V_15 : 1
	State 22
	State 23
	State 24
	State 25
	State 26
		zext_ln1347_1 : 1
		zext_ln813 : 1
		ret_V_12 : 2
		zext_ln1348_1 : 1
		ret_V_4 : 3
		tmp_37 : 4
		tmp_39 : 4
		tmp_40 : 4
	State 27
		r_V_16 : 1
	State 28
	State 29
	State 30
	State 31
	State 32
		zext_ln1347_2 : 1
		zext_ln813_1 : 1
		ret_V_13 : 2
		zext_ln1348_2 : 1
		ret_V_6 : 3
		tmp_41 : 4
		tmp_42 : 4
		tmp_43 : 4
	State 33
		r_V_17 : 1
	State 34
	State 35
	State 36
	State 37
	State 38
		zext_ln1347_3 : 1
		zext_ln813_2 : 1
		ret_V_14 : 2
		zext_ln1348_3 : 1
		ret_V_8 : 3
		tmp_44 : 4
		tmp_45 : 4
		tmp_46 : 4
	State 39
		r_V_18 : 1
	State 40
	State 41
	State 42
	State 43
	State 44
		zext_ln1347_4 : 1
		zext_ln813_3 : 1
		ret_V_15 : 2
		zext_ln1348_4 : 1
		ret_V_10 : 3
		tmp_47 : 4
		tmp_48 : 4
	State 45
		r_V_19 : 1
	State 46
		log_sum_V : 1
		log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr : 1
		logn_V : 2
		log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr : 1
		logn_V_1 : 2
		log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr : 1
		logn_V_2 : 2
		log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr : 1
		logn_V_3 : 2
		log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr : 1
		logn_V_4 : 2
		rhs_s : 1
	State 47
		zext_ln387 : 1
		zext_ln387_2 : 1
		zext_ln387_3 : 1
		zext_ln1348_5 : 1
		ret_V : 2
		trunc_ln818_2 : 3
		add_ln813 : 2
		add_ln813_3 : 2
	State 48
		sext_ln813 : 1
		add_ln813_1 : 1
		add_ln813_2 : 2
		add_ln813_4 : 2
		add_ln813_5 : 1
		add_ln813_7 : 2
	State 49
		add_ln813_6 : 1
		log_base_V_2 : 2
		p_Result_101 : 3
	State 50
		add_ln778 : 1
		sext_ln813_4 : 1
		log_base_V : 2
		r_V_11 : 3
	State 51
		r_V_12 : 1
		ret_ln794 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |        grp_fu_567        |    3    |   441   |   256   |
|          |        grp_fu_612        |    4    |   441   |   256   |
|          |        grp_fu_697        |    0    |   441   |   256   |
|    mul   |        grp_fu_764        |    3    |   441   |   256   |
|          |        grp_fu_851        |    3    |   441   |   256   |
|          |        grp_fu_938        |    3    |   441   |   256   |
|          |        grp_fu_1025       |    2    |   471   |   320   |
|          |        grp_fu_1099       |    3    |    95   |    46   |
|----------|--------------------------|---------|---------|---------|
|          |     b_exp_V_3_fu_478     |    0    |    0    |    14   |
|          |      ret_V_11_fu_714     |    0    |    0    |    86   |
|          |      ret_V_12_fu_792     |    0    |    0    |    83   |
|          |      ret_V_13_fu_879     |    0    |    0    |    88   |
|          |      ret_V_14_fu_966     |    0    |    0    |    93   |
|          |     ret_V_15_fu_1053     |    0    |    0    |    98   |
|          |     add_ln813_fu_1177    |    0    |    0    |    72   |
|          |    add_ln813_3_fu_1183   |    0    |    0    |    89   |
|    add   |    add_ln813_1_fu_1210   |    0    |    0    |    78   |
|          |    add_ln813_2_fu_1215   |    0    |    0    |    78   |
|          |    add_ln813_4_fu_1224   |    0    |    0    |    95   |
|          |    add_ln813_5_fu_1233   |    0    |    0    |    88   |
|          |    add_ln813_7_fu_1239   |    0    |    0    |    88   |
|          |    add_ln813_6_fu_1251   |    0    |    0    |    89   |
|          |   log_base_V_2_fu_1256   |    0    |    0    |    89   |
|          |     add_ln778_fu_1273    |    0    |    0    |    88   |
|          |    log_base_V_fu_1289    |    0    |    0    |    88   |
|----------|--------------------------|---------|---------|---------|
|          |      ret_V_2_fu_722      |    0    |    0    |    86   |
|          |      ret_V_4_fu_809      |    0    |    0    |    84   |
|    sub   |      ret_V_6_fu_896      |    0    |    0    |    89   |
|          |      ret_V_8_fu_983      |    0    |    0    |    94   |
|          |     ret_V_10_fu_1070     |    0    |    0    |    99   |
|          |       ret_V_fu_1161      |    0    |    0    |    92   |
|----------|--------------------------|---------|---------|---------|
|          |    icmp_ln1652_fu_413    |    0    |    0    |    40   |
|   icmp   |     icmp_ln731_fu_459    |    0    |    0    |    43   |
|          |    icmp_ln731_1_fu_527   |    0    |    0    |    43   |
|----------|--------------------------|---------|---------|---------|
|  select  |    select_ln731_fu_547   |    0    |    0    |    2    |
|          |   select_ln1488_fu_684   |    0    |    0    |    86   |
|----------|--------------------------|---------|---------|---------|
|    xor   |     xor_ln731_fu_541     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_252    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln594_fu_419    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    p_Result_100_fu_423   |    0    |    0    |    0    |
|          | p_Result_117_cast_fu_433 |    0    |    0    |    0    |
|          |       and_ln_fu_451      |    0    |    0    |    0    |
|          |       r_V_13_fu_487      |    0    |    0    |    0    |
|          |    and_ln731_1_fu_519    |    0    |    0    |    0    |
|          |  zext_ln1488_cast_fu_666 |    0    |    0    |    0    |
|          |       tmp_32_fu_673      |    0    |    0    |    0    |
|          |        lhs_fu_703        |    0    |    0    |    0    |
|          |         eZ_fu_770        |    0    |    0    |    0    |
|          |       lhs_2_fu_777       |    0    |    0    |    0    |
|          |       rhs_3_fu_798       |    0    |    0    |    0    |
|bitconcatenate|        eZ_1_fu_857       |    0    |    0    |    0    |
|          |       lhs_4_fu_864       |    0    |    0    |    0    |
|          |       rhs_6_fu_885       |    0    |    0    |    0    |
|          |        eZ_2_fu_944       |    0    |    0    |    0    |
|          |       lhs_6_fu_951       |    0    |    0    |    0    |
|          |       rhs_9_fu_972       |    0    |    0    |    0    |
|          |       eZ_3_fu_1031       |    0    |    0    |    0    |
|          |       lhs_8_fu_1038      |    0    |    0    |    0    |
|          |      rhs_12_fu_1059      |    0    |    0    |    0    |
|          |       lhs_V_fu_1147      |    0    |    0    |    0    |
|          |      shl_ln_fu_1195      |    0    |    0    |    0    |
|          |    shl_ln813_1_fu_1278   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |       tmp_s_fu_441       |    0    |    0    |    0    |
|          |       tmp_29_fu_509      |    0    |    0    |    0    |
|          |     trunc_ln1_fu_573     |    0    |    0    |    0    |
|          |      index0_V_fu_583     |    0    |    0    |    0    |
|          |     index0_V_1_fu_593    |    0    |    0    |    0    |
|          |        a_V_fu_618        |    0    |    0    |    0    |
|          |       tmp_30_fu_628      |    0    |    0    |    0    |
|          |       tmp_31_fu_646      |    0    |    0    |    0    |
|          |       tmp_33_fu_656      |    0    |    0    |    0    |
|          |       tmp_34_fu_728      |    0    |    0    |    0    |
|          |       tmp_35_fu_738      |    0    |    0    |    0    |
|          |       tmp_36_fu_748      |    0    |    0    |    0    |
|partselect|       tmp_37_fu_815      |    0    |    0    |    0    |
|          |       tmp_39_fu_825      |    0    |    0    |    0    |
|          |       tmp_40_fu_835      |    0    |    0    |    0    |
|          |       tmp_41_fu_902      |    0    |    0    |    0    |
|          |       tmp_42_fu_912      |    0    |    0    |    0    |
|          |       tmp_43_fu_922      |    0    |    0    |    0    |
|          |       tmp_44_fu_989      |    0    |    0    |    0    |
|          |       tmp_45_fu_999      |    0    |    0    |    0    |
|          |      tmp_46_fu_1009      |    0    |    0    |    0    |
|          |      tmp_47_fu_1076      |    0    |    0    |    0    |
|          |      tmp_48_fu_1086      |    0    |    0    |    0    |
|          |       rhs_s_fu_1125      |    0    |    0    |    0    |
|          |   trunc_ln818_2_fu_1167  |    0    |    0    |    0    |
|          |      r_V_11_fu_1295      |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|    shl   |     shl_ln1453_fu_495    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     p_Result_s_fu_501    |    0    |    0    |    0    |
| bitselect|        tmp_fu_533        |    0    |    0    |    0    |
|          |       tmp_38_fu_638      |    0    |    0    |    0    |
|          |   p_Result_101_fu_1262   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |    sext_ln1273_fu_564    |    0    |    0    |    0    |
|          |    sext_ln818_fu_1192    |    0    |    0    |    0    |
|          |    sext_ln813_fu_1203    |    0    |    0    |    0    |
|   sext   |   sext_ln813_2_fu_1221   |    0    |    0    |    0    |
|          |   sext_ln813_3_fu_1230   |    0    |    0    |    0    |
|          |   sext_ln813_1_fu_1248   |    0    |    0    |    0    |
|          |   sext_ln813_4_fu_1285   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |     zext_ln541_fu_604    |    0    |    0    |    0    |
|          |    zext_ln1273_fu_609    |    0    |    0    |    0    |
|          |    zext_ln1488_fu_680    |    0    |    0    |    0    |
|          |    zext_ln1271_fu_691    |    0    |    0    |    0    |
|          |   zext_ln1273_1_fu_694   |    0    |    0    |    0    |
|          |    zext_ln1347_fu_710    |    0    |    0    |    0    |
|          |    zext_ln1348_fu_719    |    0    |    0    |    0    |
|          |   zext_ln1271_1_fu_758   |    0    |    0    |    0    |
|          |   zext_ln1273_2_fu_761   |    0    |    0    |    0    |
|          |   zext_ln1347_1_fu_784   |    0    |    0    |    0    |
|          |     zext_ln813_fu_788    |    0    |    0    |    0    |
|          |   zext_ln1348_1_fu_805   |    0    |    0    |    0    |
|          |   zext_ln1271_2_fu_845   |    0    |    0    |    0    |
|          |   zext_ln1273_3_fu_848   |    0    |    0    |    0    |
|          |   zext_ln1347_2_fu_871   |    0    |    0    |    0    |
|          |    zext_ln813_1_fu_875   |    0    |    0    |    0    |
|          |   zext_ln1348_2_fu_892   |    0    |    0    |    0    |
|          |   zext_ln1271_3_fu_932   |    0    |    0    |    0    |
|          |   zext_ln1273_4_fu_935   |    0    |    0    |    0    |
|          |   zext_ln1347_3_fu_958   |    0    |    0    |    0    |
|   zext   |    zext_ln813_2_fu_962   |    0    |    0    |    0    |
|          |   zext_ln1348_3_fu_979   |    0    |    0    |    0    |
|          |   zext_ln1271_4_fu_1019  |    0    |    0    |    0    |
|          |   zext_ln1273_5_fu_1022  |    0    |    0    |    0    |
|          |   zext_ln1347_4_fu_1045  |    0    |    0    |    0    |
|          |   zext_ln813_3_fu_1049   |    0    |    0    |    0    |
|          |   zext_ln1348_4_fu_1066  |    0    |    0    |    0    |
|          |    zext_ln1270_fu_1096   |    0    |    0    |    0    |
|          |   zext_ln541_1_fu_1105   |    0    |    0    |    0    |
|          |   zext_ln541_2_fu_1109   |    0    |    0    |    0    |
|          |   zext_ln541_3_fu_1113   |    0    |    0    |    0    |
|          |   zext_ln541_4_fu_1117   |    0    |    0    |    0    |
|          |   zext_ln541_5_fu_1121   |    0    |    0    |    0    |
|          |    zext_ln387_fu_1135    |    0    |    0    |    0    |
|          |   zext_ln387_2_fu_1139   |    0    |    0    |    0    |
|          |   zext_ln387_3_fu_1143   |    0    |    0    |    0    |
|          |   zext_ln1348_5_fu_1154  |    0    |    0    |    0    |
|          |   zext_ln1348_6_fu_1158  |    0    |    0    |    0    |
|          |   zext_ln387_1_fu_1189   |    0    |    0    |    0    |
|          |   zext_ln813_4_fu_1207   |    0    |    0    |    0    |
|          |   zext_ln813_5_fu_1245   |    0    |    0    |    0    |
|          |   zext_ln813_6_fu_1270   |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    21   |   3212  |   4066  |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------------------------------------------+--------+
|                                                                       |   FF   |
+-----------------------------------------------------------------------+--------+
|                              a_V_reg_1387                             |    4   |
|                          add_ln813_2_reg_1640                         |   78   |
|                          add_ln813_3_reg_1634                         |   82   |
|                          add_ln813_4_reg_1646                         |   89   |
|                          add_ln813_7_reg_1651                         |   88   |
|                           add_ln813_reg_1629                          |   66   |
|                           b_exp_V_3_reg_1332                          |    7   |
|                            b_exp_V_reg_1325                           |    7   |
|                       b_frac_013_lcssa29_reg_361                      |   110  |
|                    b_frac_tilde_inverse_V_reg_1377                    |    6   |
|                        conv_i_i_i38031_reg_380                        |   82   |
|                        conv_i_i_i38032_reg_349                        |   82   |
|                          icmp_ln1652_reg_1305                         |    1   |
|                          icmp_ln731_reg_1314                          |    1   |
|                           index0_V_2_reg_371                          |    6   |
|log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V_addr_reg_1578|    6   |
|     log_apfixed_reduce_log_inverse_lut_table_array_V_addr_reg_1372    |    6   |
|log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V_addr_reg_1593|    6   |
|log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V_addr_reg_1598|    6   |
|log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V_addr_reg_1603|    6   |
| log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V_addr_reg_1583|    4   |
| log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V_addr_reg_1588|    6   |
|                           logn_V_2_reg_1618                           |   70   |
|                            logn_V_reg_1613                            |   78   |
|                         p_Result_100_reg_1309                         |   110  |
|                         p_Result_101_reg_1656                         |    1   |
|                          p_Result_s_reg_1349                          |    1   |
|                           p_Val2_33_reg_1318                          |   109  |
|                           p_Val2_34_reg_1338                          |   109  |
|                            r_V_11_reg_1661                            |   72   |
|                             r_V_12_reg_402                            |   72   |
|                            r_V_13_reg_1343                            |   110  |
|                            r_V_14_reg_1429                            |   85   |
|                            r_V_15_reg_1461                            |   81   |
|                            r_V_16_reg_1493                            |   76   |
|                            r_V_17_reg_1525                            |   71   |
|                            r_V_18_reg_1557                            |   66   |
|                              r_V_reg_391                              |   110  |
|                             rhs_s_reg_1608                            |   57   |
|                         select_ln1488_reg_1414                        |   86   |
|                          sext_ln1273_reg_1356                         |   88   |
|                            tmp_30_reg_1393                            |   81   |
|                            tmp_31_reg_1404                            |   80   |
|                            tmp_33_reg_1409                            |   77   |
|                            tmp_34_reg_1434                            |   75   |
|                            tmp_35_reg_1440                            |   69   |
|                            tmp_36_reg_1445                            |    6   |
|                            tmp_37_reg_1466                            |   70   |
|                            tmp_38_reg_1399                            |    1   |
|                            tmp_39_reg_1472                            |   64   |
|                            tmp_40_reg_1477                            |    6   |
|                            tmp_41_reg_1498                            |   65   |
|                            tmp_42_reg_1504                            |   59   |
|                            tmp_43_reg_1509                            |    6   |
|                            tmp_44_reg_1530                            |   60   |
|                            tmp_45_reg_1536                            |   54   |
|                            tmp_46_reg_1541                            |    6   |
|                            tmp_47_reg_1562                            |   55   |
|                            tmp_48_reg_1567                            |   29   |
|                           trunc_ln1_reg_1361                          |   82   |
|                         trunc_ln818_2_reg_1623                        |   56   |
|                          zext_ln1270_reg_1572                         |   58   |
|                         zext_ln1271_1_reg_1451                        |   81   |
|                         zext_ln1271_2_reg_1483                        |   76   |
|                         zext_ln1271_3_reg_1515                        |   71   |
|                         zext_ln1271_4_reg_1547                        |   66   |
|                          zext_ln1271_reg_1419                         |   85   |
|                         zext_ln1273_1_reg_1424                        |   85   |
|                         zext_ln1273_2_reg_1456                        |   81   |
|                         zext_ln1273_3_reg_1488                        |   76   |
|                         zext_ln1273_4_reg_1520                        |   71   |
|                         zext_ln1273_5_reg_1552                        |   66   |
|                          zext_ln1273_reg_1382                         |   110  |
|                          zext_ln541_reg_1367                          |   64   |
+-----------------------------------------------------------------------+--------+
|                                 Total                                 |  4192  |
+-----------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_265    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_278    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_291    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_304    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_317    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_330    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_343    |  p0  |   2  |   6  |   12   ||    9    |
| conv_i_i_i38032_reg_349 |  p0  |   2  |  82  |   164  ||    9    |
|        grp_fu_567       |  p0  |   2  |   7  |   14   ||    9    |
|        grp_fu_612       |  p1  |   2  |   6  |   12   ||    9    |
|        grp_fu_697       |  p0  |   2  |  81  |   162  ||    9    |
|        grp_fu_697       |  p1  |   2  |   4  |    8   ||    9    |
|        grp_fu_764       |  p0  |   2  |  75  |   150  ||    9    |
|        grp_fu_764       |  p1  |   2  |   6  |   12   ||    9    |
|        grp_fu_851       |  p0  |   2  |  70  |   140  ||    9    |
|        grp_fu_851       |  p1  |   2  |   6  |   12   ||    9    |
|        grp_fu_938       |  p0  |   2  |  65  |   130  ||    9    |
|        grp_fu_938       |  p1  |   2  |   6  |   12   ||    9    |
|       grp_fu_1025       |  p0  |   2  |  60  |   120  ||    9    |
|       grp_fu_1025       |  p1  |   2  |   6  |   12   ||    9    |
|       grp_fu_1099       |  p0  |   2  |  29  |   58   ||    9    |
|       grp_fu_1099       |  p1  |   2  |  29  |   58   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |  1144  ||  34.936 ||   198   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   21   |    -   |  3212  |  4066  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   34   |    -   |   198  |
|  Register |    -   |    -   |  4192  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   21   |   34   |  7404  |  4264  |
+-----------+--------+--------+--------+--------+
