# DDR3 Memory Controller with UVM Verification

A SystemVerilog implementation of a DDR3 SDRAM memory controller with comprehensive UVM-based verification environment.

## ğŸ¯ Project Overview

This project implements a simplified DDR3 memory controller designed to interface with a 1Gb x8 DDR3 SDRAM device. The controller manages bank state machines, enforces timing constraints, and provides a simple request/response interface for read/write operations.

**Target Interview Companies:** AMD, Intel, NVIDIA
**Role:** Design Verification Engineer (Entry-Level)
**Timeline:** 2-4 weeks

## ğŸ“Š Key Features

### RTL Design
- **4-bank architecture** with independent FSMs per bank
- **DDR3-800 speed grade** (2.5ns clock period)
- **Command support:** ACTIVATE, READ, WRITE, PRECHARGE, REFRESH
- **Timing enforcement:** tRCD, tRP, tRAS, tRC, tREFI
- **8-bit data interface** (simplified from x4 for ease of verification)
- **Single rank** configuration

### Verification Environment
- **UVM-based testbench** with full verification component hierarchy
- **Functional coverage** for command sequences, bank states, and timing scenarios
- **SystemVerilog Assertions (SVA)** for protocol and timing checks
- **Behavioral DDR3 DRAM model** for closed-loop testing
- **Multiple test scenarios** (random, directed, constrained-random)

## ğŸ—ï¸ Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                   User Interface                             â”‚
â”‚  (Simple request/response for CPU/system memory access)      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              DDR3 Memory Controller (RTL)                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚  â”‚  Bank 0 FSM  â”‚  â”‚  Bank 1 FSM  â”‚  â”‚  Bank 2 FSM  â”‚  ...   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                          â”‚
â”‚  â”‚ Refresh Ctrl â”‚  â”‚  Cmd Gen     â”‚                          â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                         â”‚ DDR3 Protocol
                         â”‚ (RAS#, CAS#, WE#, BA, ADDR, DQ, DQS)
                         â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚         DDR3 DRAM Behavioral Model (Testbench)               â”‚
â”‚                  1Gb x8 DDR3 SDRAM                           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

## ğŸ“ Project Structure

```
ddr3-controller-uvm/
â”œâ”€â”€ README.md                    # This file
â”œâ”€â”€ ARCHITECTURE.md              # Detailed design specification
â”œâ”€â”€ TIMELINE.md                  # Development schedule
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ ddr3_basics.md          # DDR3 fundamentals reference
â”‚   â”œâ”€â”€ timing_diagram.md       # Command timing diagrams
â”‚   â””â”€â”€ testplan.md             # Verification test plan
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ ddr3_controller.sv      # Top-level controller
â”‚   â”œâ”€â”€ ddr3_bank_fsm.sv        # Per-bank state machine
â”‚   â”œâ”€â”€ ddr3_cmd_gen.sv         # Command generator
â”‚   â”œâ”€â”€ ddr3_refresh.sv         # Refresh controller
â”‚   â””â”€â”€ ddr3_defs.svh           # Parameter definitions
â”œâ”€â”€ models/
â”‚   â””â”€â”€ ddr3_simple_model.sv    # Behavioral DRAM model
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ ddr3_if.sv              # DDR3 interface
â”‚   â”œâ”€â”€ ddr3_pkg.sv             # UVM package
â”‚   â”œâ”€â”€ sequences/
â”‚   â”‚   â”œâ”€â”€ ddr3_sequence_item.sv
â”‚   â”‚   â””â”€â”€ ddr3_base_sequence.sv
â”‚   â”œâ”€â”€ components/
â”‚   â”‚   â”œâ”€â”€ ddr3_driver.sv
â”‚   â”‚   â”œâ”€â”€ ddr3_monitor.sv
â”‚   â”‚   â”œâ”€â”€ ddr3_scoreboard.sv
â”‚   â”‚   â”œâ”€â”€ ddr3_coverage.sv
â”‚   â”‚   â”œâ”€â”€ ddr3_agent.sv
â”‚   â”‚   â””â”€â”€ ddr3_env.sv
â”‚   â”œâ”€â”€ tests/
â”‚   â”‚   â”œâ”€â”€ ddr3_base_test.sv
â”‚   â”‚   â””â”€â”€ ddr3_sanity_test.sv
â”‚   â””â”€â”€ tb_top.sv
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ Makefile
â”‚   â””â”€â”€ run.do                  # ModelSim script
â””â”€â”€ scripts/
    â””â”€â”€ analyze_coverage.py     # Coverage analysis
```

## ğŸš€ Getting Started

### Prerequisites
- **ModelSim** (for simulation)
- **SystemVerilog** compiler with UVM support
- **Python 3.x** (for coverage scripts)

### Quick Start

```bash
# Clone the repository
git clone https://github.com/[your-username]/ddr3-controller-uvm.git
cd ddr3-controller-uvm

# Run basic sanity test
cd sim
make sanity

# Run all tests
make all

# View coverage report
make coverage
```

## ğŸ“ˆ Development Phases

### Phase 1: RTL Design (Week 1-2)
- [x] Project planning and architecture
- [ ] Bank FSM implementation
- [ ] Command generator
- [ ] Refresh controller
- [ ] Top-level integration
- [ ] Basic directed testbench

### Phase 2: UVM Testbench (Week 2-3)
- [ ] Interface and package setup
- [ ] Sequence item and sequences
- [ ] Driver and monitor
- [ ] Agent and environment
- [ ] Basic tests
- [ ] Behavioral DRAM model

### Phase 3: Advanced Verification (Week 3-4)
- [ ] Functional coverage
- [ ] SystemVerilog assertions
- [ ] Constrained-random testing
- [ ] Corner case scenarios
- [ ] Documentation and polish

## ğŸ“ Learning Objectives

This project demonstrates:
1. **RTL Design:** State machines, timing constraints, protocol implementation
2. **Verification Methodology:** UVM testbench architecture
3. **Coverage-Driven Verification:** Functional coverage and assertions
4. **Memory Controller Concepts:** Bank management, refresh, timing enforcement
5. **Industry Best Practices:** Coding standards, documentation, version control

## ğŸ“š References

- **Micron DDR3 SDRAM Datasheet:** MT41J256M4 (1Gb x4)
  - Command encoding (Page 91)
  - State diagram (Page 10)
  - Timing parameters (Page 63)
- **JEDEC Standard:** JESD79-3F (DDR3 SDRAM Specification)
- **UVM Resources:**
  - Ray Salemi's UVM Primer
  - Verification Academy tutorials

## ğŸ¯ Target Specifications

| Parameter | Value | Notes |
|-----------|-------|-------|
| Banks | 4 | Simplified from 8 |
| Row Address | 13 bits | 8K rows |
| Column Address | 10 bits | 1K columns |
| Data Width | 8 bits | Simplified from x4 |
| Clock Period (tCK) | 2.5ns | DDR3-800 |
| tRCD | 15ns (6 cycles) | RAS-to-CAS delay |
| tRP | 15ns (6 cycles) | Precharge time |
| tRAS | 37.5ns (15 cycles) | Row active time |
| tRC | 52.5ns (21 cycles) | Row cycle time |
| tREFI | 7.8Î¼s | Refresh interval |

## ğŸ“ Contact

**Cameron Callahan**
Electrical Engineering Graduate - Texas State University
[camcallahan2001@outlook.com] | [LinkedIn] | [GitHub]

---

**Note:** This is an educational project for demonstrating design verification skills. The simplified architecture focuses on core concepts while remaining practical for a 2-4 week development timeline.