// Seed: 2209569877
module module_0 (
    input supply0 id_0,
    input supply1 id_1
);
  supply1 id_3;
  wire id_4;
  reg id_5;
  wire id_6;
  always
    if (id_3) begin : LABEL_0
      id_5 <= 1;
    end
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    output tri1 id_4,
    input wor id_5,
    input wand id_6,
    input supply0 id_7,
    inout wand id_8,
    output wand id_9,
    output supply0 id_10
);
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_0
  );
endmodule
