{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668089550863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668089550863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 10 11:12:30 2022 " "Processing started: Thu Nov 10 11:12:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668089550863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089550863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089550864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668089551444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668089551445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/Aula14/decoderInstru.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565539 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/Aula14/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula14/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565541 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/Aula14/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula14/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565543 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/Aula14/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/Aula14/ROMMIPS.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565545 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/Aula14/ROMMIPS.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula14/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565549 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/Aula14/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aula14/bancoReg.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565551 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoReg.vhd" "" { Text "C:/DesComp/Aula14/bancoReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula14-comportamento " "Found design unit 1: Aula14-comportamento" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565554 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula14 " "Found entity 1: Aula14" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/Aula14/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565557 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/DesComp/Aula14/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565559 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula14/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565561 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/Aula14/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aula14/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565563 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "C:/DesComp/Aula14/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668089565563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089565563 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula14 " "Elaborating entity \"Aula14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668089565611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:decoder_instru " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:decoder_instru\"" {  } { { "Aula14.vhd" "decoder_instru" { Text "C:/DesComp/Aula14/Aula14.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:soma_constante " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:soma_constante\"" {  } { { "Aula14.vhd" "soma_constante" { Text "C:/DesComp/Aula14/Aula14.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:program_counter " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:program_counter\"" {  } { { "Aula14.vhd" "program_counter" { Text "C:/DesComp/Aula14/Aula14.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS ROMMIPS:rom " "Elaborating entity \"ROMMIPS\" for hierarchy \"ROMMIPS:rom\"" {  } { { "Aula14.vhd" "rom" { Text "C:/DesComp/Aula14/Aula14.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565649 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(19) " "VHDL Signal Declaration warning at ROMMIPS.vhd(19): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "C:/DesComp/Aula14/ROMMIPS.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668089565649 "|Aula14|ROMMIPS:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ula " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ula\"" {  } { { "Aula14.vhd" "ula" { Text "C:/DesComp/Aula14/Aula14.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:banco_reg " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:banco_reg\"" {  } { { "Aula14.vhd" "banco_reg" { Text "C:/DesComp/Aula14/Aula14.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico estendeSinalGenerico:estensor_de_sinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"estendeSinalGenerico:estensor_de_sinal\"" {  } { { "Aula14.vhd" "estensor_de_sinal" { Text "C:/DesComp/Aula14/Aula14.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:ram " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:ram\"" {  } { { "Aula14.vhd" "ram" { Text "C:/DesComp/Aula14/Aula14.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:mux_pc " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:mux_pc\"" {  } { { "Aula14.vhd" "mux_pc" { Text "C:/DesComp/Aula14/Aula14.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico somadorGenerico:somador_beq " "Elaborating entity \"somadorGenerico\" for hierarchy \"somadorGenerico:somador_beq\"" {  } { { "Aula14.vhd" "somador_beq" { Text "C:/DesComp/Aula14/Aula14.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089565662 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:ram\|memRAM " "RAM logic \"RAMMIPS:ram\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668089566069 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:banco_reg\|registrador " "RAM logic \"bancoReg:banco_reg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoReg.vhd" "registrador" { Text "C:/DesComp/Aula14/bancoReg.vhd" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668089566069 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROMMIPS:rom\|memROM " "RAM logic \"ROMMIPS:rom\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "C:/DesComp/Aula14/ROMMIPS.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668089566069 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668089566069 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[0\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[0\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[1\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[1\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[2\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[2\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[3\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[3\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[4\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[4\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[5\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[5\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[6\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[6\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[7\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[7\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[8\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[8\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[9\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[9\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[10\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[10\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[11\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[11\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[12\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[12\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[13\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[13\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[14\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[14\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[15\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[15\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[16\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[16\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[17\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[17\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[18\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[18\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[19\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[19\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[20\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[20\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[21\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[21\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[22\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[22\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[23\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[23\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[24\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[24\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[25\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[25\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[26\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[26\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[27\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[27\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[28\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[28\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[29\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[29\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[30\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[30\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:ram\|Dado_out\[31\] bancoReg:banco_reg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:ram\|Dado_out\[31\]\" to the node \"bancoReg:banco_reg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668089567039 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668089567039 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[3\] GND " "Pin \"reg_1_out\[3\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[4\] GND " "Pin \"reg_1_out\[4\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[5\] GND " "Pin \"reg_1_out\[5\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[6\] GND " "Pin \"reg_1_out\[6\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[7\] GND " "Pin \"reg_1_out\[7\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[8\] GND " "Pin \"reg_1_out\[8\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[9\] GND " "Pin \"reg_1_out\[9\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[10\] GND " "Pin \"reg_1_out\[10\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[11\] GND " "Pin \"reg_1_out\[11\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[12\] GND " "Pin \"reg_1_out\[12\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[13\] GND " "Pin \"reg_1_out\[13\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[14\] GND " "Pin \"reg_1_out\[14\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[15\] GND " "Pin \"reg_1_out\[15\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[16\] GND " "Pin \"reg_1_out\[16\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[17\] GND " "Pin \"reg_1_out\[17\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[18\] GND " "Pin \"reg_1_out\[18\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[19\] GND " "Pin \"reg_1_out\[19\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[20\] GND " "Pin \"reg_1_out\[20\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[21\] GND " "Pin \"reg_1_out\[21\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[22\] GND " "Pin \"reg_1_out\[22\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[23\] GND " "Pin \"reg_1_out\[23\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[24\] GND " "Pin \"reg_1_out\[24\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[25\] GND " "Pin \"reg_1_out\[25\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[26\] GND " "Pin \"reg_1_out\[26\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[27\] GND " "Pin \"reg_1_out\[27\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[28\] GND " "Pin \"reg_1_out\[28\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[29\] GND " "Pin \"reg_1_out\[29\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[30\] GND " "Pin \"reg_1_out\[30\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "reg_1_out\[31\] GND " "Pin \"reg_1_out\[31\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|reg_1_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668089567544 "|Aula14|pc_out[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668089567544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668089567736 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "768 " "768 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668089568322 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668089568675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668089568675 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668089568976 "|Aula14|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668089568976 "|Aula14|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668089568976 "|Aula14|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Aula14.vhd" "" { Text "C:/DesComp/Aula14/Aula14.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668089568976 "|Aula14|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668089568976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3252 " "Implemented 3252 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668089568987 ""} { "Info" "ICUT_CUT_TM_OPINS" "161 " "Implemented 161 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668089568987 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3086 " "Implemented 3086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668089568987 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668089568987 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668089569023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 10 11:12:49 2022 " "Processing ended: Thu Nov 10 11:12:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668089569023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668089569023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668089569023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668089569023 ""}
