<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization." projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:08:16.174+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization." projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:08:16.171+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization." projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:08:16.169+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization." projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:08:16.167+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization." projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:08:16.164+0800" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_5' is power-on initialization." projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:08:16.161+0800" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinoutgroup [add_wave_group &quot;C InOuts&quot; -into $designtopgroup]&#xD;&#xA;## set an32Coef__regXferLeng__return_group [add_wave_group an32Coef__regXferLeng__return(axi_slave) -into $cinoutgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/interrupt -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_BRESP -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_BREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_BVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RRESP -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RDATA -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_ARREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_ARVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_ARADDR -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WSTRB -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WDATA -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_AWREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_AWVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_AWADDR -into $an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## set coutputgroup [add_wave_group &quot;C Outputs&quot; -into $designtopgroup]&#xD;&#xA;## set pstrmOutput_group [add_wave_group pstrmOutput(axis) -into $coutputgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TDEST -into $pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TID -into $pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TLAST -into $pstrmOutput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TUSER -into $pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TSTRB -into $pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TKEEP -into $pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TREADY -into $pstrmOutput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TVALID -into $pstrmOutput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TDATA -into $pstrmOutput_group -radix hex&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set pstrmInput_group [add_wave_group pstrmInput(axis) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TDEST -into $pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TID -into $pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TLAST -into $pstrmInput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TUSER -into $pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TSTRB -into $pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TKEEP -into $pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TREADY -into $pstrmInput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TVALID -into $pstrmInput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TDATA -into $pstrmInput_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake(internal)&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_ready -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_start -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_rst_n -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_data_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_keep_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_strb_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_user_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_last_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_id_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_dest_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_an32Coef -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/LENGTH_regXferLeng_V -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinoutgroup [add_wave_group &quot;C InOuts&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_an32Coef__regXferLeng__return_group [add_wave_group an32Coef__regXferLeng__return(axi_slave) -into $tbcinoutgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_INTERRUPT -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_BRESP -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_BREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_BVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_RRESP -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_RDATA -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_RREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_RVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_ARREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_ARVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_ARADDR -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_WSTRB -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_WDATA -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_WREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_WVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_AWREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_AWVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/AXILiteS_AWADDR -into $tb_an32Coef__regXferLeng__return_group -radix hex&#xD;&#xA;## set tbcoutputgroup [add_wave_group &quot;C Outputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_pstrmOutput_group [add_wave_group pstrmOutput(axis) -into $tbcoutputgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TDEST -into $tb_pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TID -into $tb_pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TLAST -into $tb_pstrmOutput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TUSER -into $tb_pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TSTRB -into $tb_pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TKEEP -into $tb_pstrmOutput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TREADY -into $tb_pstrmOutput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TVALID -into $tb_pstrmOutput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TDATA -into $tb_pstrmOutput_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_pstrmInput_group [add_wave_group pstrmInput(axis) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TDEST -into $tb_pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TID -into $tb_pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TLAST -into $tb_pstrmInput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TUSER -into $tb_pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TSTRB -into $tb_pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TKEEP -into $tb_pstrmInput_group -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TREADY -into $tb_pstrmInput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TVALID -into $tb_pstrmInput_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_fir_n11_strm_top/pstrmInput_TDATA -into $tb_pstrmInput_group -radix hex&#xD;&#xA;## save_wave_config fir_n11_strm.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 1 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 1 [100.00%] @ &quot;67935000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 67975 ns : File &quot;D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/fir_n11_strm.autotb.v&quot; Line 472&#xD;&#xA;## quit" projectName="lab2-1.vivado_hls" solutionName="solution1" date="2021-03-26T22:09:45.861+0800" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
