;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* I2C */
I2C_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
I2C_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
I2C_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
I2C_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
I2C_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
I2C_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
I2C_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
I2C_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
I2C_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
I2C_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
I2C_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x400
I2C_SCB_IRQ__INTC_NUMBER EQU 10
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 0
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
I2C_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_B00
I2C_SCBCLK__ENABLE_MASK EQU 0x80000000
I2C_SCBCLK__MASK EQU 0x80000000
I2C_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_B00
I2C_scl__0__DM__MASK EQU 0x07
I2C_scl__0__DM__SHIFT EQU 0
I2C_scl__0__DR EQU CYREG_PRT4_DR
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x0000000F
I2C_scl__0__HSIOM_SHIFT EQU 0
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MOSI EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_RX EQU 9
I2C_scl__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__0__MASK EQU 0x01
I2C_scl__0__PC EQU CYREG_PRT4_PC
I2C_scl__0__PC2 EQU CYREG_PRT4_PC2
I2C_scl__0__PORT EQU 4
I2C_scl__0__PS EQU CYREG_PRT4_PS
I2C_scl__0__SHIFT EQU 0
I2C_scl__DR EQU CYREG_PRT4_DR
I2C_scl__INTCFG EQU CYREG_PRT4_INTCFG
I2C_scl__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_scl__MASK EQU 0x01
I2C_scl__PC EQU CYREG_PRT4_PC
I2C_scl__PC2 EQU CYREG_PRT4_PC2
I2C_scl__PORT EQU 4
I2C_scl__PS EQU CYREG_PRT4_PS
I2C_scl__SHIFT EQU 0
I2C_sda__0__DM__MASK EQU 0x38
I2C_sda__0__DM__SHIFT EQU 3
I2C_sda__0__DR EQU CYREG_PRT4_DR
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000000F0
I2C_sda__0__HSIOM_SHIFT EQU 4
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MISO EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_TX EQU 9
I2C_sda__0__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__0__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__0__MASK EQU 0x02
I2C_sda__0__PC EQU CYREG_PRT4_PC
I2C_sda__0__PC2 EQU CYREG_PRT4_PC2
I2C_sda__0__PORT EQU 4
I2C_sda__0__PS EQU CYREG_PRT4_PS
I2C_sda__0__SHIFT EQU 1
I2C_sda__DR EQU CYREG_PRT4_DR
I2C_sda__INTCFG EQU CYREG_PRT4_INTCFG
I2C_sda__INTSTAT EQU CYREG_PRT4_INTSTAT
I2C_sda__MASK EQU 0x02
I2C_sda__PC EQU CYREG_PRT4_PC
I2C_sda__PC2 EQU CYREG_PRT4_PC2
I2C_sda__PORT EQU 4
I2C_sda__PS EQU CYREG_PRT4_PS
I2C_sda__SHIFT EQU 1

/* GLCD */
GLCD_MOSI__0__DM__MASK EQU 0x7000
GLCD_MOSI__0__DM__SHIFT EQU 12
GLCD_MOSI__0__DR EQU CYREG_PRT3_DR
GLCD_MOSI__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_MOSI__0__HSIOM_MASK EQU 0x000F0000
GLCD_MOSI__0__HSIOM_SHIFT EQU 16
GLCD_MOSI__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_MOSI__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_MOSI__0__MASK EQU 0x10
GLCD_MOSI__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_MOSI__0__OUT_SEL_SHIFT EQU 8
GLCD_MOSI__0__OUT_SEL_VAL EQU 1
GLCD_MOSI__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_MOSI__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_MOSI__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_MOSI__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_MOSI__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_MOSI__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_MOSI__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_MOSI__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_MOSI__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_MOSI__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_MOSI__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_MOSI__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_MOSI__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_MOSI__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_MOSI__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_MOSI__0__PC EQU CYREG_PRT3_PC
GLCD_MOSI__0__PC2 EQU CYREG_PRT3_PC2
GLCD_MOSI__0__PORT EQU 3
GLCD_MOSI__0__PS EQU CYREG_PRT3_PS
GLCD_MOSI__0__SHIFT EQU 4
GLCD_MOSI__DR EQU CYREG_PRT3_DR
GLCD_MOSI__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_MOSI__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_MOSI__MASK EQU 0x10
GLCD_MOSI__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_MOSI__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_MOSI__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_MOSI__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_MOSI__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_MOSI__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_MOSI__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_MOSI__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_MOSI__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_MOSI__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_MOSI__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_MOSI__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_MOSI__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_MOSI__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_MOSI__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_MOSI__PC EQU CYREG_PRT3_PC
GLCD_MOSI__PC2 EQU CYREG_PRT3_PC2
GLCD_MOSI__PORT EQU 3
GLCD_MOSI__PS EQU CYREG_PRT3_PS
GLCD_MOSI__SHIFT EQU 4
GLCD_Reset__0__DM__MASK EQU 0x38
GLCD_Reset__0__DM__SHIFT EQU 3
GLCD_Reset__0__DR EQU CYREG_PRT3_DR
GLCD_Reset__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_Reset__0__HSIOM_MASK EQU 0x000000F0
GLCD_Reset__0__HSIOM_SHIFT EQU 4
GLCD_Reset__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_Reset__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_Reset__0__MASK EQU 0x02
GLCD_Reset__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_Reset__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_Reset__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_Reset__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_Reset__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_Reset__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_Reset__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_Reset__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_Reset__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_Reset__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_Reset__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_Reset__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_Reset__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_Reset__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_Reset__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_Reset__0__PC EQU CYREG_PRT3_PC
GLCD_Reset__0__PC2 EQU CYREG_PRT3_PC2
GLCD_Reset__0__PORT EQU 3
GLCD_Reset__0__PS EQU CYREG_PRT3_PS
GLCD_Reset__0__SHIFT EQU 1
GLCD_Reset__DR EQU CYREG_PRT3_DR
GLCD_Reset__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_Reset__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_Reset__MASK EQU 0x02
GLCD_Reset__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_Reset__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_Reset__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_Reset__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_Reset__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_Reset__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_Reset__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_Reset__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_Reset__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_Reset__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_Reset__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_Reset__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_Reset__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_Reset__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_Reset__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_Reset__PC EQU CYREG_PRT3_PC
GLCD_Reset__PC2 EQU CYREG_PRT3_PC2
GLCD_Reset__PORT EQU 3
GLCD_Reset__PS EQU CYREG_PRT3_PS
GLCD_Reset__SHIFT EQU 1
GLCD_SCLK__0__DM__MASK EQU 0x1C0000
GLCD_SCLK__0__DM__SHIFT EQU 18
GLCD_SCLK__0__DR EQU CYREG_PRT3_DR
GLCD_SCLK__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
GLCD_SCLK__0__HSIOM_MASK EQU 0x0F000000
GLCD_SCLK__0__HSIOM_SHIFT EQU 24
GLCD_SCLK__0__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SCLK__0__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SCLK__0__MASK EQU 0x40
GLCD_SCLK__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
GLCD_SCLK__0__OUT_SEL_SHIFT EQU 12
GLCD_SCLK__0__OUT_SEL_VAL EQU 3
GLCD_SCLK__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SCLK__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SCLK__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SCLK__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SCLK__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SCLK__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SCLK__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SCLK__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SCLK__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SCLK__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SCLK__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SCLK__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SCLK__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SCLK__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SCLK__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SCLK__0__PC EQU CYREG_PRT3_PC
GLCD_SCLK__0__PC2 EQU CYREG_PRT3_PC2
GLCD_SCLK__0__PORT EQU 3
GLCD_SCLK__0__PS EQU CYREG_PRT3_PS
GLCD_SCLK__0__SHIFT EQU 6
GLCD_SCLK__DR EQU CYREG_PRT3_DR
GLCD_SCLK__INTCFG EQU CYREG_PRT3_INTCFG
GLCD_SCLK__INTSTAT EQU CYREG_PRT3_INTSTAT
GLCD_SCLK__MASK EQU 0x40
GLCD_SCLK__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
GLCD_SCLK__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
GLCD_SCLK__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
GLCD_SCLK__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
GLCD_SCLK__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
GLCD_SCLK__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
GLCD_SCLK__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
GLCD_SCLK__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
GLCD_SCLK__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
GLCD_SCLK__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
GLCD_SCLK__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
GLCD_SCLK__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
GLCD_SCLK__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
GLCD_SCLK__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
GLCD_SCLK__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
GLCD_SCLK__PC EQU CYREG_PRT3_PC
GLCD_SCLK__PC2 EQU CYREG_PRT3_PC2
GLCD_SCLK__PORT EQU 3
GLCD_SCLK__PS EQU CYREG_PRT3_PS
GLCD_SCLK__SHIFT EQU 6
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST_02
GLCD_SPIM_UDB_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST_02
GLCD_SPIM_UDB_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST_02
GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_01
GLCD_SPIM_UDB_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_01
GLCD_SPIM_UDB_BSPIM_RxStsReg__4__MASK EQU 0x10
GLCD_SPIM_UDB_BSPIM_RxStsReg__4__POS EQU 4
GLCD_SPIM_UDB_BSPIM_RxStsReg__5__MASK EQU 0x20
GLCD_SPIM_UDB_BSPIM_RxStsReg__5__POS EQU 5
GLCD_SPIM_UDB_BSPIM_RxStsReg__6__MASK EQU 0x40
GLCD_SPIM_UDB_BSPIM_RxStsReg__6__POS EQU 6
GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK EQU 0x70
GLCD_SPIM_UDB_BSPIM_RxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_01
GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_01
GLCD_SPIM_UDB_BSPIM_RxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_01
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_UDB_W8_A0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_UDB_W8_A1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_UDB_W8_D0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_UDB_W8_D1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_UDB_W8_F0_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_UDB_W8_F1_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK_02
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_UDB_CAT16_A_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_UDB_W8_A0_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_UDB_W8_A1_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_UDB_CAT16_D_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_UDB_W8_D0_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_UDB_W8_D1_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_UDB_CAT16_F_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_UDB_W8_F0_03
GLCD_SPIM_UDB_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_UDB_W8_F1_03
GLCD_SPIM_UDB_BSPIM_TxStsReg__0__MASK EQU 0x01
GLCD_SPIM_UDB_BSPIM_TxStsReg__0__POS EQU 0
GLCD_SPIM_UDB_BSPIM_TxStsReg__1__MASK EQU 0x02
GLCD_SPIM_UDB_BSPIM_TxStsReg__1__POS EQU 1
GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__2__MASK EQU 0x04
GLCD_SPIM_UDB_BSPIM_TxStsReg__2__POS EQU 2
GLCD_SPIM_UDB_BSPIM_TxStsReg__3__MASK EQU 0x08
GLCD_SPIM_UDB_BSPIM_TxStsReg__3__POS EQU 3
GLCD_SPIM_UDB_BSPIM_TxStsReg__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__4__MASK EQU 0x10
GLCD_SPIM_UDB_BSPIM_TxStsReg__4__POS EQU 4
GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK EQU 0x1F
GLCD_SPIM_UDB_BSPIM_TxStsReg__MASK_REG EQU CYREG_UDB_W8_MSK_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_00
GLCD_SPIM_UDB_BSPIM_TxStsReg__STATUS_REG EQU CYREG_UDB_W8_ST_00
GLCD_SPIM_UDB_IntClock__DIVIDER_MASK EQU 0x0000FFFF
GLCD_SPIM_UDB_IntClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
GLCD_SPIM_UDB_IntClock__ENABLE_MASK EQU 0x80000000
GLCD_SPIM_UDB_IntClock__MASK EQU 0x80000000
GLCD_SPIM_UDB_IntClock__REGISTER EQU CYREG_CLK_DIVIDER_A00
GLCD_SS__0__DM__MASK EQU 0x1C0000
GLCD_SS__0__DM__SHIFT EQU 18
GLCD_SS__0__DR EQU CYREG_PRT0_DR
GLCD_SS__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
GLCD_SS__0__HSIOM_MASK EQU 0x0F000000
GLCD_SS__0__HSIOM_SHIFT EQU 24
GLCD_SS__0__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SS__0__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SS__0__MASK EQU 0x40
GLCD_SS__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
GLCD_SS__0__OUT_SEL_SHIFT EQU 12
GLCD_SS__0__OUT_SEL_VAL EQU 2
GLCD_SS__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SS__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SS__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SS__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SS__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SS__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SS__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SS__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SS__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SS__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SS__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SS__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SS__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SS__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SS__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SS__0__PC EQU CYREG_PRT0_PC
GLCD_SS__0__PC2 EQU CYREG_PRT0_PC2
GLCD_SS__0__PORT EQU 0
GLCD_SS__0__PS EQU CYREG_PRT0_PS
GLCD_SS__0__SHIFT EQU 6
GLCD_SS__DR EQU CYREG_PRT0_DR
GLCD_SS__INTCFG EQU CYREG_PRT0_INTCFG
GLCD_SS__INTSTAT EQU CYREG_PRT0_INTSTAT
GLCD_SS__MASK EQU 0x40
GLCD_SS__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
GLCD_SS__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
GLCD_SS__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
GLCD_SS__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
GLCD_SS__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
GLCD_SS__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
GLCD_SS__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
GLCD_SS__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
GLCD_SS__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
GLCD_SS__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
GLCD_SS__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
GLCD_SS__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
GLCD_SS__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
GLCD_SS__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
GLCD_SS__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
GLCD_SS__PC EQU CYREG_PRT0_PC
GLCD_SS__PC2 EQU CYREG_PRT0_PC2
GLCD_SS__PORT EQU 0
GLCD_SS__PS EQU CYREG_PRT0_PS
GLCD_SS__SHIFT EQU 6

/* B_LED */
B_LED__0__DM__MASK EQU 0xE00
B_LED__0__DM__SHIFT EQU 9
B_LED__0__DR EQU CYREG_PRT0_DR
B_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
B_LED__0__HSIOM_MASK EQU 0x0000F000
B_LED__0__HSIOM_SHIFT EQU 12
B_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
B_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
B_LED__0__MASK EQU 0x08
B_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B_LED__0__PC EQU CYREG_PRT0_PC
B_LED__0__PC2 EQU CYREG_PRT0_PC2
B_LED__0__PORT EQU 0
B_LED__0__PS EQU CYREG_PRT0_PS
B_LED__0__SHIFT EQU 3
B_LED__DR EQU CYREG_PRT0_DR
B_LED__INTCFG EQU CYREG_PRT0_INTCFG
B_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
B_LED__MASK EQU 0x08
B_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
B_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
B_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
B_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
B_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
B_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
B_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
B_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
B_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
B_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
B_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
B_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
B_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
B_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
B_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
B_LED__PC EQU CYREG_PRT0_PC
B_LED__PC2 EQU CYREG_PRT0_PC2
B_LED__PORT EQU 0
B_LED__PS EQU CYREG_PRT0_PS
B_LED__SHIFT EQU 3

/* G_LED */
G_LED__0__DM__MASK EQU 0x1C0
G_LED__0__DM__SHIFT EQU 6
G_LED__0__DR EQU CYREG_PRT0_DR
G_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
G_LED__0__HSIOM_MASK EQU 0x00000F00
G_LED__0__HSIOM_SHIFT EQU 8
G_LED__0__INTCFG EQU CYREG_PRT0_INTCFG
G_LED__0__INTSTAT EQU CYREG_PRT0_INTSTAT
G_LED__0__MASK EQU 0x04
G_LED__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G_LED__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G_LED__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G_LED__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G_LED__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G_LED__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G_LED__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G_LED__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G_LED__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G_LED__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G_LED__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G_LED__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G_LED__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G_LED__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G_LED__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G_LED__0__PC EQU CYREG_PRT0_PC
G_LED__0__PC2 EQU CYREG_PRT0_PC2
G_LED__0__PORT EQU 0
G_LED__0__PS EQU CYREG_PRT0_PS
G_LED__0__SHIFT EQU 2
G_LED__DR EQU CYREG_PRT0_DR
G_LED__INTCFG EQU CYREG_PRT0_INTCFG
G_LED__INTSTAT EQU CYREG_PRT0_INTSTAT
G_LED__MASK EQU 0x04
G_LED__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G_LED__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G_LED__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G_LED__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G_LED__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G_LED__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G_LED__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G_LED__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G_LED__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G_LED__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G_LED__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G_LED__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G_LED__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G_LED__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G_LED__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G_LED__PC EQU CYREG_PRT0_PC
G_LED__PC2 EQU CYREG_PRT0_PC2
G_LED__PORT EQU 0
G_LED__PS EQU CYREG_PRT0_PS
G_LED__SHIFT EQU 2

/* R_LED */
R_LED__0__DM__MASK EQU 0x1C0000
R_LED__0__DM__SHIFT EQU 18
R_LED__0__DR EQU CYREG_PRT1_DR
R_LED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
R_LED__0__HSIOM_MASK EQU 0x0F000000
R_LED__0__HSIOM_SHIFT EQU 24
R_LED__0__INTCFG EQU CYREG_PRT1_INTCFG
R_LED__0__INTSTAT EQU CYREG_PRT1_INTSTAT
R_LED__0__MASK EQU 0x40
R_LED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_LED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_LED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_LED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_LED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_LED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_LED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_LED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_LED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_LED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_LED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_LED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_LED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_LED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_LED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_LED__0__PC EQU CYREG_PRT1_PC
R_LED__0__PC2 EQU CYREG_PRT1_PC2
R_LED__0__PORT EQU 1
R_LED__0__PS EQU CYREG_PRT1_PS
R_LED__0__SHIFT EQU 6
R_LED__DR EQU CYREG_PRT1_DR
R_LED__INTCFG EQU CYREG_PRT1_INTCFG
R_LED__INTSTAT EQU CYREG_PRT1_INTSTAT
R_LED__MASK EQU 0x40
R_LED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
R_LED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
R_LED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
R_LED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
R_LED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
R_LED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
R_LED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
R_LED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
R_LED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
R_LED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
R_LED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
R_LED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
R_LED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
R_LED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
R_LED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
R_LED__PC EQU CYREG_PRT1_PC
R_LED__PC2 EQU CYREG_PRT1_PC2
R_LED__PORT EQU 1
R_LED__PS EQU CYREG_PRT1_PS
R_LED__SHIFT EQU 6

/* Timer */
Timer_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_C00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* accData */
accData__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
accData__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
accData__INTC_MASK EQU 0x10000
accData__INTC_NUMBER EQU 16
accData__INTC_PRIOR_MASK EQU 0xC0
accData__INTC_PRIOR_NUM EQU 1
accData__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
accData__INTC_SET_EN_REG EQU CYREG_CM0_ISER
accData__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Backlight */
Backlight__0__DM__MASK EQU 0x07
Backlight__0__DM__SHIFT EQU 0
Backlight__0__DR EQU CYREG_PRT3_DR
Backlight__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Backlight__0__HSIOM_MASK EQU 0x0000000F
Backlight__0__HSIOM_SHIFT EQU 0
Backlight__0__INTCFG EQU CYREG_PRT3_INTCFG
Backlight__0__INTSTAT EQU CYREG_PRT3_INTSTAT
Backlight__0__MASK EQU 0x01
Backlight__0__OUT_SEL EQU CYREG_UDB_PA3_CFG10
Backlight__0__OUT_SEL_SHIFT EQU 0
Backlight__0__OUT_SEL_VAL EQU 2
Backlight__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Backlight__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Backlight__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Backlight__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Backlight__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Backlight__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Backlight__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Backlight__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Backlight__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Backlight__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Backlight__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Backlight__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Backlight__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Backlight__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Backlight__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Backlight__0__PC EQU CYREG_PRT3_PC
Backlight__0__PC2 EQU CYREG_PRT3_PC2
Backlight__0__PORT EQU 3
Backlight__0__PS EQU CYREG_PRT3_PS
Backlight__0__SHIFT EQU 0
Backlight__DR EQU CYREG_PRT3_DR
Backlight__INTCFG EQU CYREG_PRT3_INTCFG
Backlight__INTSTAT EQU CYREG_PRT3_INTSTAT
Backlight__MASK EQU 0x01
Backlight__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Backlight__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Backlight__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Backlight__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Backlight__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Backlight__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Backlight__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Backlight__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Backlight__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Backlight__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Backlight__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Backlight__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Backlight__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Backlight__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Backlight__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Backlight__PC EQU CYREG_PRT3_PC
Backlight__PC2 EQU CYREG_PRT3_PC2
Backlight__PORT EQU 3
Backlight__PS EQU CYREG_PRT3_PS
Backlight__SHIFT EQU 0

/* Tap_Input */
Tap_Input__0__DM__MASK EQU 0x07
Tap_Input__0__DM__SHIFT EQU 0
Tap_Input__0__DR EQU CYREG_PRT1_DR
Tap_Input__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Tap_Input__0__HSIOM_MASK EQU 0x0000000F
Tap_Input__0__HSIOM_SHIFT EQU 0
Tap_Input__0__INTCFG EQU CYREG_PRT1_INTCFG
Tap_Input__0__INTSTAT EQU CYREG_PRT1_INTSTAT
Tap_Input__0__MASK EQU 0x01
Tap_Input__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tap_Input__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tap_Input__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tap_Input__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tap_Input__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tap_Input__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tap_Input__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tap_Input__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tap_Input__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tap_Input__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tap_Input__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tap_Input__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tap_Input__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tap_Input__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tap_Input__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tap_Input__0__PC EQU CYREG_PRT1_PC
Tap_Input__0__PC2 EQU CYREG_PRT1_PC2
Tap_Input__0__PORT EQU 1
Tap_Input__0__PS EQU CYREG_PRT1_PS
Tap_Input__0__SHIFT EQU 0
Tap_Input__DR EQU CYREG_PRT1_DR
Tap_Input__INTCFG EQU CYREG_PRT1_INTCFG
Tap_Input__INTSTAT EQU CYREG_PRT1_INTSTAT
Tap_Input__MASK EQU 0x01
Tap_Input__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tap_Input__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tap_Input__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tap_Input__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tap_Input__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tap_Input__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tap_Input__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tap_Input__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tap_Input__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tap_Input__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tap_Input__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tap_Input__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tap_Input__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tap_Input__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tap_Input__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tap_Input__PC EQU CYREG_PRT1_PC
Tap_Input__PC2 EQU CYREG_PRT1_PC2
Tap_Input__PORT EQU 1
Tap_Input__PS EQU CYREG_PRT1_PS
Tap_Input__SHIFT EQU 0

/* tapInterrupt */
tapInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
tapInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
tapInterrupt__INTC_MASK EQU 0x01
tapInterrupt__INTC_NUMBER EQU 0
tapInterrupt__INTC_PRIOR_MASK EQU 0xC0
tapInterrupt__INTC_PRIOR_NUM EQU 1
tapInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
tapInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
tapInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 21
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 21
CYDEV_CHIP_MEMBER_4D EQU 16
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 22
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 20
CYDEV_CHIP_MEMBER_4I EQU 26
CYDEV_CHIP_MEMBER_4J EQU 17
CYDEV_CHIP_MEMBER_4K EQU 18
CYDEV_CHIP_MEMBER_4L EQU 25
CYDEV_CHIP_MEMBER_4M EQU 24
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 23
CYDEV_CHIP_MEMBER_4Q EQU 14
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 19
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 15
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 27
CYDEV_CHIP_MEMBER_FM3 EQU 31
CYDEV_CHIP_MEMBER_FM4 EQU 32
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 28
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 30
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
