$date
	Sun Jan 11 06:48:35 2026
$end
$version
	Questa Altera Starter FPGA Edition Version 2025.2
$end
$timescale
	1ns
$end

$scope module top $end

$scope module dif $end
$var reg 1 ! clk $end
$var wire 1 " read $end
$var wire 1 # write $end
$var wire 1 $ addr [7] $end
$var wire 1 % addr [6] $end
$var wire 1 & addr [5] $end
$var wire 1 ' addr [4] $end
$var wire 1 ( addr [3] $end
$var wire 1 ) addr [2] $end
$var wire 1 * addr [1] $end
$var wire 1 + addr [0] $end
$var wire 1 , dout [7] $end
$var wire 1 - dout [6] $end
$var wire 1 . dout [5] $end
$var wire 1 / dout [4] $end
$var wire 1 0 dout [3] $end
$var wire 1 1 dout [2] $end
$var wire 1 2 dout [1] $end
$var wire 1 3 dout [0] $end
$var reg 8 4 din [7:0] $end
$upscope $end

$scope module dut $end
$var wire 1 5 clk $end
$var reg 1 6 read $end
$var reg 1 7 write $end
$var reg 8 8 addr [7:0] $end
$var reg 8 9 dout [7:0] $end
$var wire 1 : din [7] $end
$var wire 1 ; din [6] $end
$var wire 1 < din [5] $end
$var wire 1 = din [4] $end
$var wire 1 > din [3] $end
$var wire 1 ? din [2] $end
$var wire 1 @ din [1] $end
$var wire 1 A din [0] $end
$var reg 1 B phase $end
$var reg 8 C addr_i [7:0] $end
$upscope $end

$scope module svtests_uvm_m0_inst $end
$var integer 32 D svtests_errors $end
$var integer 32 E svtests_fatals $end
$var reg 1 F svtests_phases_done $end

$scope begin #ublk#190945840#22 $end
$var integer 32 G errors $end
$var integer 32 H fatals $end
$var reg 1 I phases_done $end
$upscope $end
$upscope $end
$upscope $end

$scope begin uvm_pkg $end
$var parameter 32 J UVM_HDL_MAX_WIDTH $end
$var parameter 32 K UVM_STREAMBITS $end
$var parameter 32 L UVM_FIELD_FLAG_RESERVED_BITS $end
$var parameter 32 M UVM_RADIX $end
$var parameter 28 N UVM_RECURSION $end
$var parameter 28 O UVM_MACRO_NUMFLAGS $end
$var parameter 28 P UVM_DEFAULT $end
$var parameter 28 Q UVM_ALL_ON $end
$var parameter 28 R UVM_FLAGS_ON $end
$var parameter 28 S UVM_FLAGS_OFF $end
$var parameter 28 T UVM_COPY $end
$var parameter 28 U UVM_NOCOPY $end
$var parameter 28 V UVM_COMPARE $end
$var parameter 28 W UVM_NOCOMPARE $end
$var parameter 28 X UVM_PRINT $end
$var parameter 28 Y UVM_NOPRINT $end
$var parameter 28 Z UVM_RECORD $end
$var parameter 28 [ UVM_NORECORD $end
$var parameter 28 \ UVM_PACK $end
$var parameter 28 ] UVM_NOPACK $end
$var parameter 28 ^ UVM_UNPACK $end
$var parameter 28 _ UVM_NOUNPACK $end
$var parameter 28 ` UVM_SET $end
$var parameter 28 a UVM_NOSET $end
$var parameter 28 b UVM_NODEFPRINT $end
$var parameter 28 c UVM_MACRO_EXTRAS $end
$var parameter 28 d UVM_FLAGS $end
$var parameter 28 e UVM_CHECK_FIELDS $end
$var parameter 28 f UVM_END_DATA_EXTRA $end
$var parameter 28 g UVM_START_FUNCS $end
$var parameter 28 h UVM_END_FUNCS $end
$var parameter 32 i UVM_STDIN $end
$var parameter 32 j UVM_STDOUT $end
$var parameter 32 k UVM_STDERR $end
$var parameter 32 l UVM_CORE_POST_INIT $end
$var parameter 32 m UVM_STR_CRC_POLYNOMIAL $end
$var parameter 32 n UVM_LINE_WIDTH $end
$var parameter 32 o UVM_NUM_LINES $end
$var parameter 32 p UVM_SMALL_STRING $end
$var parameter 32 q UVM_LARGE_STRING $end
$var integer 32 r m_uvm_core_state $end
$var integer 32 s uvm_global_random_seed $end
$var integer 32 t UVM_UNBOUNDED_CONNECTIONS $end

$scope function uvm_hdl_check_path $end
$var integer 32 u uvm_hdl_check_path $end
$upscope $end

$scope function uvm_hdl_deposit $end
$var integer 32 v uvm_hdl_deposit $end
$var reg 1024 w value [1023:0] $end
$upscope $end

$scope function uvm_hdl_force $end
$var integer 32 x uvm_hdl_force $end
$var reg 1024 y value [1023:0] $end
$upscope $end

$scope task uvm_hdl_force_time $end
$var reg 1024 z value [1023:0] $end
$var time 64 { force_time $end
$upscope $end

$scope function uvm_hdl_release $end
$var integer 32 | uvm_hdl_release $end
$var reg 1024 } value [1023:0] $end
$upscope $end

$scope function uvm_hdl_read $end
$var integer 32 ~ uvm_hdl_read $end
$var reg 1024 !! value [1023:0] $end
$upscope $end

$scope function uvm_dpi_get_next_arg $end
$var integer 32 "! init $end
$upscope $end

$scope function uvm_dpi_regexec $end
$var integer 32 #! uvm_dpi_regexec $end
$upscope $end

$scope function uvm_re_match $end
$var integer 32 $! uvm_re_match $end
$var integer 32 %! e $end
$var integer 32 &! es $end
$var integer 32 '! s $end
$var integer 32 (! ss $end
$upscope $end

$scope function uvm_radix_to_string $end
$var reg 28 )! radix [27:0] $end
$upscope $end

$scope function uvm_instance_scope $end
$var reg 8 *! c [7:0] $end
$var integer 32 +! pos $end
$upscope $end

$scope function uvm_oneway_hash $end
$var integer 32 ,! uvm_oneway_hash $end
$var integer 32 -! seed $end
$var reg 1 .! msb $end
$var reg 8 /! current_byte [7:0] $end
$var reg 32 0! crc1 [31:0] $end
$upscope $end

$scope function uvm_create_random_seed $end
$var integer 32 1! uvm_create_random_seed $end
$upscope $end

$scope function uvm_leaf_scope $end
$var reg 8 2! scope_separator [7:0] $end
$var reg 8 3! bracket_match [7:0] $end
$var integer 32 4! pos $end
$var integer 32 5! bmatches $end
$upscope $end

$scope function uvm_bitstream_to_string $end
$var reg 4096 6! value [4095:0] $end
$var integer 32 7! size $end
$var reg 28 8! radix [27:0] $end

$scope begin #ublk#215181159#252 $end
$var reg 4096 9! _t [4095:0] $end
$upscope $end
$upscope $end

$scope function uvm_integral_to_string $end
$var reg 64 :! value [63:0] $end
$var integer 32 ;! size $end
$var reg 28 <! radix [27:0] $end

$scope begin #ublk#215181159#284 $end
$var reg 64 =! _t [63:0] $end
$upscope $end
$upscope $end

$scope function uvm_get_array_index_int $end
$var integer 32 >! uvm_get_array_index_int $end
$var reg 1 ?! is_wildcard $end
$var integer 32 @! i $end
$upscope $end

$scope function uvm_get_array_index_string $end
$var reg 1 A! is_wildcard $end
$var integer 32 B! i $end
$upscope $end

$scope function uvm_is_array $end
$var reg 1 C! uvm_is_array $end
$upscope $end

$scope function uvm_report_enabled $end
$var integer 32 D! uvm_report_enabled $end
$var integer 32 E! verbosity $end
$var reg 2 F! severity [1:0] $end
$upscope $end

$scope function uvm_report $end
$var reg 2 G! severity [1:0] $end
$var integer 32 H! verbosity $end
$var integer 32 I! line $end
$var reg 1 J! report_enabled_checked $end
$upscope $end

$scope function m__uvm_report_dpi $end
$var integer 32 K! severity $end
$var integer 32 L! verbosity $end
$var integer 32 M! line $end
$upscope $end

$scope function uvm_report_info $end
$var integer 32 N! verbosity $end
$var integer 32 O! line $end
$var reg 1 P! report_enabled_checked $end
$upscope $end

$scope function uvm_report_warning $end
$var integer 32 Q! verbosity $end
$var integer 32 R! line $end
$var reg 1 S! report_enabled_checked $end
$upscope $end

$scope function uvm_report_error $end
$var integer 32 T! verbosity $end
$var integer 32 U! line $end
$var reg 1 V! report_enabled_checked $end
$upscope $end

$scope function uvm_report_fatal $end
$var integer 32 W! verbosity $end
$var integer 32 X! line $end
$var reg 1 Y! report_enabled_checked $end
$upscope $end

$scope function uvm_string_to_severity $end
$var reg 1 Z! uvm_string_to_severity $end
$var reg 2 [! sev [1:0] $end
$upscope $end

$scope function uvm_is_match $end
$var reg 1 \! uvm_is_match $end
$upscope $end

$scope function uvm_string_to_bits $end
$var reg 115200 ]! uvm_string_to_bits [115199:0] $end
$upscope $end

$scope function get_core_state $end
$var integer 32 ^! get_core_state $end
$upscope $end

$scope function uvm_bits_to_string $end
$var reg 115200 _! str [115199:0] $end
$upscope $end

$scope task uvm_wait_for_nba_region $end
$var integer 32 `! nba $end
$var integer 32 a! next_nba $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )!
0?!
0A!
0C!
0Z!
b0 [!
0\!
bx ]!
bx _!
bx w
bx y
bx z
bx }
bx !!
1.!
b1110110 /!
b11101101010101001010111100000111 0!
bx 6!
b0 8!
bx 9!
bx :!
b0 <!
bx =!
b0 F!
b0 G!
0J!
1P!
1S!
0V!
0Y!
0!
bx 4
16
07
bx 8
bx 9
0B
bx C
0F
0I
b10000000000 J
b1000000000000 K
b11100 L
b1111000000000000000000000000 M
b1110000000000000000 N
b10011 O
b10101010101 P
b101010101 Q
b101010101 R
b0 S
b1 T
b10 U
b100 V
b1000 W
b10000 X
b100000 Y
b1000000 Z
b10000000 [
b100000000 \
b1000000000 ]
b10000000000 ^
b1000000000 _
b100000000000 `
b1000000000000 a
b1000000000000000 b
b10000000000000000000 c
b10000000000000000001 d
b10000000000000000010 e
b10000000000000000011 f
b10000000000000000100 g
b10000000000000000101 h
b10000000000000000000000000000000 i
b10000000000000000000000000000001 j
b10000000000000000000000000000010 k
b11 l
b100110000010001110110110110 m
b1111000 n
b1111000 o
b1110111111 p
b11100000111111111 q
b1 "!
b0 #!
b1 $!
b0 %!
b0 &!
b0 '!
b0 (!
b0 2!
b0 3!
b0 4!
b0 5!
b0 >!
b0 @!
b0 B!
b0 u
b0 v
b0 x
b0 |
b0 ~
b101 r
b1100101110011111100110100100110 s
b101110 *!
b111 +!
b1011110001000000111100000111000 ,!
b1100101110011111100110100100110 -!
b1011110001000000111100011000000 1!
b0 7!
b0 ;!
b0 D!
b111110100 E!
b0 H!
b0 I!
b0 K!
b0 L!
b0 M!
b0 N!
b100100001 O!
b0 Q!
b100010010 R!
b0 T!
b0 U!
b0 W!
b0 X!
b0 ^!
b100011 `!
b100011 a!
b11111111111111111111111111111111 t
b0 D
b0 E
b0 G
b0 H
bx {
x+
x*
x)
x(
x'
x&
x%
x$
x3
x2
x1
x0
x/
x.
x-
x,
1"
0#
xA
x@
x?
x>
x=
x<
x;
x:
05
$end
#50
1!
15
b100100 a!
b100101 a!
1B
06
17
b100100 `!
b100101 `!
0"
1#
b100110 a!
b100111 a!
b100110 `!
b100111 `!
b1011110001000000111100011010001 1!
b11011000100010110101100100110100 1!
b1011110001000000111100011100011 1!
b11011000100010110101100101000110 1!
b1011110001000000111100011110110 1!
b11011000100010110101100101011001 1!
b11011000100010110101100101101101 1!
b1011110001000000111100100001010 1!
b110 r
b0 E!
b1 D!
b1101100000 O!
b111 r
1I
1F
