Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Goncalo\Software\QuartusLite\DE10_Board\Projects\Memory_Challenge\test.qsys --block-symbol-file --output-directory=C:\Goncalo\Software\QuartusLite\DE10_Board\Projects\Memory_Challenge\test --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Memory_Challenge/test.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 24.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Goncalo\Software\QuartusLite\DE10_Board\Projects\Memory_Challenge\test.qsys --synthesis=VERILOG --output-directory=C:\Goncalo\Software\QuartusLite\DE10_Board\Projects\Memory_Challenge\test\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading Memory_Challenge/test.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 24.1]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: test: Generating "test" for QUARTUS_SYNTH
Info: CORDIC_0: C:/intelfpga_lite/24.1std/quartus/dspba/backend/windows64/cmdPolyEval -target MAX10 -frequency 200 -name test_CORDIC_0 -noChanValid -faithfulRounding -enable -printMachineReadable -lang VHDL -speedgrade 7 FXPSinCosCordic 13 10 1 8
Info: CORDIC_0: Latency on MAX 10 is 13 cycles
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 1437
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "test" instantiated altera_CORDIC "CORDIC_0"
Info: test: Done "test" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
