#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Jul 15 21:01:59 2022
# Process ID: 6476
# Current directory: C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard/VivadoProject/user_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.cache/ip 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_verilog_boy_v1_0_0_0

Command: synth_design -top design_1_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7460 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 492.738 ; gain = 110.996
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20408]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 119 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41045]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0_clk_wiz' (4#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v:70]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (5#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v:72]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1349]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (6#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (7#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (8#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:329]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (9#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/synth/design_1_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' requires 68 connections, but only 63 given [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:210]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps7_0_axi_periph_0' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:387]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_UYSKKA' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:702]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (10#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (11#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (12#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (13#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (14#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (15#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (15#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (16#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (17#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (18#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (18#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (18#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (19#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 66 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (20#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 49 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (20#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (20#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (20#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (21#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 48 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 50 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 66 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 49 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 49 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (22#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (23#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (24#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (25#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (26#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/synth/design_1_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_UYSKKA' (27#1) [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:702]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps7_0_axi_periph_0' (28#1) [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:387]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_100M_0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (29#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (30#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (31#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (32#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (33#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (34#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps7_0_100M_0' (35#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/synth/design_1_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_ps7_0_100M' of module 'design_1_rst_ps7_0_100M_0' requires 10 connections, but only 6 given [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:338]
INFO: [Synth 8-6157] synthesizing module 'design_1_verilog_boy_v1_0_0_0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/synth/design_1_verilog_boy_v1_0_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'verilog_boy_v1_0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/verilog_boy_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'verilog_boy_v1_0_S00_AXI' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/verilog_boy_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/verilog_boy_v1_0_S00_AXI.v:248]
INFO: [Synth 8-226] default block is never used [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/verilog_boy_v1_0_S00_AXI.v:389]
INFO: [Synth 8-6157] synthesizing module 'top' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'boy' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/boy.v:4]
INFO: [Synth 8-6157] synthesizing module 'cpu' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'control' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/control.v:4]
INFO: [Synth 8-6155] done synthesizing module 'control' (36#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/control.v:4]
INFO: [Synth 8-6157] synthesizing module 'regfile' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/regfile.v:4]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (37#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/regfile.v:4]
INFO: [Synth 8-6157] synthesizing module 'singlereg' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/singlereg.v:4]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'singlereg' (38#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/singlereg.v:4]
INFO: [Synth 8-6157] synthesizing module 'alu' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/alu.v:4]
	Parameter OP_ADD bound to: 5'b00000 
	Parameter OP_ADC bound to: 5'b00001 
	Parameter OP_SUB bound to: 5'b00010 
	Parameter OP_SBC bound to: 5'b00011 
	Parameter OP_AND bound to: 5'b00100 
	Parameter OP_XOR bound to: 5'b00101 
	Parameter OP_OR bound to: 5'b00110 
	Parameter OP_CP bound to: 5'b00111 
	Parameter OP_RLC bound to: 5'b01000 
	Parameter OP_RRC bound to: 5'b01001 
	Parameter OP_RL bound to: 5'b01010 
	Parameter OP_RR bound to: 5'b01011 
	Parameter OP_SLA bound to: 5'b01100 
	Parameter OP_SRA bound to: 5'b01101 
	Parameter OP_SWAP bound to: 5'b01110 
	Parameter OP_SRL bound to: 5'b01111 
	Parameter OP_LF bound to: 5'b10000 
	Parameter OP_SF bound to: 5'b10010 
	Parameter OP_DAA bound to: 5'b10100 
	Parameter OP_CPL bound to: 5'b10101 
	Parameter OP_SCF bound to: 5'b10110 
	Parameter OP_CCF bound to: 5'b10111 
	Parameter OP_BIT bound to: 5'b11101 
	Parameter OP_RES bound to: 5'b11110 
	Parameter OP_SET bound to: 5'b11111 
	Parameter F_Z bound to: 2'b11 
	Parameter F_N bound to: 2'b10 
	Parameter F_H bound to: 2'b01 
	Parameter F_C bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'alu' (39#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/alu.v:4]
WARNING: [Synth 8-5788] Register last_pc_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/cpu.v:297]
WARNING: [Synth 8-5788] Register cb_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/cpu.v:125]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (40#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/cpu.v:4]
INFO: [Synth 8-6157] synthesizing module 'dma' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/dma.v:22]
	Parameter DMA_WAIT bound to: 0 - type: integer 
	Parameter DMA_TRANSFER_READ_ADDR bound to: 1 - type: integer 
	Parameter DMA_TRANSFER_READ_DATA bound to: 2 - type: integer 
	Parameter DMA_TRANSFER_WRITE_DATA bound to: 3 - type: integer 
	Parameter DMA_TRANSFER_WRITE_WAIT bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register dma_start_addr_reg in module dma is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/dma.v:44]
WARNING: [Synth 8-5788] Register dma_a_reg in module dma is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/dma.v:80]
WARNING: [Synth 8-5788] Register dma_dout_reg in module dma is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/dma.v:90]
INFO: [Synth 8-6155] done synthesizing module 'dma' (41#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/dma.v:22]
WARNING: [Synth 8-350] instance 'dma' of module 'dma' requires 12 connections, but only 11 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/boy.v:83]
INFO: [Synth 8-6157] synthesizing module 'ppu' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:4]
	Parameter PPU_MODE_H_BLANK bound to: 2'b00 
	Parameter PPU_MODE_V_BLANK bound to: 2'b01 
	Parameter PPU_MODE_OAM_SEARCH bound to: 2'b10 
	Parameter PPU_MODE_PIX_TRANS bound to: 2'b11 
	Parameter PPU_PAL_BG bound to: 2'b00 
	Parameter PPU_PAL_OB0 bound to: 2'b01 
	Parameter PPU_PAL_OB1 bound to: 2'b10 
	Parameter PF_INITA bound to: 3'b101 
	Parameter PF_INITB bound to: 3'b100 
	Parameter PF_EMPTY bound to: 3'b011 
	Parameter PF_HALF bound to: 3'b010 
	Parameter PF_FIN bound to: 3'b001 
	Parameter PF_FULL bound to: 3'b000 
	Parameter PPU_H_FRONT bound to: 9'b001001100 
	Parameter PPU_H_SYNC bound to: 9'b000000100 
	Parameter PPU_H_TOTAL bound to: 9'b111001000 
	Parameter PPU_H_PIXEL bound to: 9'b010100000 
	Parameter PPU_H_OUTPUT bound to: 8'b10101000 
	Parameter PPU_V_ACTIVE bound to: 8'b10010000 
	Parameter PPU_V_BACK bound to: 8'b00001001 
	Parameter PPU_V_SYNC bound to: 8'b00000001 
	Parameter PPU_V_BLANK bound to: 8'b00001010 
	Parameter PPU_V_TOTAL bound to: 8'b10011010 
	Parameter S_IDLE bound to: 5'b00000 
	Parameter S_BLANK bound to: 5'b00001 
	Parameter S_OAMX bound to: 5'b00010 
	Parameter S_OAMY bound to: 5'b00011 
	Parameter S_FTIDA bound to: 5'b00100 
	Parameter S_FTIDB bound to: 5'b00101 
	Parameter S_FRD0A bound to: 5'b00110 
	Parameter S_FRD0B bound to: 5'b00111 
	Parameter S_FRD1A bound to: 5'b01000 
	Parameter S_FRD1B bound to: 5'b01001 
	Parameter S_FWAITA bound to: 5'b01010 
	Parameter S_FWAITB bound to: 5'b01011 
	Parameter S_SWW bound to: 5'b01100 
	Parameter S_OAMRDA bound to: 5'b01101 
	Parameter S_OAMRDB bound to: 5'b01110 
	Parameter S_OFRD0A bound to: 5'b01111 
	Parameter S_OFRD0B bound to: 5'b10000 
	Parameter S_OFRD1A bound to: 5'b10001 
	Parameter S_OFRD1B bound to: 5'b10010 
	Parameter S_OWB bound to: 5'b10011 
	Parameter PPU_OAM_SEARCH_LENGTH bound to: 6'b101000 
	Parameter OBJ_TRIGGER_NOT_FOUND bound to: 4'b1111 
INFO: [Synth 8-638] synthesizing module 'singleport_ram_8k' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/singleport_ram_8k/synth/singleport_ram_8k.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: singleport_ram_8k.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     2.535699 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/singleport_ram_8k/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/singleport_ram_8k/synth/singleport_ram_8k.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'singleport_ram_8k' (52#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/singleport_ram_8k/synth/singleport_ram_8k.vhd:69]
WARNING: [Synth 8-567] referenced signal 'obj_trigger_list' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:316]
WARNING: [Synth 8-567] referenced signal 'obj_valid_list' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:316]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:734]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:785]
WARNING: [Synth 8-5788] Register reg_mode_last_reg in module ppu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:712]
INFO: [Synth 8-6155] done synthesizing module 'ppu' (53#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:4]
WARNING: [Synth 8-350] instance 'ppu' of module 'ppu' requires 20 connections, but only 17 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/boy.v:168]
INFO: [Synth 8-6157] synthesizing module 'timer' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/timer.v:3]
WARNING: [Synth 8-5788] Register carry_reg in module timer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/timer.v:82]
INFO: [Synth 8-6155] done synthesizing module 'timer' (54#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'serial' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/serial.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clk_div.v:4]
	Parameter WIDTH bound to: 10 - type: integer 
	Parameter DIV bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (55#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clk_div.v:4]
INFO: [Synth 8-6155] done synthesizing module 'serial' (56#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/serial.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:3]
WARNING: [Synth 8-567] referenced signal 'addr_in_regs' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'sound_enable' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'ch4_on_flag' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'ch3_on_flag' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'ch2_on_flag' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'ch1_on_flag' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'regs' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'reg_addr' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'addr_in_wave' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
WARNING: [Synth 8-567] referenced signal 'wave_addr' should be on the sensitivity list [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:115]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clk_div.v:4]
	Parameter WIDTH bound to: 15 - type: integer 
	Parameter DIV bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized0' (56#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clk_div.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_div__parameterized1' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clk_div.v:4]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter DIV bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div__parameterized1' (56#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clk_div.v:4]
INFO: [Synth 8-6157] synthesizing module 'sound_square' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_square.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_vol_env' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_vol_env.v:3]
WARNING: [Synth 8-5788] Register target_vol_reg in module sound_vol_env is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_vol_env.v:19]
WARNING: [Synth 8-5788] Register enve_left_reg in module sound_vol_env is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_vol_env.v:20]
INFO: [Synth 8-6155] done synthesizing module 'sound_vol_env' (57#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_vol_env.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_length_ctr' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_length_ctr.v:3]
	Parameter WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register enable_reg in module sound_length_ctr. This is not a recommended register style for Xilinx devices  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_length_ctr.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sound_length_ctr' (58#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_length_ctr.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_channel_mix' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_channel_mix.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sound_channel_mix' (59#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_channel_mix.v:3]
WARNING: [Synth 8-5788] Register divider_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_square.v:37]
WARNING: [Synth 8-5788] Register octo_freq_out_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_square.v:41]
WARNING: [Synth 8-5788] Register target_freq_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_square.v:67]
WARNING: [Synth 8-5788] Register sweep_left_reg in module sound_square is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_square.v:68]
INFO: [Synth 8-6155] done synthesizing module 'sound_square' (60#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_square.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_wave' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_wave.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_length_ctr__parameterized0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_length_ctr.v:3]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register enable_reg in module sound_length_ctr__parameterized0. This is not a recommended register style for Xilinx devices  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_length_ctr.v:19]
INFO: [Synth 8-6155] done synthesizing module 'sound_length_ctr__parameterized0' (60#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_length_ctr.v:3]
WARNING: [Synth 8-5788] Register divider_reg in module sound_wave is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_wave.v:42]
WARNING: [Synth 8-5788] Register clk_pointer_inc_reg in module sound_wave is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_wave.v:46]
INFO: [Synth 8-6155] done synthesizing module 'sound_wave' (61#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_wave.v:3]
INFO: [Synth 8-6157] synthesizing module 'sound_noise' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_noise.v:3]
INFO: [Synth 8-6155] done synthesizing module 'sound_noise' (62#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_noise.v:3]
WARNING: [Synth 8-5788] Register wave_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-5788] Register ch1_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:162]
WARNING: [Synth 8-5788] Register ch2_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:164]
WARNING: [Synth 8-5788] Register ch3_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:166]
WARNING: [Synth 8-5788] Register ch4_start_reg in module sound is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:168]
WARNING: [Synth 8-4767] Trying to implement RAM 'wave_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "wave_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'sound' (63#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound.v:3]
WARNING: [Synth 8-350] instance 'sound' of module 'sound' requires 13 connections, but only 9 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/boy.v:226]
INFO: [Synth 8-6157] synthesizing module 'brom' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/brom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'brom' (64#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/brom.v:4]
INFO: [Synth 8-6155] done synthesizing module 'boy' (65#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/boy.v:4]
WARNING: [Synth 8-350] instance 'boy' of module 'boy' requires 20 connections, but only 18 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:57]
INFO: [Synth 8-6157] synthesizing module 'mbc5' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/mbc5.v:2]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/mbc5.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mbc5' (66#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/mbc5.v:2]
INFO: [Synth 8-638] synthesizing module 'cart_ram_d' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/cart_ram_d/synth/cart_ram_d.vhd:69]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 16 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 65536 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 8 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/cart_ram_d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/cart_ram_d/synth/cart_ram_d.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'cart_ram_d' (70#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/cart_ram_d/synth/cart_ram_d.vhd:69]
WARNING: [Synth 8-689] width (17) of port connection 'a' does not match port width (16) of module 'cart_ram_d' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:103]
INFO: [Synth 8-638] synthesizing module 'crom' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/crom/synth/crom.vhd:71]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: crom.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 524288 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 524288 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 524288 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 524288 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 19 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 128 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     33.312202 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_2' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/singleport_ram_8k/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/crom/synth/crom.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'crom' (71#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/crom/synth/crom.vhd:71]
INFO: [Synth 8-638] synthesizing module 'audio_top' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clocking.vhd:42]
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'BUFG' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (72#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (73#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (74#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (75#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (76#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (77#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (78#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (79#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/audio_top.vhd:74]
INFO: [Synth 8-6157] synthesizing module 'vga_mixer' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_mixer.v:3]
	Parameter GB_LIGHT bound to: 72'b110011001111111111001100111111111100110011001100110011001100110011111111 
	Parameter GB_MID3 bound to: 72'b100110011100110010011001110011001001100110011001100110011001100111001100 
	Parameter GB_MID2 bound to: 72'b011001101001100101100110100110010110011001100110011001100110011010011001 
	Parameter GB_MID1 bound to: 72'b001100110110011000110011011001100011001100110011001100110011001101100110 
	Parameter GB_DARK bound to: 72'b000000000011001100000000001100110000000000000000000000000000000000110011 
	Parameter GB_BACK bound to: 24'b000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'vga_mem_d' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/vga_mem_d/synth/vga_mem_d.vhd:70]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_ADDR_WIDTH bound to: 15 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 23040 - type: integer 
	Parameter C_HAS_CLK bound to: 1 - type: integer 
	Parameter C_HAS_D bound to: 1 - type: integer 
	Parameter C_HAS_DPO bound to: 1 - type: integer 
	Parameter C_HAS_DPRA bound to: 1 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 0 - type: integer 
	Parameter C_HAS_WE bound to: 1 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 4 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at 'c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/cart_ram_d/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/vga_mem_d/synth/vga_mem_d.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'vga_mem_d' (81#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/vga_mem_d/synth/vga_mem_d.vhd:70]
INFO: [Synth 8-6157] synthesizing module 'vga_timing' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_timing.v:3]
	Parameter H_FRONT bound to: 18 - type: integer 
	Parameter H_SYNC bound to: 96 - type: integer 
	Parameter H_BACK bound to: 38 - type: integer 
	Parameter H_ACT bound to: 640 - type: integer 
	Parameter H_BLANK bound to: 152 - type: integer 
	Parameter H_TOTAL bound to: 792 - type: integer 
	Parameter V_FRONT bound to: 10 - type: integer 
	Parameter V_SYNC bound to: 2 - type: integer 
	Parameter V_BACK bound to: 33 - type: integer 
	Parameter V_ACT bound to: 480 - type: integer 
	Parameter V_BLANK bound to: 45 - type: integer 
	Parameter V_TOTAL bound to: 525 - type: integer 
WARNING: [Synth 8-5788] Register gb_y_grid_reg in module vga_timing is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_timing.v:106]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing' (82#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_timing.v:3]
WARNING: [Synth 8-6014] Unused sequential element gb_hs_last_reg was removed.  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_mixer.v:127]
WARNING: [Synth 8-5788] Register gb_wr_addr_real_reg in module vga_mixer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_mixer.v:103]
WARNING: [Synth 8-5788] Register gb_pdat_real_reg in module vga_mixer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_mixer.v:104]
WARNING: [Synth 8-5788] Register gb_palette_real_reg in module vga_mixer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_mixer.v:113]
INFO: [Synth 8-6155] done synthesizing module 'vga_mixer' (83#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/vga_mixer.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'shared_mem_din' does not match port width (2) of module 'vga_mixer' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:174]
WARNING: [Synth 8-350] instance 'vga_mixer' of module 'vga_mixer' requires 19 connections, but only 18 given [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:154]
INFO: [Synth 8-6155] done synthesizing module 'top' (84#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'verilog_boy_v1_0_S00_AXI' (85#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/verilog_boy_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'verilog_boy_v1_0' (86#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/verilog_boy_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_verilog_boy_v1_0_0_0' (87#1) [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/synth/design_1_verilog_boy_v1_0_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (88#1) [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (89#1) [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design sdpram has unconnected port qsdpo[1]
WARNING: [Synth 8-3331] design sdpram has unconnected port qsdpo[0]
WARNING: [Synth 8-3331] design sdpram has unconnected port i_ce
WARNING: [Synth 8-3331] design sdpram has unconnected port qsdpo_clk
WARNING: [Synth 8-3331] design sdpram has unconnected port qsdpo_ce
WARNING: [Synth 8-3331] design sdpram has unconnected port qsdpo_rst
WARNING: [Synth 8-3331] design sdpram has unconnected port qsdpo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port spo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port spo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port qspo[1]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port qspo[0]
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12_synth__parameterized0 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port i_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qspo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qdpo_ce
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qdpo_clk
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qspo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qdpo_rst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qspo_srst
WARNING: [Synth 8-3331] design dist_mem_gen_v8_0_12__parameterized1 has unconnected port qdpo_srst
WARNING: [Synth 8-3331] design vga_mixer has unconnected port gb_hs
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[18]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[17]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[16]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[255]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[254]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[253]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[252]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[251]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[250]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[249]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[248]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[247]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[246]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[245]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[244]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[243]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[242]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[241]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[240]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[239]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[238]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[237]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[236]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[235]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[234]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[233]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[232]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[231]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[230]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[229]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[228]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[227]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[226]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[225]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[224]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[223]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[222]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[221]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[220]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[219]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[218]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[217]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[216]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[215]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[214]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[213]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[212]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[211]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[210]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[209]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[208]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[207]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[206]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized2 has unconnected port SBITERRIN[205]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:23 ; elapsed = 00:03:24 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[15] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[14] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[13] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[12] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[11] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[10] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[9] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[8] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[7] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[6] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[5] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[4] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[3] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin Inst_i3c2:inputs[2] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i2c.vhd:62]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[23] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[22] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[21] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[4] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[3] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[2] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[1] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_l[0] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[23] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[22] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[21] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[4] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[3] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[2] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[1] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
WARNING: [Synth 8-3295] tying undriven pin audio_top:hphone_r[0] to constant 0 [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/top.v:125]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:24 ; elapsed = 00:03:25 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:24 ; elapsed = 00:03:25 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 148 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc] for cell 'design_1_i/verilog_boy_v1_0_0/inst'
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[0]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[1]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[2]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[3]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[4]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:5]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[5]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:6]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[6]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[7]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO2' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO3' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:10]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_SDA' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[4]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[5]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[6]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[7]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[4]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[5]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[6]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[7]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[4]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[5]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[6]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[7]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_ADR0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_ADR0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO0' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_MCLK' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_SCK' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_hs' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_vs' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc:30]
Finished Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc] for cell 'design_1_i/verilog_boy_v1_0_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_verilog_boy_v1_0_0_0/src/fpga_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1222.570 ; gain = 0.000
Parsing XDC File [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[0]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:1]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[1]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:2]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[2]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[3]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:4]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[4]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:5]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[5]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:6]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[6]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:7]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'buttons[7]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO2' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:9]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO3' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:10]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_SDA' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:11]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[4]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[5]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[6]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_b[7]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:15]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[4]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[5]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:17]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[6]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_g[7]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[4]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[5]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:21]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[6]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_r[7]' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:23]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_ADR0' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_ADR1' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:25]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_GPIO0' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_MCLK' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:27]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'AC_SCK' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:28]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_hs' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:29]
CRITICAL WARNING: [Common 17-69] Command failed: Cannot change direction of connected port 'vga_vs' [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc:30]
Finished Parsing XDC File [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/constrs_1/new/fpga_pin.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1222.570 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1222.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  FDR => FDRE: 12 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1222.570 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1222.570 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0/inst. (constraint file  C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst. (constraint file  C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M/U0. (constraint file  C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc, line 54).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0/inst. (constraint file  C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/dont_touch.xdc, line 60).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_ram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/br_vram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/br_wram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/cart_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/palette_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/shared_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/vga_mixer/vga_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:38 ; elapsed = 00:03:40 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5544] ROM "alu_op_prefix" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_src" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_redir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "opcode_redir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bus_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ab_src" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ct_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ct_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoding_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "alu_op_prefix" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_src" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_op_signed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_redir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "opcode_redir" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "bus_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ab_src" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ct_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ct_op" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stop" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_clear" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ime_set" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decoding_lut" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pc_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bus_op" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ab_src" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "regs_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "alu_flags_out0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wake" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_ex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wake" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_ex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "flags" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ex_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_a_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc_b_sel_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_sel_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_sel_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_b_ct0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_src_b_ct" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_mux2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_mux3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op_src_ct1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_pc" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "phi" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "imm_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma'
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpu_mem_disable" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dma_dout" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "obj_valid_list_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oam_search_count0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "h_pix_output" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "pf_empty" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pf_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "r_next_state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_next_state1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_next_state3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_next_backup" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_lcdc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_scx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_lyc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_dma" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_bgp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_obp0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_obp1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_wx" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reg_stat" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element obj_trigger_id_reg_rep was removed.  [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:620]
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "int_serial_req" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/sound_vol_env.v:28]
INFO: [Synth 8-5544] ROM "enve_enabled" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "octo_freq_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_pointer_inc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "adjusted_freq_dividing_ratio0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rom_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_bank" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ram_en0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ram_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/i3c2.vhd:129]
INFO: [Synth 8-5544] ROM "i2c_started" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sda_t" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "bitcount" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "i2c_bits_left" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "new_sample" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_in" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i2s_d_out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gb_x_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gb_x_grid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hs" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "gb_y_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                DMA_WAIT |                            00001 |                              000
  DMA_TRANSFER_READ_ADDR |                            00010 |                              001
  DMA_TRANSFER_READ_DATA |                            00100 |                              010
 DMA_TRANSFER_WRITE_DATA |                            01000 |                              011
 DMA_TRANSFER_WRITE_WAIT |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'dma'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:45 ; elapsed = 00:03:48 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 10    
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 7     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 17    
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 6     
	   4 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 9     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 13    
	   2 Input      2 Bit       Adders := 4     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	              127 Bit    Registers := 1     
	               66 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	               47 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               24 Bit    Registers := 6     
	               16 Bit    Registers := 10    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 117   
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 19    
	                3 Bit    Registers := 17    
	                2 Bit    Registers := 22    
	                1 Bit    Registers := 137   
+---RAMs : 
	             1024 Bit         RAMs := 1     
	              640 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 4     
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 7     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 13    
	   4 Input     32 Bit        Muxes := 5     
	 257 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 24    
	   4 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 7     
	   2 Input     11 Bit        Muxes := 19    
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   8 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 60    
	   5 Input      8 Bit        Muxes := 4     
	   4 Input      8 Bit        Muxes := 4     
	  21 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 16    
	   2 Input      5 Bit        Muxes := 14    
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 81    
	   4 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 117   
	   3 Input      3 Bit        Muxes := 5     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 291   
	   4 Input      2 Bit        Muxes := 11    
	   3 Input      2 Bit        Muxes := 22    
	   5 Input      2 Bit        Muxes := 13    
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	  21 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 540   
	   3 Input      1 Bit        Muxes := 44    
	   7 Input      1 Bit        Muxes := 17    
	   6 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 24    
	   8 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 13    
	  21 Input      1 Bit        Muxes := 22    
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               66 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     66 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module control 
Detailed RTL Component Info : 
+---Registers : 
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	 257 Input     28 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 91    
	   3 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 265   
	   3 Input      2 Bit        Muxes := 21    
	   5 Input      2 Bit        Muxes := 9     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 4     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 35    
	   2 Input      1 Bit        Muxes := 142   
	   7 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module singlereg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 2     
	   4 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 2     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 17    
	   4 Input     16 Bit        Muxes := 5     
	   5 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	  10 Input      3 Bit        Muxes := 2     
	   9 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 14    
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module dma 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 6     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ppu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 7     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 35    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 17    
+---RAMs : 
	              640 Bit         RAMs := 2     
	               80 Bit         RAMs := 1     
	               60 Bit         RAMs := 1     
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 6     
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 12    
	   4 Input      8 Bit        Muxes := 1     
	  21 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 31    
	   3 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      2 Bit        Muxes := 1     
	  21 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
	  12 Input      1 Bit        Muxes := 11    
	  20 Input      1 Bit        Muxes := 13    
	  21 Input      1 Bit        Muxes := 22    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 4     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serial 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module clk_div__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module clk_div__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sound_vol_env 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module sound_length_ctr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 5     
Module sound_channel_mix 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module sound_square 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module sound_length_ctr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
Module sound_wave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sound_noise 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sound 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 112   
Module boy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   5 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
Module mbc5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module spram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module bindec__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module blk_mem_gen_mux__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 31    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module sdpram 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module vga_timing 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 15    
	   3 Input      1 Bit        Muxes := 4     
Module vga_mixer 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module verilog_boy_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "freq_div/o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:642]
INFO: [Synth 8-5544] ROM "ex_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rf_rd_ex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'oam_search_count_reg[5:0]' into 'oam_search_count_reg[5:0]' [c:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.srcs/sources_1/bd/design_1/ipshared/edb9/src/ppu.v:438]
WARNING: [Synth 8-6040] Register Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]' (FDR) to 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_100M/U0/SEQ/pr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/rst_ps7_0_100M/U0/SEQ/bsr_dec_reg[1]' (FD) to 'design_1_i/rst_ps7_0_100M/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[0]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[1]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[2]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[3]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[4]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[5]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/right_reg[15]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[0]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[1]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[3]' (FDRE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[2]' (FDRE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[0]' (FDRE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\pf_data_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[2]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[3]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[4]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[5]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/left_reg[15]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /sound/\sound_ch4/adjusted_freq_dividing_ratio_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg_rep[0]' (FDPE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg_rep[1]' (FDPE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg_rep[2]' (FDPE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg_rep[3]' (FDPE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/obj_trigger_id_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\vram_addr_obj_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\oam_rd_addr_int_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /\left_reg[15] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[5]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[6]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[7]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[8]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[9]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[10]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[20]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[5]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[5]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[6]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[6]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[7]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[7]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[8]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[8]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[9]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[12]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\pf_data_reg[13] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[9]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[10]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[10]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[3]' (FD) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/cpu/control/decoding_output_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[20] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[13]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[16]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[16]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[17]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\pf_data_reg[17] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[17]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[20]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[20]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[21]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\pf_data_reg[21] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[21]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[24]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[24]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\pf_data_reg[25] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[25]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[28]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[28]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/pf_data_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu/\pf_data_reg[29] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:52 ; elapsed = 00:04:57 . Memory (MB): peak = 1222.570 ; gain = 840.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                                 | Depth x Width | Implemented As | 
+------------+----------------------------------------------------------------------------+---------------+----------------+
|brom        | brom_array                                                                 | 256x8         | LUT            | 
|boy         | brom/brom_array                                                            | 256x8         | LUT            | 
|audio_top   | Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+------------+----------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ppu:        | oam_l_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|ppu:        | oam_u_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|boy:        | high_ram_reg | 128 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name                                                                        | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives         | 
+-----------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+--------------------+
|design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu     | obj_visible_list_reg                                        | Implied        | 16 x 6               | RAM32M x 1         | 
|design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu     | obj_y_list_reg                                              | Implied        | 16 x 4               | RAM32M x 1         | 
|design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/cart_ram /U0 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg   | User Attribute | 64 K x 8             | RAM256X1S x 2048   | 
|vga_mem_d:/U0                                                                      | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 32 K x 2             | RAM128X1D x 360    | 
|vga_mem_d:/U0                                                                      | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 32 K x 2             | RAM128X1D x 360    | 
|vga_mem_d:/U0                                                                      | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 32 K x 2             | RAM128X1D x 360    | 
+-----------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+--------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/i_45/oam_l_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/i_46/oam_u_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/i_24/high_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/audio_topi_0/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:01 ; elapsed = 00:05:06 . Memory (MB): peak = 1238.297 ; gain = 856.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:04 ; elapsed = 00:05:09 . Memory (MB): peak = 1272.668 ; gain = 890.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ppu:        | oam_l_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|ppu:        | oam_u_reg    | 128 x 8(WRITE_FIRST)   |   | R | 128 x 8(READ_FIRST)    | W |   | Port A and B     | 1      | 0      | 
|boy:        | high_ram_reg | 128 x 8(NO_CHANGE)     | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-----------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+--------------------+
|Module Name                                                                        | RTL Object                                                  | Inference      | Size (Depth x Width) | Primitives         | 
+-----------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+--------------------+
|design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu     | obj_visible_list_reg                                        | Implied        | 16 x 6               | RAM32M x 1         | 
|design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy /ppu     | obj_y_list_reg                                              | Implied        | 16 x 4               | RAM32M x 1         | 
|design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/cart_ram /U0 | synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg   | User Attribute | 64 K x 8             | RAM256X1S x 2048   | 
|vga_mem_d:/U0                                                                      | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 32 K x 2             | RAM128X1D x 360    | 
|vga_mem_d:/U0                                                                      | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 32 K x 2             | RAM128X1D x 360    | 
|vga_mem_d:/U0                                                                      | synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg | User Attribute | 32 K x 2             | RAM128X1D x 360    | 
+-----------------------------------------------------------------------------------+-------------------------------------------------------------+----------------+----------------------+--------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[0]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[1]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[2]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[3]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[4]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[21]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[22]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_r_freeze_100_reg[23]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[0]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[1]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[1]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[2]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[2]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[3]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[3]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[4]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[4]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[21]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[21]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[22]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[22]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/hphone_l_freeze_100_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[8]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sweep_left_reg[1]' (FDCE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sweep_left_reg[0]'
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sweep_left_reg[2]' (FDCE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sweep_left_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/boy/sound/sound_ch2/sweep_left_reg[0] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[9]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[10]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11] )
INFO: [Synth 8-3886] merging instance 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[11]' (FDE) to 'design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (design_1_i/verilog_boy_v1_0_0/inst/\verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[12] )
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/oam_l_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/ppu/oam_u_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/boy/high_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance design_1_i/verilog_boy_v1_0_0/inst/verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:14 ; elapsed = 00:05:19 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:16 ; elapsed = 00:05:21 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:16 ; elapsed = 00:05:21 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-----------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name      | RTL Name                                                                                                      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|verilog_boy_v1_0 | verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|verilog_boy_v1_0 | verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[50]    | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|verilog_boy_v1_0 | verilog_boy_v1_0_S00_AXI_inst/top/audio_top/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[39]    | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+-----------------+---------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BIBUF      |   130|
|2     |BUFG       |    15|
|3     |CARRY4     |    72|
|4     |LUT1       |   176|
|5     |LUT2       |   438|
|6     |LUT3       |   687|
|7     |LUT4       |   601|
|8     |LUT5       |  1292|
|9     |LUT6       |  2672|
|10    |MMCME2_ADV |     1|
|11    |MUXF7      |   459|
|12    |MUXF8      |   199|
|13    |PLLE2_ADV  |     1|
|14    |PS7        |     1|
|15    |RAM128X1D  |  1080|
|16    |RAM256X1S  |  2048|
|17    |RAM32M     |     2|
|18    |RAMB18E1   |     2|
|19    |RAMB18E1_1 |     1|
|20    |RAMB18E1_2 |     1|
|21    |RAMB36E1   |     4|
|22    |RAMB36E1_1 |    64|
|23    |RAMB36E1_2 |    64|
|24    |SRL16      |     1|
|25    |SRL16E     |    21|
|26    |SRLC32E    |    47|
|27    |FDCE       |   799|
|28    |FDPE       |   142|
|29    |FDR        |     8|
|30    |FDRE       |  1541|
|31    |FDSE       |    28|
|32    |LDC        |   109|
|33    |IBUF       |    11|
|34    |IOBUF      |     1|
|35    |OBUF       |    19|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+---------------------------------------------------------------+------+
|      |Instance                                                     |Module                                                         |Cells |
+------+-------------------------------------------------------------+---------------------------------------------------------------+------+
|1     |top                                                          |                                                               | 12737|
|2     |  design_1_i                                                 |design_1                                                       | 12708|
|3     |    clk_wiz_0                                                |design_1_clk_wiz_0_0                                           |     6|
|4     |      inst                                                   |design_1_clk_wiz_0_0_clk_wiz                                   |     6|
|5     |    processing_system7_0                                     |design_1_processing_system7_0_0                                |   244|
|6     |      inst                                                   |processing_system7_v5_5_processing_system7                     |   244|
|7     |    ps7_0_axi_periph                                         |design_1_ps7_0_axi_periph_0                                    |  1136|
|8     |      s00_couplers                                           |s00_couplers_imp_UYSKKA                                        |  1136|
|9     |        auto_pc                                              |design_1_auto_pc_0                                             |  1136|
|10    |          inst                                               |axi_protocol_converter_v2_1_18_axi_protocol_converter          |  1136|
|11    |            \gen_axilite.gen_b2s_conv.axilite_b2s            |axi_protocol_converter_v2_1_18_b2s                             |  1136|
|12    |              \RD.ar_channel_0                               |axi_protocol_converter_v2_1_18_b2s_ar_channel                  |   177|
|13    |                ar_cmd_fsm_0                                 |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                  |    32|
|14    |                cmd_translator_0                             |axi_protocol_converter_v2_1_18_b2s_cmd_translator_19           |   133|
|15    |                  incr_cmd_0                                 |axi_protocol_converter_v2_1_18_b2s_incr_cmd_20                 |    67|
|16    |                  wrap_cmd_0                                 |axi_protocol_converter_v2_1_18_b2s_wrap_cmd_21                 |    61|
|17    |              \RD.r_channel_0                                |axi_protocol_converter_v2_1_18_b2s_r_channel                   |    92|
|18    |                rd_data_fifo_0                               |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |    50|
|19    |                transaction_fifo_0                           |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |    28|
|20    |              SI_REG                                         |axi_register_slice_v2_1_18_axi_register_slice                  |   632|
|21    |                \ar.ar_pipe                                  |axi_register_slice_v2_1_18_axic_register_slice                 |   217|
|22    |                \aw.aw_pipe                                  |axi_register_slice_v2_1_18_axic_register_slice_18              |   221|
|23    |                \b.b_pipe                                    |axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |    48|
|24    |                \r.r_pipe                                    |axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |   146|
|25    |              \WR.aw_channel_0                               |axi_protocol_converter_v2_1_18_b2s_aw_channel                  |   173|
|26    |                aw_cmd_fsm_0                                 |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                  |    16|
|27    |                cmd_translator_0                             |axi_protocol_converter_v2_1_18_b2s_cmd_translator              |   141|
|28    |                  incr_cmd_0                                 |axi_protocol_converter_v2_1_18_b2s_incr_cmd                    |    64|
|29    |                  wrap_cmd_0                                 |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                    |    73|
|30    |              \WR.b_channel_0                                |axi_protocol_converter_v2_1_18_b2s_b_channel                   |    60|
|31    |                bid_fifo_0                                   |axi_protocol_converter_v2_1_18_b2s_simple_fifo                 |    26|
|32    |                bresp_fifo_0                                 |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |    10|
|33    |    rst_ps7_0_100M                                           |design_1_rst_ps7_0_100M_0                                      |    66|
|34    |      U0                                                     |proc_sys_reset                                                 |    66|
|35    |        EXT_LPF                                              |lpf                                                            |    23|
|36    |          \ACTIVE_LOW_AUX.ACT_LO_AUX                         |cdc_sync                                                       |     6|
|37    |          \ACTIVE_LOW_EXT.ACT_LO_EXT                         |cdc_sync_17                                                    |     6|
|38    |        SEQ                                                  |sequence_psr                                                   |    38|
|39    |          SEQ_COUNTER                                        |upcnt_n                                                        |    13|
|40    |    verilog_boy_v1_0_0                                       |design_1_verilog_boy_v1_0_0_0                                  | 11256|
|41    |      inst                                                   |verilog_boy_v1_0                                               | 11256|
|42    |        verilog_boy_v1_0_S00_AXI_inst                        |verilog_boy_v1_0_S00_AXI                                       | 11246|
|43    |          top                                                |top                                                            | 11009|
|44    |            cart_ram                                         |cart_ram_d                                                     |  3345|
|45    |              U0                                             |dist_mem_gen_v8_0_12                                           |  3345|
|46    |                \synth_options.dist_mem_inst                 |dist_mem_gen_v8_0_12_synth                                     |  3345|
|47    |                  \gen_sp_ram.spram_inst                     |spram                                                          |  3345|
|48    |            cart_rom                                         |crom                                                           |   171|
|49    |              U0                                             |blk_mem_gen_v8_4_2__parameterized1                             |   171|
|50    |                inst_blk_mem_gen                             |blk_mem_gen_v8_4_2_synth__parameterized0                       |   171|
|51    |                  \gnbram.gnativebmg.native_blk_mem_gen      |blk_mem_gen_top__parameterized0                                |   171|
|52    |                    \valid.cstr                              |blk_mem_gen_generic_cstr__parameterized0                       |   171|
|53    |                      \has_mux_b.B                           |blk_mem_gen_mux__parameterized2                                |    27|
|54    |                      \ramloop[0].ram.r                      |blk_mem_gen_prim_width__parameterized1                         |     2|
|55    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized1                       |     2|
|56    |                      \ramloop[10].ram.r                     |blk_mem_gen_prim_width__parameterized11                        |     2|
|57    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized11                      |     2|
|58    |                      \ramloop[11].ram.r                     |blk_mem_gen_prim_width__parameterized12                        |     2|
|59    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized12                      |     2|
|60    |                      \ramloop[12].ram.r                     |blk_mem_gen_prim_width__parameterized13                        |     2|
|61    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized13                      |     2|
|62    |                      \ramloop[13].ram.r                     |blk_mem_gen_prim_width__parameterized14                        |     2|
|63    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized14                      |     2|
|64    |                      \ramloop[14].ram.r                     |blk_mem_gen_prim_width__parameterized15                        |     2|
|65    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized15                      |     2|
|66    |                      \ramloop[15].ram.r                     |blk_mem_gen_prim_width__parameterized16                        |     2|
|67    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized16                      |     2|
|68    |                      \ramloop[16].ram.r                     |blk_mem_gen_prim_width__parameterized17                        |     2|
|69    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized17                      |     2|
|70    |                      \ramloop[17].ram.r                     |blk_mem_gen_prim_width__parameterized18                        |     2|
|71    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized18                      |     2|
|72    |                      \ramloop[18].ram.r                     |blk_mem_gen_prim_width__parameterized19                        |     2|
|73    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized19                      |     2|
|74    |                      \ramloop[19].ram.r                     |blk_mem_gen_prim_width__parameterized20                        |     2|
|75    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized20                      |     2|
|76    |                      \ramloop[1].ram.r                      |blk_mem_gen_prim_width__parameterized2                         |     2|
|77    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized2                       |     2|
|78    |                      \ramloop[20].ram.r                     |blk_mem_gen_prim_width__parameterized21                        |     2|
|79    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized21                      |     2|
|80    |                      \ramloop[21].ram.r                     |blk_mem_gen_prim_width__parameterized22                        |     2|
|81    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized22                      |     2|
|82    |                      \ramloop[22].ram.r                     |blk_mem_gen_prim_width__parameterized23                        |     2|
|83    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized23                      |     2|
|84    |                      \ramloop[23].ram.r                     |blk_mem_gen_prim_width__parameterized24                        |     2|
|85    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized24                      |     2|
|86    |                      \ramloop[24].ram.r                     |blk_mem_gen_prim_width__parameterized25                        |     2|
|87    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized25                      |     2|
|88    |                      \ramloop[25].ram.r                     |blk_mem_gen_prim_width__parameterized26                        |     2|
|89    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized26                      |     2|
|90    |                      \ramloop[26].ram.r                     |blk_mem_gen_prim_width__parameterized27                        |     2|
|91    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized27                      |     2|
|92    |                      \ramloop[27].ram.r                     |blk_mem_gen_prim_width__parameterized28                        |     2|
|93    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized28                      |     2|
|94    |                      \ramloop[28].ram.r                     |blk_mem_gen_prim_width__parameterized29                        |     2|
|95    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized29                      |     2|
|96    |                      \ramloop[29].ram.r                     |blk_mem_gen_prim_width__parameterized30                        |     2|
|97    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized30                      |     2|
|98    |                      \ramloop[2].ram.r                      |blk_mem_gen_prim_width__parameterized3                         |     2|
|99    |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized3                       |     2|
|100   |                      \ramloop[30].ram.r                     |blk_mem_gen_prim_width__parameterized31                        |     2|
|101   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized31                      |     2|
|102   |                      \ramloop[31].ram.r                     |blk_mem_gen_prim_width__parameterized32                        |     2|
|103   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized32                      |     2|
|104   |                      \ramloop[32].ram.r                     |blk_mem_gen_prim_width__parameterized33                        |     2|
|105   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized33                      |     2|
|106   |                      \ramloop[33].ram.r                     |blk_mem_gen_prim_width__parameterized34                        |     2|
|107   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized34                      |     2|
|108   |                      \ramloop[34].ram.r                     |blk_mem_gen_prim_width__parameterized35                        |     2|
|109   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized35                      |     2|
|110   |                      \ramloop[35].ram.r                     |blk_mem_gen_prim_width__parameterized36                        |     2|
|111   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized36                      |     2|
|112   |                      \ramloop[36].ram.r                     |blk_mem_gen_prim_width__parameterized37                        |     2|
|113   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized37                      |     2|
|114   |                      \ramloop[37].ram.r                     |blk_mem_gen_prim_width__parameterized38                        |     2|
|115   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized38                      |     2|
|116   |                      \ramloop[38].ram.r                     |blk_mem_gen_prim_width__parameterized39                        |     2|
|117   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized39                      |     2|
|118   |                      \ramloop[39].ram.r                     |blk_mem_gen_prim_width__parameterized40                        |     2|
|119   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized40                      |     2|
|120   |                      \ramloop[3].ram.r                      |blk_mem_gen_prim_width__parameterized4                         |     2|
|121   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized4                       |     2|
|122   |                      \ramloop[40].ram.r                     |blk_mem_gen_prim_width__parameterized41                        |     2|
|123   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized41                      |     2|
|124   |                      \ramloop[41].ram.r                     |blk_mem_gen_prim_width__parameterized42                        |     2|
|125   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized42                      |     2|
|126   |                      \ramloop[42].ram.r                     |blk_mem_gen_prim_width__parameterized43                        |     2|
|127   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized43                      |     2|
|128   |                      \ramloop[43].ram.r                     |blk_mem_gen_prim_width__parameterized44                        |     2|
|129   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized44                      |     2|
|130   |                      \ramloop[44].ram.r                     |blk_mem_gen_prim_width__parameterized45                        |     2|
|131   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized45                      |     2|
|132   |                      \ramloop[45].ram.r                     |blk_mem_gen_prim_width__parameterized46                        |     2|
|133   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized46                      |     2|
|134   |                      \ramloop[46].ram.r                     |blk_mem_gen_prim_width__parameterized47                        |     2|
|135   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized47                      |     2|
|136   |                      \ramloop[47].ram.r                     |blk_mem_gen_prim_width__parameterized48                        |     2|
|137   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized48                      |     2|
|138   |                      \ramloop[48].ram.r                     |blk_mem_gen_prim_width__parameterized49                        |     2|
|139   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized49                      |     2|
|140   |                      \ramloop[49].ram.r                     |blk_mem_gen_prim_width__parameterized50                        |     2|
|141   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized50                      |     2|
|142   |                      \ramloop[4].ram.r                      |blk_mem_gen_prim_width__parameterized5                         |     2|
|143   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized5                       |     2|
|144   |                      \ramloop[50].ram.r                     |blk_mem_gen_prim_width__parameterized51                        |     2|
|145   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized51                      |     2|
|146   |                      \ramloop[51].ram.r                     |blk_mem_gen_prim_width__parameterized52                        |     2|
|147   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized52                      |     2|
|148   |                      \ramloop[52].ram.r                     |blk_mem_gen_prim_width__parameterized53                        |     2|
|149   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized53                      |     2|
|150   |                      \ramloop[53].ram.r                     |blk_mem_gen_prim_width__parameterized54                        |     2|
|151   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized54                      |     2|
|152   |                      \ramloop[54].ram.r                     |blk_mem_gen_prim_width__parameterized55                        |     2|
|153   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized55                      |     2|
|154   |                      \ramloop[55].ram.r                     |blk_mem_gen_prim_width__parameterized56                        |     2|
|155   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized56                      |     2|
|156   |                      \ramloop[56].ram.r                     |blk_mem_gen_prim_width__parameterized57                        |     2|
|157   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized57                      |     2|
|158   |                      \ramloop[57].ram.r                     |blk_mem_gen_prim_width__parameterized58                        |     2|
|159   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized58                      |     2|
|160   |                      \ramloop[58].ram.r                     |blk_mem_gen_prim_width__parameterized59                        |     2|
|161   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized59                      |     2|
|162   |                      \ramloop[59].ram.r                     |blk_mem_gen_prim_width__parameterized60                        |     2|
|163   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized60                      |     2|
|164   |                      \ramloop[5].ram.r                      |blk_mem_gen_prim_width__parameterized6                         |     2|
|165   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized6                       |     2|
|166   |                      \ramloop[60].ram.r                     |blk_mem_gen_prim_width__parameterized61                        |     2|
|167   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized61                      |     2|
|168   |                      \ramloop[61].ram.r                     |blk_mem_gen_prim_width__parameterized62                        |     2|
|169   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized62                      |     2|
|170   |                      \ramloop[62].ram.r                     |blk_mem_gen_prim_width__parameterized63                        |     2|
|171   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized63                      |     2|
|172   |                      \ramloop[63].ram.r                     |blk_mem_gen_prim_width__parameterized64                        |     2|
|173   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized64                      |     2|
|174   |                      \ramloop[6].ram.r                      |blk_mem_gen_prim_width__parameterized7                         |     2|
|175   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized7                       |     2|
|176   |                      \ramloop[7].ram.r                      |blk_mem_gen_prim_width__parameterized8                         |     2|
|177   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized8                       |     2|
|178   |                      \ramloop[8].ram.r                      |blk_mem_gen_prim_width__parameterized9                         |     2|
|179   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized9                       |     2|
|180   |                      \ramloop[9].ram.r                      |blk_mem_gen_prim_width__parameterized10                        |     2|
|181   |                        \prim_noinit.ram                     |blk_mem_gen_prim_wrapper__parameterized10                      |     2|
|182   |            audio_top                                        |audio_top                                                      |   328|
|183   |              Inst_adau1761_izedboard                        |adau1761_izedboard                                             |   278|
|184   |                Inst_i2c                                     |i2c                                                            |   221|
|185   |                  Inst_adau1761_configuraiton_data           |adau1761_configuraiton_data                                    |    52|
|186   |                  Inst_i3c2                                  |i3c2                                                           |   169|
|187   |                Inst_i2s_data_interface                      |i2s_data_interface                                             |    54|
|188   |                i_ADAU1761_interface                         |ADAU1761_interface                                             |     2|
|189   |              i_clocking                                     |clocking                                                       |     3|
|190   |            boy                                              |boy                                                            |  4648|
|191   |              br_wram                                        |singleport_ram_8k                                              |    12|
|192   |                U0                                           |blk_mem_gen_v8_4_2                                             |    12|
|193   |                  inst_blk_mem_gen                           |blk_mem_gen_v8_4_2_synth_9                                     |    12|
|194   |                    \gnbram.gnativebmg.native_blk_mem_gen    |blk_mem_gen_top_10                                             |    12|
|195   |                      \valid.cstr                            |blk_mem_gen_generic_cstr_11                                    |    12|
|196   |                        \has_mux_a.A                         |blk_mem_gen_mux_12                                             |     9|
|197   |                        \ramloop[0].ram.r                    |blk_mem_gen_prim_width_13                                      |     2|
|198   |                          \prim_noinit.ram                   |blk_mem_gen_prim_wrapper_16                                    |     2|
|199   |                        \ramloop[1].ram.r                    |blk_mem_gen_prim_width__parameterized0_14                      |     1|
|200   |                          \prim_noinit.ram                   |blk_mem_gen_prim_wrapper__parameterized0_15                    |     1|
|201   |              brom                                           |brom                                                           |    24|
|202   |              cpu                                            |cpu                                                            |  1526|
|203   |                acc                                          |singlereg                                                      |    10|
|204   |                alu                                          |alu                                                            |    14|
|205   |                control                                      |control                                                        |  1046|
|206   |                regfile                                      |regfile                                                        |   180|
|207   |              dma                                            |dma                                                            |   276|
|208   |              ppu                                            |ppu                                                            |   951|
|209   |                br_vram                                      |singleport_ram_8k__1                                           |    12|
|210   |                  U0                                         |blk_mem_gen_v8_4_2__1                                          |    12|
|211   |                    inst_blk_mem_gen                         |blk_mem_gen_v8_4_2_synth                                       |    12|
|212   |                      \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                                                |    12|
|213   |                        \valid.cstr                          |blk_mem_gen_generic_cstr                                       |    12|
|214   |                          \has_mux_a.A                       |blk_mem_gen_mux                                                |     9|
|215   |                          \ramloop[0].ram.r                  |blk_mem_gen_prim_width                                         |     2|
|216   |                            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                                       |     2|
|217   |                          \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0                         |     1|
|218   |                            \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0                       |     1|
|219   |              serial                                         |serial                                                         |    38|
|220   |                spi_div                                      |clk_div                                                        |    26|
|221   |              sound                                          |sound                                                          |  1713|
|222   |                frame_div                                    |clk_div__parameterized0                                        |    27|
|223   |                freq_div                                     |clk_div__parameterized1                                        |     6|
|224   |                sound_ch1                                    |sound_square                                                   |   416|
|225   |                  sound_length_ctr                           |sound_length_ctr_7                                             |    62|
|226   |                  sound_vol_env                              |sound_vol_env_8                                                |   104|
|227   |                sound_ch2                                    |sound_square_4                                                 |   283|
|228   |                  sound_length_ctr                           |sound_length_ctr_5                                             |    61|
|229   |                  sound_vol_env                              |sound_vol_env_6                                                |    68|
|230   |                sound_ch3                                    |sound_wave                                                     |   302|
|231   |                  sound_length_ctr                           |sound_length_ctr__parameterized0                               |    79|
|232   |                sound_ch4                                    |sound_noise                                                    |   202|
|233   |                  sound_length_ctr                           |sound_length_ctr                                               |    66|
|234   |                  sound_vol_env                              |sound_vol_env                                                  |    62|
|235   |              timer                                          |timer                                                          |    76|
|236   |            mbc5                                             |mbc5                                                           |    11|
|237   |            vga_mixer                                        |vga_mixer                                                      |  2492|
|238   |              shared_mem                                     |vga_mem_d__1                                                   |   736|
|239   |                U0                                           |dist_mem_gen_v8_0_12__parameterized1__1                        |   736|
|240   |                  \synth_options.dist_mem_inst               |dist_mem_gen_v8_0_12_synth__parameterized0_2                   |   736|
|241   |                    \gen_sdp_ram.sdpram_inst                 |sdpram_3                                                       |   736|
|242   |              vga_mem                                        |vga_mem_d__2                                                   |   736|
|243   |                U0                                           |dist_mem_gen_v8_0_12__parameterized1__2                        |   736|
|244   |                  \synth_options.dist_mem_inst               |dist_mem_gen_v8_0_12_synth__parameterized0_0                   |   736|
|245   |                    \gen_sdp_ram.sdpram_inst                 |sdpram_1                                                       |   736|
|246   |              palette_mem                                    |vga_mem_d                                                      |   736|
|247   |                U0                                           |dist_mem_gen_v8_0_12__parameterized1                           |   736|
|248   |                  \synth_options.dist_mem_inst               |dist_mem_gen_v8_0_12_synth__parameterized0                     |   736|
|249   |                    \gen_sdp_ram.sdpram_inst                 |sdpram                                                         |   736|
|250   |              vga_timing                                     |vga_timing                                                     |   171|
+------+-------------------------------------------------------------+---------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:17 ; elapsed = 00:05:22 . Memory (MB): peak = 1365.238 ; gain = 983.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 495 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:43 ; elapsed = 00:05:10 . Memory (MB): peak = 1365.238 ; gain = 983.496
Synthesis Optimization Complete : Time (s): cpu = 00:05:18 ; elapsed = 00:05:22 . Memory (MB): peak = 1365.238 ; gain = 983.496
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4117 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1371.379 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3249 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  LDC => LDCE: 109 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 1080 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 2048 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
575 Infos, 191 Warnings, 60 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:25 ; elapsed = 00:05:31 . Memory (MB): peak = 1371.379 ; gain = 997.320
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1371.379 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tom/Desktop/VerilogBoy-Zedboard-PS-PL/VerilogBoy-Zedboard-PS-PL.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 15 21:07:39 2022...
