Source Block: hdl/library/axi_dmac/address_generator.v@111:125@HdlStmProcess
  end else if (addr_valid == 1'b0) begin
    enabled <= 1'b0;
  end
end

always @(posedge clk) begin
  if (bl_valid == 1'b1 && bl_ready == 1'b1) begin
    last_burst_len <= measured_last_burst_length;
  end
end

always @(posedge clk) begin
  if (addr_valid == 1'b0) begin
    last <= eot;
    if (eot == 1'b1) begin

Diff Content:
- 116 always @(posedge clk) begin
- 117   if (bl_valid == 1'b1 && bl_ready == 1'b1) begin
- 118     last_burst_len <= measured_last_burst_length;
- 120 end
+ 118   always @(posedge clk) begin
+ 118     if (bl_valid == 1'b1 && bl_ready == 1'b1) begin
+ 118       last_burst_len <= measured_last_burst_length;
+ 118     end

Clone Blocks:
