Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/student/Documents/group28Lab/FirstAssignmentStructural/top_isim_beh.exe -prj C:/Users/student/Documents/group28Lab/FirstAssignmentStructural/top_beh.prj work.top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/student/Documents/group28Lab/FirstAssignmentStructural/testBench.v" into library work
Analyzing Verilog file "C:/Users/student/Documents/group28Lab/FirstAssignmentStructural/fsm_struct.v" into library work
Analyzing Verilog file "C:/Users/student/Documents/group28Lab/FirstAssignmentStructural/top.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module stateTransFn_struct
Compiling module outputFn_struct
Compiling module d_latch
Compiling module sr_latch_gated
Compiling module d_flip_flop_edge_triggered
Compiling module fsm_struct
Compiling module testBench
Compiling module top
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable C:/Users/student/Documents/group28Lab/FirstAssignmentStructural/top_isim_beh.exe
Fuse Memory Usage: 27252 KB
Fuse CPU Usage: 420 ms
