{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 07 03:01:26 2016 " "Info: Processing started: Fri Oct 07 03:01:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DE2_70 -c DE2_70" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_70 EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"DE2_70\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:sdram_pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"sdram_pll:sdram_pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk0 10 3 0 0 " "Info: Implementing clock multiplication of 10, clock division of 3, and phase shift of 0 degrees (0 ps) for sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk1 10 3 -90 -1500 " "Info: Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk2 10 3 -90 -1500 " "Info: Implementing clock multiplication of 10, clock division of 3, and phase shift of -90 degrees (-1500 ps) for sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_PLL:u10\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"Audio_PLL:u10\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_PLL:u10\|altpll:altpll_component\|_clk0 15 22 0 0 " "Info: Implementing clock multiplication of 15, clock division of 22, and phase shift of 0 degrees (0 ps) for Audio_PLL:u10\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 " "Info: Atom \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a0\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a1\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a2\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a3\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a4\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a5\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a6\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a7\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a8\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a9\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a10\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a11\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a12\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a13\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a14\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15 clk1 GND " "Warning (15400): WYSIWYG primitive \"Sdram_Control_4Port:sdram0\|Sdram_FIFO:write_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|ram_block15a15\" has a port clk1 that is stuck at GND" {  } { { "db/altsyncram_drg1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_drg1.tdf" 39 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/altsyncram_1l81.tdf" 40 0 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/db/dcfifo_m2o1.tdf" 68 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/dcfifo.tdf" 187 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 312 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 443 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 7777 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 7778 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Info: Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "Info: set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_70.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'DE2_70.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "Info: No user constrained generated clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_PLL:u10\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node Audio_PLL:u10\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_PLL:u10|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 841 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2) " "Info: Automatically promoted node sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:sdram_pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 1492 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2) " "Info: Automatically promoted node sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk1 (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:sdram_pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 1492 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_2) " "Info: Automatically promoted node sdram_pll:sdram_pll0\|altpll:altpll_component\|_clk2 (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:sdram_pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 1492 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node iCLK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { iCLK_50 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "iCLK_50" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 4 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { iCLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 612 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CCD_MCLK  " "Info: Automatically promoted node CCD_MCLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[11\] " "Info: Destination node GPIO_1\[11\]" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CCD_MCLK~0 " "Info: Destination node CCD_MCLK~0" {  } { { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 274 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_MCLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4623 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oVGA_CLOCK " "Info: Destination node oVGA_CLOCK" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { oVGA_CLOCK } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "oVGA_CLOCK" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 125 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { oVGA_CLOCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 691 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 274 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CCD_MCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 2205 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_CCD_Config:u7\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node I2C_CCD_Config:u7\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "hardware/I2C_Controller.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/I2C_Controller.v" 61 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 3759 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_CCD_Config:u7\|mI2C_CTRL_CLK~0" {  } { { "hardware/I2C_CCD_Config.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/I2C_CCD_Config.v" 18 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 3998 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hardware/I2C_CCD_Config.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/I2C_CCD_Config.v" 18 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u7|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 995 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_AV_Config:u8\|mI2C_CTRL_CLK  " "Info: Automatically promoted node I2C_AV_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Info: Destination node I2C_AV_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "hardware/I2C_Controller.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/I2C_Controller.v" 61 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 3121 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_AV_Config:u8\|mI2C_CTRL_CLK~0 " "Info: Destination node I2C_AV_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "hardware/I2C_AV_Config.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 3315 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hardware/I2C_AV_Config.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/I2C_AV_Config.v" 16 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_AV_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 900 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:reset0\|oRST_0  " "Info: Automatically promoted node Reset_Delay:reset0\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|always3~0 " "Info: Destination node Sdram_Control_4Port:sdram0\|always3~0" {  } { { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|always3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 3700 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:reset0\|oRST_0~0 " "Info: Destination node Reset_Delay:reset0\|oRST_0~0" {  } { { "hardware/Reset_Delay.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Reset_Delay.v" 46 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:reset0|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 3723 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|rRD1_ADDR\[12\]~17 " "Info: Destination node Sdram_Control_4Port:sdram0\|rRD1_ADDR\[12\]~17" {  } { { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 465 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|rRD1_ADDR[12]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4258 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|rRD1_ADDR\[12\]~21 " "Info: Destination node Sdram_Control_4Port:sdram0\|rRD1_ADDR\[12\]~21" {  } { { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 465 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|rRD1_ADDR[12]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4263 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|rRD2_ADDR\[20\]~18 " "Info: Destination node Sdram_Control_4Port:sdram0\|rRD2_ADDR\[20\]~18" {  } { { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 465 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|rRD2_ADDR[20]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4271 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|rRD2_ADDR\[20\]~19 " "Info: Destination node Sdram_Control_4Port:sdram0\|rRD2_ADDR\[20\]~19" {  } { { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 465 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|rRD2_ADDR[20]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4272 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|rWR1_ADDR\[15\]~17 " "Info: Destination node Sdram_Control_4Port:sdram0\|rWR1_ADDR\[15\]~17" {  } { { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 465 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|rWR1_ADDR[15]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4275 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:sdram0\|rWR1_ADDR\[15\]~21 " "Info: Destination node Sdram_Control_4Port:sdram0\|rWR1_ADDR\[15\]~21" {  } { { "hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Sdram_Control_4Port/Sdram_Control_4Port.v" 465 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:sdram0|rWR1_ADDR[15]~21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 4280 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "hardware/Reset_Delay.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Reset_Delay.v" 46 -1 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:reset0|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 1756 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 I/O " "Extra Info: Packed 12 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:sdram_pll0\|altpll:altpll_component\|pll clk\[1\] oDRAM0_CLK " "Warning: PLL \"sdram_pll:sdram_pll0\|altpll:altpll_component\|pll\" output port clk\[1\] feeds output pin \"oDRAM0_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "hardware/sdram_pll.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/sdram_pll.v" 96 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 394 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 59 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sdram_pll:sdram_pll0\|altpll:altpll_component\|pll clk\[2\] oDRAM1_CLK " "Warning: PLL \"sdram_pll:sdram_pll0\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"oDRAM1_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "hardware/sdram_pll.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/sdram_pll.v" 96 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 394 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 60 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_PLL:u10\|altpll:altpll_component\|pll clk\[0\] oAUD_XCK " "Warning: PLL \"Audio_PLL:u10\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"oAUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "hardware/Audio_PLL.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/Audio_PLL.v" 79 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 474 0 0 } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 148 0 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Info: Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Info: Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X48_Y26 X59_Y38 " "Info: Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X48_Y26 to location X59_Y38" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "466 " "Warning: Found 466 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[16\] 0 " "Info: Pin \"DRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[17\] 0 " "Info: Pin \"DRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[18\] 0 " "Info: Pin \"DRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[19\] 0 " "Info: Pin \"DRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[20\] 0 " "Info: Pin \"DRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[21\] 0 " "Info: Pin \"DRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[22\] 0 " "Info: Pin \"DRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[23\] 0 " "Info: Pin \"DRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[24\] 0 " "Info: Pin \"DRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[25\] 0 " "Info: Pin \"DRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[26\] 0 " "Info: Pin \"DRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[27\] 0 " "Info: Pin \"DRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[28\] 0 " "Info: Pin \"DRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[29\] 0 " "Info: Pin \"DRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[30\] 0 " "Info: Pin \"DRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[31\] 0 " "Info: Pin \"DRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ15_AM1 0 " "Info: Pin \"FLASH_DQ15_AM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[0\] 0 " "Info: Pin \"SRAM_DPA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[1\] 0 " "Info: Pin \"SRAM_DPA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[2\] 0 " "Info: Pin \"SRAM_DPA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DPA\[3\] 0 " "Info: Pin \"SRAM_DPA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_FSPEED 0 " "Info: Pin \"OTG_FSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_LSPEED 0 " "Info: Pin \"OTG_LSPEED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBDAT 0 " "Info: Pin \"PS2_KBDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_KBCLK 0 " "Info: Pin \"PS2_KBCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSDAT 0 " "Info: Pin \"PS2_MSDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PS2_MSCLK 0 " "Info: Pin \"PS2_MSCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Info: Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Info: Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Info: Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Info: Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Info: Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Info: Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Info: Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Info: Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Info: Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Info: Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Info: Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Info: Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Info: Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Info: Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Info: Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Info: Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N1 0 " "Info: Pin \"GPIO_CLKOUT_N1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P1 0 " "Info: Pin \"GPIO_CLKOUT_P1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[0\] 0 " "Info: Pin \"FLASH_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[1\] 0 " "Info: Pin \"FLASH_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[2\] 0 " "Info: Pin \"FLASH_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[3\] 0 " "Info: Pin \"FLASH_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[4\] 0 " "Info: Pin \"FLASH_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[5\] 0 " "Info: Pin \"FLASH_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[6\] 0 " "Info: Pin \"FLASH_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[7\] 0 " "Info: Pin \"FLASH_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[8\] 0 " "Info: Pin \"FLASH_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[9\] 0 " "Info: Pin \"FLASH_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[10\] 0 " "Info: Pin \"FLASH_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[11\] 0 " "Info: Pin \"FLASH_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[12\] 0 " "Info: Pin \"FLASH_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[13\] 0 " "Info: Pin \"FLASH_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FLASH_DQ\[14\] 0 " "Info: Pin \"FLASH_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[16\] 0 " "Info: Pin \"SRAM_DQ\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[17\] 0 " "Info: Pin \"SRAM_DQ\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[18\] 0 " "Info: Pin \"SRAM_DQ\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[19\] 0 " "Info: Pin \"SRAM_DQ\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[20\] 0 " "Info: Pin \"SRAM_DQ\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[21\] 0 " "Info: Pin \"SRAM_DQ\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[22\] 0 " "Info: Pin \"SRAM_DQ\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[23\] 0 " "Info: Pin \"SRAM_DQ\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[24\] 0 " "Info: Pin \"SRAM_DQ\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[25\] 0 " "Info: Pin \"SRAM_DQ\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[26\] 0 " "Info: Pin \"SRAM_DQ\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[27\] 0 " "Info: Pin \"SRAM_DQ\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[28\] 0 " "Info: Pin \"SRAM_DQ\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[29\] 0 " "Info: Pin \"SRAM_DQ\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[30\] 0 " "Info: Pin \"SRAM_DQ\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[31\] 0 " "Info: Pin \"SRAM_DQ\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[0\] 0 " "Info: Pin \"OTG_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[1\] 0 " "Info: Pin \"OTG_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[2\] 0 " "Info: Pin \"OTG_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[3\] 0 " "Info: Pin \"OTG_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[4\] 0 " "Info: Pin \"OTG_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[5\] 0 " "Info: Pin \"OTG_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[6\] 0 " "Info: Pin \"OTG_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[7\] 0 " "Info: Pin \"OTG_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[8\] 0 " "Info: Pin \"OTG_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[9\] 0 " "Info: Pin \"OTG_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[10\] 0 " "Info: Pin \"OTG_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[11\] 0 " "Info: Pin \"OTG_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[12\] 0 " "Info: Pin \"OTG_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[13\] 0 " "Info: Pin \"OTG_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[14\] 0 " "Info: Pin \"OTG_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OTG_D\[15\] 0 " "Info: Pin \"OTG_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[0\] 0 " "Info: Pin \"LCD_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[1\] 0 " "Info: Pin \"LCD_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[2\] 0 " "Info: Pin \"LCD_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[3\] 0 " "Info: Pin \"LCD_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[4\] 0 " "Info: Pin \"LCD_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[5\] 0 " "Info: Pin \"LCD_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[6\] 0 " "Info: Pin \"LCD_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_D\[7\] 0 " "Info: Pin \"LCD_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Info: Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[0\] 0 " "Info: Pin \"ENET_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[1\] 0 " "Info: Pin \"ENET_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[2\] 0 " "Info: Pin \"ENET_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[3\] 0 " "Info: Pin \"ENET_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[4\] 0 " "Info: Pin \"ENET_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[5\] 0 " "Info: Pin \"ENET_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[6\] 0 " "Info: Pin \"ENET_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[7\] 0 " "Info: Pin \"ENET_D\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[8\] 0 " "Info: Pin \"ENET_D\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[9\] 0 " "Info: Pin \"ENET_D\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[10\] 0 " "Info: Pin \"ENET_D\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[11\] 0 " "Info: Pin \"ENET_D\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[12\] 0 " "Info: Pin \"ENET_D\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[13\] 0 " "Info: Pin \"ENET_D\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[14\] 0 " "Info: Pin \"ENET_D\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ENET_D\[15\] 0 " "Info: Pin \"ENET_D\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_N0 0 " "Info: Pin \"GPIO_CLKOUT_N0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_CLKOUT_P0 0 " "Info: Pin \"GPIO_CLKOUT_P0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Info: Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Info: Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Info: Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Info: Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Info: Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Info: Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Info: Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Info: Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Info: Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Info: Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Info: Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Info: Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Info: Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Info: Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Info: Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Info: Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[0\] 0 " "Info: Pin \"oHEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[1\] 0 " "Info: Pin \"oHEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[2\] 0 " "Info: Pin \"oHEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[3\] 0 " "Info: Pin \"oHEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[4\] 0 " "Info: Pin \"oHEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[5\] 0 " "Info: Pin \"oHEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_D\[6\] 0 " "Info: Pin \"oHEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX0_DP 0 " "Info: Pin \"oHEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[0\] 0 " "Info: Pin \"oHEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[1\] 0 " "Info: Pin \"oHEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[2\] 0 " "Info: Pin \"oHEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[3\] 0 " "Info: Pin \"oHEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[4\] 0 " "Info: Pin \"oHEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[5\] 0 " "Info: Pin \"oHEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_D\[6\] 0 " "Info: Pin \"oHEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX1_DP 0 " "Info: Pin \"oHEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[0\] 0 " "Info: Pin \"oHEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[1\] 0 " "Info: Pin \"oHEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[2\] 0 " "Info: Pin \"oHEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[3\] 0 " "Info: Pin \"oHEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[4\] 0 " "Info: Pin \"oHEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[5\] 0 " "Info: Pin \"oHEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_D\[6\] 0 " "Info: Pin \"oHEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX2_DP 0 " "Info: Pin \"oHEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[0\] 0 " "Info: Pin \"oHEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[1\] 0 " "Info: Pin \"oHEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[2\] 0 " "Info: Pin \"oHEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[3\] 0 " "Info: Pin \"oHEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[4\] 0 " "Info: Pin \"oHEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[5\] 0 " "Info: Pin \"oHEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_D\[6\] 0 " "Info: Pin \"oHEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX3_DP 0 " "Info: Pin \"oHEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[0\] 0 " "Info: Pin \"oHEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[1\] 0 " "Info: Pin \"oHEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[2\] 0 " "Info: Pin \"oHEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[3\] 0 " "Info: Pin \"oHEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[4\] 0 " "Info: Pin \"oHEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[5\] 0 " "Info: Pin \"oHEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_D\[6\] 0 " "Info: Pin \"oHEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX4_DP 0 " "Info: Pin \"oHEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[0\] 0 " "Info: Pin \"oHEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[1\] 0 " "Info: Pin \"oHEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[2\] 0 " "Info: Pin \"oHEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[3\] 0 " "Info: Pin \"oHEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[4\] 0 " "Info: Pin \"oHEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[5\] 0 " "Info: Pin \"oHEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_D\[6\] 0 " "Info: Pin \"oHEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX5_DP 0 " "Info: Pin \"oHEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[0\] 0 " "Info: Pin \"oHEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[1\] 0 " "Info: Pin \"oHEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[2\] 0 " "Info: Pin \"oHEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[3\] 0 " "Info: Pin \"oHEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[4\] 0 " "Info: Pin \"oHEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[5\] 0 " "Info: Pin \"oHEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_D\[6\] 0 " "Info: Pin \"oHEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX6_DP 0 " "Info: Pin \"oHEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[0\] 0 " "Info: Pin \"oHEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[1\] 0 " "Info: Pin \"oHEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[2\] 0 " "Info: Pin \"oHEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[3\] 0 " "Info: Pin \"oHEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[4\] 0 " "Info: Pin \"oHEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[5\] 0 " "Info: Pin \"oHEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_D\[6\] 0 " "Info: Pin \"oHEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oHEX7_DP 0 " "Info: Pin \"oHEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[0\] 0 " "Info: Pin \"oLEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[1\] 0 " "Info: Pin \"oLEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[2\] 0 " "Info: Pin \"oLEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[3\] 0 " "Info: Pin \"oLEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[4\] 0 " "Info: Pin \"oLEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[5\] 0 " "Info: Pin \"oLEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[6\] 0 " "Info: Pin \"oLEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[7\] 0 " "Info: Pin \"oLEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDG\[8\] 0 " "Info: Pin \"oLEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[0\] 0 " "Info: Pin \"oLEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[1\] 0 " "Info: Pin \"oLEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[2\] 0 " "Info: Pin \"oLEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[3\] 0 " "Info: Pin \"oLEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[4\] 0 " "Info: Pin \"oLEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[5\] 0 " "Info: Pin \"oLEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[6\] 0 " "Info: Pin \"oLEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[7\] 0 " "Info: Pin \"oLEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[8\] 0 " "Info: Pin \"oLEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[9\] 0 " "Info: Pin \"oLEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[10\] 0 " "Info: Pin \"oLEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[11\] 0 " "Info: Pin \"oLEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[12\] 0 " "Info: Pin \"oLEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[13\] 0 " "Info: Pin \"oLEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[14\] 0 " "Info: Pin \"oLEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[15\] 0 " "Info: Pin \"oLEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[16\] 0 " "Info: Pin \"oLEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLEDR\[17\] 0 " "Info: Pin \"oLEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_TXD 0 " "Info: Pin \"oUART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oUART_CTS 0 " "Info: Pin \"oUART_CTS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oIRDA_TXD 0 " "Info: Pin \"oIRDA_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[0\] 0 " "Info: Pin \"oDRAM0_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[1\] 0 " "Info: Pin \"oDRAM0_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[2\] 0 " "Info: Pin \"oDRAM0_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[3\] 0 " "Info: Pin \"oDRAM0_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[4\] 0 " "Info: Pin \"oDRAM0_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[5\] 0 " "Info: Pin \"oDRAM0_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[6\] 0 " "Info: Pin \"oDRAM0_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[7\] 0 " "Info: Pin \"oDRAM0_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[8\] 0 " "Info: Pin \"oDRAM0_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[9\] 0 " "Info: Pin \"oDRAM0_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[10\] 0 " "Info: Pin \"oDRAM0_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[11\] 0 " "Info: Pin \"oDRAM0_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_A\[12\] 0 " "Info: Pin \"oDRAM0_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[0\] 0 " "Info: Pin \"oDRAM1_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[1\] 0 " "Info: Pin \"oDRAM1_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[2\] 0 " "Info: Pin \"oDRAM1_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[3\] 0 " "Info: Pin \"oDRAM1_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[4\] 0 " "Info: Pin \"oDRAM1_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[5\] 0 " "Info: Pin \"oDRAM1_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[6\] 0 " "Info: Pin \"oDRAM1_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[7\] 0 " "Info: Pin \"oDRAM1_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[8\] 0 " "Info: Pin \"oDRAM1_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[9\] 0 " "Info: Pin \"oDRAM1_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[10\] 0 " "Info: Pin \"oDRAM1_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[11\] 0 " "Info: Pin \"oDRAM1_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_A\[12\] 0 " "Info: Pin \"oDRAM1_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_LDQM0 0 " "Info: Pin \"oDRAM0_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_LDQM0 0 " "Info: Pin \"oDRAM1_LDQM0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_UDQM1 0 " "Info: Pin \"oDRAM0_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_UDQM1 0 " "Info: Pin \"oDRAM1_UDQM1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_WE_N 0 " "Info: Pin \"oDRAM0_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_WE_N 0 " "Info: Pin \"oDRAM1_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CAS_N 0 " "Info: Pin \"oDRAM0_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CAS_N 0 " "Info: Pin \"oDRAM1_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_RAS_N 0 " "Info: Pin \"oDRAM0_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_RAS_N 0 " "Info: Pin \"oDRAM1_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CS_N 0 " "Info: Pin \"oDRAM0_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CS_N 0 " "Info: Pin \"oDRAM1_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[0\] 0 " "Info: Pin \"oDRAM0_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_BA\[1\] 0 " "Info: Pin \"oDRAM0_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[0\] 0 " "Info: Pin \"oDRAM1_BA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_BA\[1\] 0 " "Info: Pin \"oDRAM1_BA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CLK 0 " "Info: Pin \"oDRAM0_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CLK 0 " "Info: Pin \"oDRAM1_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM0_CKE 0 " "Info: Pin \"oDRAM0_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oDRAM1_CKE 0 " "Info: Pin \"oDRAM1_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[0\] 0 " "Info: Pin \"oFLASH_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[1\] 0 " "Info: Pin \"oFLASH_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[2\] 0 " "Info: Pin \"oFLASH_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[3\] 0 " "Info: Pin \"oFLASH_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[4\] 0 " "Info: Pin \"oFLASH_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[5\] 0 " "Info: Pin \"oFLASH_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[6\] 0 " "Info: Pin \"oFLASH_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[7\] 0 " "Info: Pin \"oFLASH_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[8\] 0 " "Info: Pin \"oFLASH_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[9\] 0 " "Info: Pin \"oFLASH_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[10\] 0 " "Info: Pin \"oFLASH_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[11\] 0 " "Info: Pin \"oFLASH_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[12\] 0 " "Info: Pin \"oFLASH_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[13\] 0 " "Info: Pin \"oFLASH_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[14\] 0 " "Info: Pin \"oFLASH_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[15\] 0 " "Info: Pin \"oFLASH_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[16\] 0 " "Info: Pin \"oFLASH_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[17\] 0 " "Info: Pin \"oFLASH_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[18\] 0 " "Info: Pin \"oFLASH_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[19\] 0 " "Info: Pin \"oFLASH_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[20\] 0 " "Info: Pin \"oFLASH_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_A\[21\] 0 " "Info: Pin \"oFLASH_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WE_N 0 " "Info: Pin \"oFLASH_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_RST_N 0 " "Info: Pin \"oFLASH_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_WP_N 0 " "Info: Pin \"oFLASH_WP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_BYTE_N 0 " "Info: Pin \"oFLASH_BYTE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_OE_N 0 " "Info: Pin \"oFLASH_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oFLASH_CE_N 0 " "Info: Pin \"oFLASH_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[0\] 0 " "Info: Pin \"oSRAM_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[1\] 0 " "Info: Pin \"oSRAM_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[2\] 0 " "Info: Pin \"oSRAM_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[3\] 0 " "Info: Pin \"oSRAM_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[4\] 0 " "Info: Pin \"oSRAM_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[5\] 0 " "Info: Pin \"oSRAM_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[6\] 0 " "Info: Pin \"oSRAM_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[7\] 0 " "Info: Pin \"oSRAM_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[8\] 0 " "Info: Pin \"oSRAM_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[9\] 0 " "Info: Pin \"oSRAM_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[10\] 0 " "Info: Pin \"oSRAM_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[11\] 0 " "Info: Pin \"oSRAM_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[12\] 0 " "Info: Pin \"oSRAM_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[13\] 0 " "Info: Pin \"oSRAM_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[14\] 0 " "Info: Pin \"oSRAM_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[15\] 0 " "Info: Pin \"oSRAM_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[16\] 0 " "Info: Pin \"oSRAM_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[17\] 0 " "Info: Pin \"oSRAM_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_A\[18\] 0 " "Info: Pin \"oSRAM_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSC_N 0 " "Info: Pin \"oSRAM_ADSC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADSP_N 0 " "Info: Pin \"oSRAM_ADSP_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_ADV_N 0 " "Info: Pin \"oSRAM_ADV_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[0\] 0 " "Info: Pin \"oSRAM_BE_N\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[1\] 0 " "Info: Pin \"oSRAM_BE_N\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[2\] 0 " "Info: Pin \"oSRAM_BE_N\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_BE_N\[3\] 0 " "Info: Pin \"oSRAM_BE_N\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE1_N 0 " "Info: Pin \"oSRAM_CE1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE2 0 " "Info: Pin \"oSRAM_CE2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CE3_N 0 " "Info: Pin \"oSRAM_CE3_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_CLK 0 " "Info: Pin \"oSRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_GW_N 0 " "Info: Pin \"oSRAM_GW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_OE_N 0 " "Info: Pin \"oSRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSRAM_WE_N 0 " "Info: Pin \"oSRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[0\] 0 " "Info: Pin \"oOTG_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_A\[1\] 0 " "Info: Pin \"oOTG_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_CS_N 0 " "Info: Pin \"oOTG_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_OE_N 0 " "Info: Pin \"oOTG_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_WE_N 0 " "Info: Pin \"oOTG_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_RESET_N 0 " "Info: Pin \"oOTG_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK0_N 0 " "Info: Pin \"oOTG_DACK0_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oOTG_DACK1_N 0 " "Info: Pin \"oOTG_DACK1_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_ON 0 " "Info: Pin \"oLCD_ON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_BLON 0 " "Info: Pin \"oLCD_BLON\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RW 0 " "Info: Pin \"oLCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_EN 0 " "Info: Pin \"oLCD_EN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oLCD_RS 0 " "Info: Pin \"oLCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSD_CLK 0 " "Info: Pin \"oSD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oI2C_SCLK 0 " "Info: Pin \"oI2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_CLOCK 0 " "Info: Pin \"oVGA_CLOCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_HS 0 " "Info: Pin \"oVGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_VS 0 " "Info: Pin \"oVGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_BLANK_N 0 " "Info: Pin \"oVGA_BLANK_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_SYNC_N 0 " "Info: Pin \"oVGA_SYNC_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[0\] 0 " "Info: Pin \"oVGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[1\] 0 " "Info: Pin \"oVGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[2\] 0 " "Info: Pin \"oVGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[3\] 0 " "Info: Pin \"oVGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[4\] 0 " "Info: Pin \"oVGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[5\] 0 " "Info: Pin \"oVGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[6\] 0 " "Info: Pin \"oVGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[7\] 0 " "Info: Pin \"oVGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[8\] 0 " "Info: Pin \"oVGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_R\[9\] 0 " "Info: Pin \"oVGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[0\] 0 " "Info: Pin \"oVGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[1\] 0 " "Info: Pin \"oVGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[2\] 0 " "Info: Pin \"oVGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[3\] 0 " "Info: Pin \"oVGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[4\] 0 " "Info: Pin \"oVGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[5\] 0 " "Info: Pin \"oVGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[6\] 0 " "Info: Pin \"oVGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[7\] 0 " "Info: Pin \"oVGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[8\] 0 " "Info: Pin \"oVGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_G\[9\] 0 " "Info: Pin \"oVGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[0\] 0 " "Info: Pin \"oVGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[1\] 0 " "Info: Pin \"oVGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[2\] 0 " "Info: Pin \"oVGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[3\] 0 " "Info: Pin \"oVGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[4\] 0 " "Info: Pin \"oVGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[5\] 0 " "Info: Pin \"oVGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[6\] 0 " "Info: Pin \"oVGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[7\] 0 " "Info: Pin \"oVGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[8\] 0 " "Info: Pin \"oVGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oVGA_B\[9\] 0 " "Info: Pin \"oVGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CMD 0 " "Info: Pin \"oENET_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CS_N 0 " "Info: Pin \"oENET_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOW_N 0 " "Info: Pin \"oENET_IOW_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_IOR_N 0 " "Info: Pin \"oENET_IOR_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_RESET_N 0 " "Info: Pin \"oENET_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oENET_CLK 0 " "Info: Pin \"oENET_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_DACDAT 0 " "Info: Pin \"oAUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oAUD_XCK 0 " "Info: Pin \"oAUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD1_RESET_N 0 " "Info: Pin \"oTD1_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oTD2_RESET_N 0 " "Info: Pin \"oTD2_RESET_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "187 " "Warning: Following 187 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Info: Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[16] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 403 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Info: Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[17] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 404 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Info: Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[18] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 405 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Info: Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[19] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 406 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Info: Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[20] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 407 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Info: Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[21] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 408 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Info: Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[22] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 409 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Info: Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[23] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 410 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Info: Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[24] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 411 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Info: Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[25] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 412 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Info: Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[26] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 413 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Info: Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[27] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 414 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Info: Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[28] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 415 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Info: Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[29] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 416 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Info: Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[30] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 417 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Info: Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { DRAM_DQ[31] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 42 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 418 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ15_AM1 a permanently disabled " "Info: Pin FLASH_DQ15_AM1 has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ15_AM1 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ15_AM1" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 65 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ15_AM1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 647 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[0\] a permanently disabled " "Info: Pin SRAM_DPA\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DPA[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 76 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 471 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[1\] a permanently disabled " "Info: Pin SRAM_DPA\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DPA[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 76 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 472 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[2\] a permanently disabled " "Info: Pin SRAM_DPA\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DPA[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 76 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 473 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DPA\[3\] a permanently disabled " "Info: Pin SRAM_DPA\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DPA[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DPA\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 76 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DPA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 474 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_FSPEED a permanently disabled " "Info: Pin OTG_FSPEED has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_FSPEED } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 96 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_FSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 669 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_LSPEED a permanently disabled " "Info: Pin OTG_LSPEED has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_LSPEED } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 97 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_LSPEED } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 670 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 113 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 682 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Info: Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 114 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 683 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBDAT a permanently disabled " "Info: Pin PS2_KBDAT has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { PS2_KBDAT } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 120 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 687 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_KBCLK a permanently disabled " "Info: Pin PS2_KBCLK has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { PS2_KBCLK } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 121 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_KBCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 688 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSDAT a permanently disabled " "Info: Pin PS2_MSDAT has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { PS2_MSDAT } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 122 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 689 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_MSCLK a permanently disabled " "Info: Pin PS2_MSCLK has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { PS2_MSCLK } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 123 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { PS2_MSCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 690 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 143 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 703 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Info: Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 546 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Info: Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 592 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Info: Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 593 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Info: Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 594 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Info: Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 595 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Info: Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 596 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Info: Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 597 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Info: Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 598 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Info: Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[23] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 599 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Info: Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 600 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Info: Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 601 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Info: Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 602 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Info: Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 603 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Info: Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 604 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Info: Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 605 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Info: Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 606 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Info: Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 607 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N1 a permanently disabled " "Info: Pin GPIO_CLKOUT_N1 has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_N1 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N1" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 169 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 723 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P1 a permanently disabled " "Info: Pin GPIO_CLKOUT_P1 has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_P1 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P1" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 171 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 724 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[0\] a permanently disabled " "Info: Pin FLASH_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 267 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[1\] a permanently disabled " "Info: Pin FLASH_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 268 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[2\] a permanently disabled " "Info: Pin FLASH_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 269 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[3\] a permanently disabled " "Info: Pin FLASH_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 270 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[4\] a permanently disabled " "Info: Pin FLASH_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 271 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[5\] a permanently disabled " "Info: Pin FLASH_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 272 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[6\] a permanently disabled " "Info: Pin FLASH_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 273 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[7\] a permanently disabled " "Info: Pin FLASH_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 274 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[8\] a permanently disabled " "Info: Pin FLASH_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[8\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 275 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[9\] a permanently disabled " "Info: Pin FLASH_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[9\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 276 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[10\] a permanently disabled " "Info: Pin FLASH_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[10\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 277 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[11\] a permanently disabled " "Info: Pin FLASH_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 278 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[12\] a permanently disabled " "Info: Pin FLASH_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[12\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 279 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[13\] a permanently disabled " "Info: Pin FLASH_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[13\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 280 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DQ\[14\] a permanently disabled " "Info: Pin FLASH_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { FLASH_DQ[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH_DQ\[14\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 64 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 281 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Info: Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 235 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Info: Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 236 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Info: Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 237 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Info: Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 238 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Info: Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 239 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Info: Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 240 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Info: Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 241 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Info: Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 242 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Info: Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 243 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Info: Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 244 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Info: Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 245 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Info: Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 246 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Info: Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 247 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Info: Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 248 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Info: Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 249 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Info: Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 250 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[16\] a permanently disabled " "Info: Pin SRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[16] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[16\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 251 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[17\] a permanently disabled " "Info: Pin SRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[17] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[17\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 252 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[18\] a permanently disabled " "Info: Pin SRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[18] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[18\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 253 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[19\] a permanently disabled " "Info: Pin SRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[19] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[19\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 254 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[20\] a permanently disabled " "Info: Pin SRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[20] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[20\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 255 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[21\] a permanently disabled " "Info: Pin SRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[21] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[21\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 256 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[22\] a permanently disabled " "Info: Pin SRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[22] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[22\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 257 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[23\] a permanently disabled " "Info: Pin SRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[23] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[23\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 258 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[24\] a permanently disabled " "Info: Pin SRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[24] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[24\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 259 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[25\] a permanently disabled " "Info: Pin SRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[25] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[25\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 260 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[26\] a permanently disabled " "Info: Pin SRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[26] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[26\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 261 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[27\] a permanently disabled " "Info: Pin SRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[27] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[27\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 262 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[28\] a permanently disabled " "Info: Pin SRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[28] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[28\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 263 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[29\] a permanently disabled " "Info: Pin SRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[29] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[29\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 264 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[30\] a permanently disabled " "Info: Pin SRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[30] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[30\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 265 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[31\] a permanently disabled " "Info: Pin SRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SRAM_DQ[31] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[31\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 75 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 266 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[0\] a permanently disabled " "Info: Pin OTG_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 219 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[1\] a permanently disabled " "Info: Pin OTG_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 220 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[2\] a permanently disabled " "Info: Pin OTG_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 221 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[3\] a permanently disabled " "Info: Pin OTG_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 222 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[4\] a permanently disabled " "Info: Pin OTG_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 223 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[5\] a permanently disabled " "Info: Pin OTG_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 224 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[6\] a permanently disabled " "Info: Pin OTG_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 225 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[7\] a permanently disabled " "Info: Pin OTG_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 226 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[8\] a permanently disabled " "Info: Pin OTG_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[8\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 227 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[9\] a permanently disabled " "Info: Pin OTG_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[9\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 228 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[10\] a permanently disabled " "Info: Pin OTG_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[10\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 229 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[11\] a permanently disabled " "Info: Pin OTG_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 230 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[12\] a permanently disabled " "Info: Pin OTG_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[12\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 231 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[13\] a permanently disabled " "Info: Pin OTG_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[13\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 232 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[14\] a permanently disabled " "Info: Pin OTG_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[14\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 233 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "OTG_D\[15\] a permanently disabled " "Info: Pin OTG_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { OTG_D[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_D\[15\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 90 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { OTG_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 234 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[0\] a permanently disabled " "Info: Pin LCD_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 211 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[1\] a permanently disabled " "Info: Pin LCD_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 212 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[2\] a permanently disabled " "Info: Pin LCD_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 213 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[3\] a permanently disabled " "Info: Pin LCD_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 214 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[4\] a permanently disabled " "Info: Pin LCD_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 215 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[5\] a permanently disabled " "Info: Pin LCD_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 216 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[6\] a permanently disabled " "Info: Pin LCD_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 217 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_D\[7\] a permanently disabled " "Info: Pin LCD_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { LCD_D[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_D\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 105 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 218 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Info: Pin SD_DAT has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 112 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 610 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[0\] a permanently disabled " "Info: Pin ENET_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 194 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[1\] a permanently disabled " "Info: Pin ENET_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 196 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[2\] a permanently disabled " "Info: Pin ENET_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 197 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[3\] a permanently disabled " "Info: Pin ENET_D\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 198 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[4\] a permanently disabled " "Info: Pin ENET_D\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[5\] a permanently disabled " "Info: Pin ENET_D\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 200 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[6\] a permanently disabled " "Info: Pin ENET_D\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[7\] a permanently disabled " "Info: Pin ENET_D\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 202 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[8\] a permanently disabled " "Info: Pin ENET_D\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[8\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[9\] a permanently disabled " "Info: Pin ENET_D\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[9\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 204 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[10\] a permanently disabled " "Info: Pin ENET_D\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[10\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[11\] a permanently disabled " "Info: Pin ENET_D\[11\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 206 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[12\] a permanently disabled " "Info: Pin ENET_D\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[12\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 207 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[13\] a permanently disabled " "Info: Pin ENET_D\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[13\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 208 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[14\] a permanently disabled " "Info: Pin ENET_D\[14\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[14\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 209 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_D\[15\] a permanently disabled " "Info: Pin ENET_D\[15\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ENET_D[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_D\[15\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 134 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ENET_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 210 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Info: Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 145 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 705 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Info: Pin AUD_BCLK has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 147 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 707 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently enabled " "Info: Pin GPIO_0\[1\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 547 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently enabled " "Info: Pin GPIO_0\[2\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 548 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently enabled " "Info: Pin GPIO_0\[3\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 549 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently enabled " "Info: Pin GPIO_0\[4\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 550 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently enabled " "Info: Pin GPIO_0\[5\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 551 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently enabled " "Info: Pin GPIO_0\[6\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 552 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently enabled " "Info: Pin GPIO_0\[7\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 553 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently enabled " "Info: Pin GPIO_0\[8\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 554 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently enabled " "Info: Pin GPIO_0\[9\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 555 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently enabled " "Info: Pin GPIO_0\[10\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 556 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently enabled " "Info: Pin GPIO_0\[11\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 557 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently enabled " "Info: Pin GPIO_0\[12\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 558 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently enabled " "Info: Pin GPIO_0\[13\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 559 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Info: Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 560 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Info: Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 561 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently enabled " "Info: Pin GPIO_0\[16\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 562 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently enabled " "Info: Pin GPIO_0\[17\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 563 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently enabled " "Info: Pin GPIO_0\[18\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 564 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently enabled " "Info: Pin GPIO_0\[19\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 565 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently enabled " "Info: Pin GPIO_0\[20\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 566 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently enabled " "Info: Pin GPIO_0\[21\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 567 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently enabled " "Info: Pin GPIO_0\[22\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 568 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently enabled " "Info: Pin GPIO_0\[23\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 569 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently enabled " "Info: Pin GPIO_0\[24\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 570 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently enabled " "Info: Pin GPIO_0\[25\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 571 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently enabled " "Info: Pin GPIO_0\[26\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 572 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently enabled " "Info: Pin GPIO_0\[27\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 573 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently enabled " "Info: Pin GPIO_0\[28\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 574 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently enabled " "Info: Pin GPIO_0\[29\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 195 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently enabled " "Info: Pin GPIO_0\[30\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 575 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently enabled " "Info: Pin GPIO_0\[31\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 161 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 576 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_N0 a permanently enabled " "Info: Pin GPIO_CLKOUT_N0 has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_N0 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_N0" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 164 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_N0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 719 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_CLKOUT_P0 a permanently enabled " "Info: Pin GPIO_CLKOUT_P0 has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_CLKOUT_P0 } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_CLKOUT_P0" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 165 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_CLKOUT_P0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 720 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Info: Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 577 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Info: Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 578 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Info: Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 579 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Info: Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 580 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Info: Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 581 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Info: Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 582 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Info: Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 583 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Info: Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 584 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Info: Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 585 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Info: Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 586 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Info: Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 587 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently enabled " "Info: Pin GPIO_1\[11\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Info: Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 588 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Info: Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 589 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently enabled " "Info: Pin GPIO_1\[14\] has a permanently enabled output enable" {  } { { "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "hardware/DE2_70.v" "" { Text "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/hardware/DE2_70.v" 166 0 0 } } { "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Admin/Desktop/DE2_70_D5M_VGA_MD/" { { 0 { 0 ""} 0 590 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Info: Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 07 03:02:23 2016 " "Info: Processing ended: Fri Oct 07 03:02:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Info: Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Info: Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
