<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 337</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:12px;font-family:Times;color:#0860a8;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page337-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_b5573232dd8f1481337.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">CPUID‚ÄîCPU&#160;Identification</p>
<p style="position:absolute;top:47px;left:638px;white-space:nowrap" class="ft01">INSTRUCTION&#160;SET&#160;REFERENCE,&#160;A-L</p>
<p style="position:absolute;top:1103px;left:763px;white-space:nowrap" class="ft00">Vol. 2A&#160;3-209</p>
<p style="position:absolute;top:674px;left:69px;white-space:nowrap" class="ft02">INPUT EAX =&#160;02H:&#160;TLB/Cache/Prefetch&#160;Information Returned in EAX,&#160;EBX,&#160;ECX,&#160;EDX</p>
<p style="position:absolute;top:699px;left:69px;white-space:nowrap" class="ft06">When CPUID&#160;executes with EAX set to&#160;02H, the processor&#160;returns information&#160;about the processor‚Äôs internal TLBs,&#160;<br/>cache and prefetch hardware&#160;in the&#160;EAX,&#160;EBX,&#160;ECX,&#160;and&#160;EDX registers. The information&#160;is reported&#160;in encoded form&#160;<br/>and fall&#160;into the&#160;following categories:</p>
<p style="position:absolute;top:754px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:754px;left:95px;white-space:nowrap" class="ft06">The&#160;least-significant byte&#160;in register&#160;EAX&#160;(register AL)&#160;will always return&#160;01H.&#160;Software should&#160;ignore&#160;this value&#160;<br/>and&#160;not interpret it&#160;as an informational descriptor.</p>
<p style="position:absolute;top:793px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:793px;left:95px;white-space:nowrap" class="ft06">The&#160;most significant&#160;bit (bit 31) of each register indicates whether&#160;the&#160;register&#160;contains&#160;valid information&#160;(set&#160;<br/>to&#160;0) or&#160;is reserved&#160;(set&#160;to 1).</p>
<p style="position:absolute;top:832px;left:69px;white-space:nowrap" class="ft04">‚Ä¢</p>
<p style="position:absolute;top:832px;left:95px;white-space:nowrap" class="ft06">If a&#160;register&#160;contains valid&#160;information,&#160;the information&#160;is contained&#160;in&#160;1 byte&#160;descriptors.&#160;There&#160;are four types&#160;<br/>of&#160;encoding values&#160;for the&#160;byte descriptor,&#160;the encoding&#160;type&#160;is noted in the&#160;second colu<a href="o_b5573232dd8f1481-338.html">mn of Table 3-12. Table&#160;<br/>3-12 lists the encoding of th</a>ese descriptors. Note that&#160;the order of&#160;descriptors in&#160;the EAX, EBX, ECX,&#160;and&#160;EDX&#160;<br/>registers&#160;is not defined;&#160;that&#160;is, specific&#160;bytes are&#160;not designated&#160;to&#160;contain&#160;descriptors for specific cache,&#160;<br/>prefetch,&#160;or&#160;TLB&#160;types. The descriptors&#160;may appear&#160;in any&#160;order.&#160;Note also a processor may report a&#160;general&#160;<br/>descriptor type&#160;(FFH) and&#160;not report any&#160;byte&#160;descriptor&#160;of ‚Äúcache type‚Äù via CPUID&#160;leaf 2.</p>
<p style="position:absolute;top:148px;left:86px;white-space:nowrap" class="ft03">21 DS&#160;</p>
<p style="position:absolute;top:148px;left:199px;white-space:nowrap" class="ft03">Debug Store.&#160;The processor&#160;supports the&#160;ability to write&#160;debug&#160;information into a&#160;memory resident buffer.&#160;</p>
<p style="position:absolute;top:164px;left:199px;white-space:nowrap" class="ft03">This&#160;feature&#160;is&#160;used&#160;by&#160;the branch&#160;trace store&#160;(BTS) and&#160;precise event-based sampling&#160;(PEBS)&#160;facilities&#160;(see&#160;</p>
<p style="position:absolute;top:181px;left:199px;white-space:nowrap" class="ft03"><a href="˛ˇ">Chapter 23,&#160;‚ÄúIntroduction&#160;to Virtual-Machine Extensions,‚Äù&#160;in</a>&#160;the<a href="˛ˇ">&#160;<i>Intel¬Æ&#160;64&#160;and IA-32&#160;Architectures Software&#160;</i></a></p>
<p style="position:absolute;top:198px;left:199px;white-space:nowrap" class="ft05"><a href="˛ˇ"><i>Developer‚Äôs Manual,&#160;Volume 3C</i></a>).</p>
<p style="position:absolute;top:222px;left:86px;white-space:nowrap" class="ft03">22 ACPI</p>
<p style="position:absolute;top:222px;left:199px;white-space:nowrap" class="ft03">Thermal Monitor&#160;and&#160;Software&#160;Controlled Clock&#160;Facilities.&#160;The processor&#160;implements internal&#160;MSRs that&#160;</p>
<p style="position:absolute;top:238px;left:199px;white-space:nowrap" class="ft03">allow processor temperature&#160;to&#160;be&#160;monitored and&#160;processor performance to&#160;be&#160;modulated&#160;in&#160;predefined&#160;duty&#160;</p>
<p style="position:absolute;top:254px;left:199px;white-space:nowrap" class="ft03">cycles under software control.</p>
<p style="position:absolute;top:279px;left:86px;white-space:nowrap" class="ft03">23 MMX</p>
<p style="position:absolute;top:279px;left:199px;white-space:nowrap" class="ft03">Intel MMX&#160;Technology.&#160;The processor supports the Intel MMX technology.</p>
<p style="position:absolute;top:303px;left:86px;white-space:nowrap" class="ft03">24 FXSR&#160;</p>
<p style="position:absolute;top:303px;left:199px;white-space:nowrap" class="ft03">FXSAVE&#160;and FXRSTOR Instructions.&#160;The&#160;FXSAVE&#160;and FXRSTOR instructions&#160;are supported for fast save and&#160;</p>
<p style="position:absolute;top:319px;left:199px;white-space:nowrap" class="ft03">restore of the floating point context.&#160;Presence of&#160;this&#160;bit also&#160;indicates&#160;that&#160;CR4.OSFXSR&#160;is&#160;available for&#160;an&#160;</p>
<p style="position:absolute;top:335px;left:199px;white-space:nowrap" class="ft03">operating&#160;system to indicate&#160;that&#160;it supports the FXSAVE&#160;and&#160;FXRSTOR&#160;instructions.</p>
<p style="position:absolute;top:360px;left:86px;white-space:nowrap" class="ft03">25 SSE&#160;</p>
<p style="position:absolute;top:360px;left:199px;white-space:nowrap" class="ft03">SSE.&#160;The processor&#160;supports&#160;the SSE&#160;extensions.</p>
<p style="position:absolute;top:384px;left:86px;white-space:nowrap" class="ft03">26 SSE2&#160;</p>
<p style="position:absolute;top:384px;left:199px;white-space:nowrap" class="ft03">SSE2.&#160;The processor&#160;supports&#160;the SSE2&#160;extensions.</p>
<p style="position:absolute;top:408px;left:86px;white-space:nowrap" class="ft03">27</p>
<p style="position:absolute;top:408px;left:124px;white-space:nowrap" class="ft03">SS</p>
<p style="position:absolute;top:408px;left:199px;white-space:nowrap" class="ft03">Self&#160;Snoop.&#160;The&#160;processor supports the&#160;management of&#160;conflicting memory types&#160;by&#160;performing&#160;a snoop of&#160;its&#160;</p>
<p style="position:absolute;top:424px;left:199px;white-space:nowrap" class="ft03">own cache structure for transactions issued to&#160;the bus.</p>
<p style="position:absolute;top:448px;left:86px;white-space:nowrap" class="ft03">28</p>
<p style="position:absolute;top:448px;left:124px;white-space:nowrap" class="ft03">HTT</p>
<p style="position:absolute;top:448px;left:199px;white-space:nowrap" class="ft03">Max APIC IDs reserved&#160;field&#160;is Valid.&#160;A&#160;value&#160;of&#160;0 for HTT indicates there is&#160;only a single logical processor in&#160;</p>
<p style="position:absolute;top:465px;left:199px;white-space:nowrap" class="ft03">the package and&#160;software&#160;should&#160;assume&#160;only a single APIC&#160;ID is reserved. A value&#160;of 1 for&#160;HTT&#160;indicates the&#160;</p>
<p style="position:absolute;top:481px;left:199px;white-space:nowrap" class="ft03">value&#160;in&#160;CPUID.1.EBX[23:16]&#160;(the&#160;Maximum&#160;number of&#160;addressable&#160;IDs for logical processors&#160;in&#160;this package)&#160;is&#160;</p>
<p style="position:absolute;top:498px;left:199px;white-space:nowrap" class="ft03">valid for the&#160;package.</p>
<p style="position:absolute;top:522px;left:86px;white-space:nowrap" class="ft03">29</p>
<p style="position:absolute;top:522px;left:124px;white-space:nowrap" class="ft03">TM</p>
<p style="position:absolute;top:522px;left:199px;white-space:nowrap" class="ft03">Thermal Monitor.&#160;The processor implements the thermal monitor automatic thermal control circuitry (TCC).</p>
<p style="position:absolute;top:546px;left:86px;white-space:nowrap" class="ft03">30</p>
<p style="position:absolute;top:546px;left:124px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:546px;left:199px;white-space:nowrap" class="ft03">Reserved</p>
<p style="position:absolute;top:570px;left:86px;white-space:nowrap" class="ft03">31</p>
<p style="position:absolute;top:570px;left:124px;white-space:nowrap" class="ft03">PBE</p>
<p style="position:absolute;top:570px;left:199px;white-space:nowrap" class="ft03">Pending Break&#160;Enable.&#160;The processor supports the&#160;use&#160;of&#160;the FERR#/PBE#&#160;pin when&#160;the&#160;processor is&#160;in&#160;the&#160;</p>
<p style="position:absolute;top:586px;left:199px;white-space:nowrap" class="ft03">stop-clock state (STPCLK# is&#160;asserted) to signal&#160;the processor&#160;that an interrupt&#160;is&#160;pending and&#160;that the&#160;</p>
<p style="position:absolute;top:603px;left:199px;white-space:nowrap" class="ft03">processor should return&#160;to&#160;normal operation&#160;to&#160;handle the interrupt. Bit 10 (PBE enable) in the&#160;</p>
<p style="position:absolute;top:619px;left:199px;white-space:nowrap" class="ft03">IA32_MISC_ENABLE&#160;MSR enables&#160;this&#160;capability.</p>
<p style="position:absolute;top:100px;left:187px;white-space:nowrap" class="ft02">Table 3-11.&#160;&#160;More&#160;on&#160;Feature Information&#160;Returned in the&#160;EDX&#160;Register&#160;(Contd.)</p>
<p style="position:absolute;top:124px;left:75px;white-space:nowrap" class="ft03">Bit #&#160;&#160;Mnemonic&#160;&#160;Description</p>
</div>
</body>
</html>
