


ARM Macro Assembler    Page 1 


    1 00000000         
    2 00000000         ; @author:      Ijaz Ahmad
    3 00000000         ;
    4 00000000         ; @warranty:   void
    5 00000000         ;
    6 00000000         ; @description: Accurate 500ms delay using Timers
    7 00000000         ;
    8 00000000         
    9 00000000         
   10 00000000         ; Timer-0 registers
   11 00000000 4003000C 
                       TIMER0CTL_REG
                               EQU              0x4003000C
   12 00000000 40030000 
                       TIMER0CFG_REG
                               EQU              0x40030000
   13 00000000 40030004 
                       TIMER0AMR_REG
                               EQU              0x40030004
   14 00000000 40030028 
                       TIMER0AIL_REG
                               EQU              0x40030028
   15 00000000 40030018 
                       TIMER0IMR_REG
                               EQU              0x40030018
   16 00000000 40030024 
                       TIMER0ICR_REG
                               EQU              0x40030024
   17 00000000         
   18 00000000 400FE604 
                       RCGCTIMER_REG
                               EQU              0x400FE604
   19 00000000         
   20 00000000         
   21 00000000         ; clock / bus control registers
   22 00000000 400FE108 
                       RCGC2GPIO_REG
                               EQU              0x400FE108
   23 00000000 400FE06C 
                       GPIOHBCTL_REG
                               EQU              0x400FE06C
   24 00000000         
   25 00000000         ; gpio registers
   26 00000000 40025400 
                       GPIOFDIR_APB_REG
                               EQU              0x40025400
   27 00000000 4002551C 
                       GPIOFDEN_APB_REG
                               EQU              0x4002551C
   28 00000000 40025008 
                       GPIOFDATA_APB_REG
                               EQU              0x40025008
   29 00000000 40025520 
                       GPIOFLOCK_APB_REG
                               EQU              0x40025520
   30 00000000 40025524 
                       GPIOFCR_APB_REG
                               EQU              0x40025524
   31 00000000 40025510 



ARM Macro Assembler    Page 2 


                       GPIOFPUR_APB_REG
                               EQU              0x40025510
   32 00000000 40025514 
                       GPIOFPDR_APB_REG
                               EQU              0x40025514
   33 00000000         
   34 00000000         ;NVIC Registers
   35 00000000 E000E100 
                       NVIC_EN0_REG
                               EQU              0xE000E100
   36 00000000         
   37 00000000         ; register values
   38 00000000 4C4F434B 
                       GPIO_UNLOCK_VAL
                               EQU              0x4C4F434B
   39 00000000 00F42400 
                       TIMER_DELAY_VAL
                               EQU              16000000
   40 00000000         
   41 00000000         
   42 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   43 00000000                 THUMB
   44 00000000                 ENTRY
   45 00000000                 EXPORT           Main
   46 00000000         Main
   47 00000000         
   48 00000000 F000 F826       BL               __gpio_config
   49 00000004         
   50 00000004 F000 F801       BL               __timer_init
   51 00000008         
   52 00000008 E7FE            B                .
   53 0000000A         
   54 0000000A         
   55 0000000A         __timer_init
   56 0000000A         
   57 0000000A         ;enable clock to Timer-0
   58 0000000A 4921            LDR              R1,  =RCGCTIMER_REG
   59 0000000C 6808            LDR              R0,  [R1]
   60 0000000E F040 0001       ORR              R0,  R0,  #0x1 ; set bit-0
   61 00000012 6008            STR              R0,  [R1]
   62 00000014         
   63 00000014         ; configure timer-A,B in concatenated mode for Timer-0
   64 00000014 491F            LDR              R1,  =TIMER0CFG_REG
   65 00000016 F04F 0000       MOV              R0,  #0
   66 0000001A 6008            STR              R0,  [R1]
   67 0000001C         
   68 0000001C         
   69 0000001C         ; periodic mode -> 500ms countinuous delay
   70 0000001C 491E            LDR              R1,  =TIMER0AMR_REG
   71 0000001E 6808            LDR              R0,     [R1]
   72 00000020 F020 0003       BIC              R0,     R0,     #0x3 ; clear th
                                                            e lower two bits
   73 00000024 F040 0002       ORR              R0,     R0,     #0x2 
                                                            ; set bit-1
   74 00000028 6008            STR              R0,  [R1]
   75 0000002A         
   76 0000002A         ; value to count for 500ms delay @16Mhz clock
   77 0000002A 491C            LDR              R1,  =TIMER0AIL_REG



ARM Macro Assembler    Page 3 


   78 0000002C 481C            LDR              R0,     =TIMER_DELAY_VAL
   79 0000002E 6008            STR              R0,  [R1]
   80 00000030         
   81 00000030         ; enable Interrupt for Timer-A 
   82 00000030 491C            LDR              R1,  =TIMER0IMR_REG
   83 00000032 6808            LDR              R0,  [R1]
   84 00000034 F040 0001       ORR              R0,  R0,  #0x1 ; set bit-0
   85 00000038 6008            STR              R0,  [R1]
   86 0000003A         
   87 0000003A         ; 16/32-Bit Timer 0A at NVIC side
   88 0000003A         ; assuming the core in previllaged mode
   89 0000003A 491B            LDR              R1,     =NVIC_EN0_REG
   90 0000003C F04F 0201       MOV              R2,     #0x1
   91 00000040 04D2            LSLS             R2,     R2,     #19
   92 00000042 600A            STR              R2,     [R1]
   93 00000044         
   94 00000044         ; enable  Timer-0 before configuration
   95 00000044 4919            LDR              R1,  =TIMER0CTL_REG
   96 00000046 6808            LDR              R0,  [R1]
   97 00000048 F040 0001       ORR              R0,     R0,     #0x1 
                                                            ; set bit-0    
   98 0000004C 6008            STR              R0,  [R1]
   99 0000004E         
  100 0000004E 4770            BX               LR
  101 00000050         
  102 00000050         
  103 00000050         __gpio_config
  104 00000050         
  105 00000050         ; use APB bus for GPIOF
  106 00000050 4917            LDR              R1,     =GPIOHBCTL_REG
  107 00000052 6808            LDR              R0,     [R1]
  108 00000054 F000 001F       AND              R0,     R0,     #0x1F 
                                                            ; clear bit-5
  109 00000058 6008            STR              R0,     [R1]
  110 0000005A         
  111 0000005A         ; enable clock to GPIO-F
  112 0000005A 4916            LDR              R1,     =RCGC2GPIO_REG
  113 0000005C 6808            LDR              R0,     [R1]
  114 0000005E F040 0020       ORR              R0,     R0,     #0x20
  115 00000062 6008            STR              R0,     [R1]
  116 00000064         
  117 00000064         ; unlock GPIOCR Register for write access
  118 00000064 4914            LDR              R1,     =GPIOFLOCK_APB_REG
  119 00000066 4815            LDR              R0,     =GPIO_UNLOCK_VAL
  120 00000068 6008            STR              R0,     [R1]
  121 0000006A         
  122 0000006A         ; unlock GPIOAFSEL, GPIOPUR, GPIOPDR, and GPIODEN for PF
                       .1
  123 0000006A 4915            LDR              R1,     =GPIOFCR_APB_REG
  124 0000006C 6808            LDR              R0,     [R1]
  125 0000006E F040 0002       ORR              R0,     R0,     #0x02
  126 00000072 6008            STR              R0,     [R1]
  127 00000074         
  128 00000074         ; set PF.1 direction as output
  129 00000074 4913            LDR              R1,     =GPIOFDIR_APB_REG
  130 00000076 F04F 0002       MOV              R0,     #0x02
  131 0000007A 6008            STR              R0,     [R1]
  132 0000007C         
  133 0000007C         ; enable digital functionality for PF.1



ARM Macro Assembler    Page 4 


  134 0000007C 4912            LDR              R1,     =GPIOFDEN_APB_REG
  135 0000007E F04F 0002       MOV              R0,     #0x02
  136 00000082 6008            STR              R0,     [R1]
  137 00000084         
  138 00000084         
  139 00000084         ; lock GPIOCR Register for write access
  140 00000084 490C            LDR              R1,     =GPIOFLOCK_APB_REG
  141 00000086 F04F 0000       MOV              R0,     #0
  142 0000008A 6008            STR              R0,     [R1]
  143 0000008C         
  144 0000008C 4770            BX               LR
  145 0000008E         
  146 0000008E 00 00           ALIGN
  147 00000090         
  148 00000090         
  149 00000090 400FE604 
              40030000 
              40030004 
              40030028 
              00F42400 
              40030018 
              E000E100 
              4003000C 
              400FE06C 
              400FE108 
              40025520 
              4C4F434B 
              40025524 
              40025400 
              4002551C         AREA             |.text|, CODE, READONLY
  150 000000CC         
  151 000000CC         
  152 000000CC         
  153 000000CC         TIMER0A_Handler
                               PROC
  154 000000CC         
  155 000000CC                 EXPORT           TIMER0A_Handler
  156 000000CC         
  157 000000CC         ; clear the interrupt
  158 000000CC 4905            LDR              R1,     =TIMER0ICR_REG
  159 000000CE 6808            LDR              R0,     [R1]
  160 000000D0 F040 0001       ORR              R0,     R0,     #0x1 
                                                            ; set bit-0
  161 000000D4 6008            STR              R0,     [R1]
  162 000000D6         
  163 000000D6         ; read data register value for PF.1
  164 000000D6 4904            LDR              R1,  =GPIOFDATA_APB_REG
  165 000000D8 6808            LDR              R0,  [R1]
  166 000000DA F080 0002       EOR              R0,  R0,  #0x2
  167 000000DE 6008            STR              R0,  [R1]
  168 000000E0         
  169 000000E0 4770            BX               LR
  170 000000E2                 ENDP
  171 000000E2         
  172 000000E2 00 00           ALIGN
  173 000000E4                 END
              40030024 
              40025008 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int



ARM Macro Assembler    Page 5 


erwork --depend=.\objects\main.d -o.\objects\main.o -I.\RTE\_Timers -Ie:\Keil_v
5\ARM\PACK\ARM\CMSIS\5.3.0\CMSIS\Include -Ie:\Keil_v5\ARM\PACK\Keil\TM4C_DFP\1.
1.0\Device\Include\TM4C123 --predefine="__UVISION_VERSION SETA 523" --predefine
="_RTE_ SETA 1" --predefine="TM4C123GH6PM SETA 1" --list=.\listings\main.lst ma
in.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 42 in file main.s
   Uses
      None
Comment: .text unused
Main 00000000

Symbol: Main
   Definitions
      At line 46 in file main.s
   Uses
      At line 45 in file main.s
Comment: Main used once
TIMER0A_Handler 000000CC

Symbol: TIMER0A_Handler
   Definitions
      At line 153 in file main.s
   Uses
      At line 155 in file main.s
Comment: TIMER0A_Handler used once
__gpio_config 00000050

Symbol: __gpio_config
   Definitions
      At line 103 in file main.s
   Uses
      At line 48 in file main.s
Comment: __gpio_config used once
__timer_init 0000000A

Symbol: __timer_init
   Definitions
      At line 55 in file main.s
   Uses
      At line 50 in file main.s
Comment: __timer_init used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

GPIOFCR_APB_REG 40025524

Symbol: GPIOFCR_APB_REG
   Definitions
      At line 30 in file main.s
   Uses
      At line 123 in file main.s
Comment: GPIOFCR_APB_REG used once
GPIOFDATA_APB_REG 40025008

Symbol: GPIOFDATA_APB_REG
   Definitions
      At line 28 in file main.s
   Uses
      At line 164 in file main.s
Comment: GPIOFDATA_APB_REG used once
GPIOFDEN_APB_REG 4002551C

Symbol: GPIOFDEN_APB_REG
   Definitions
      At line 27 in file main.s
   Uses
      At line 134 in file main.s
Comment: GPIOFDEN_APB_REG used once
GPIOFDIR_APB_REG 40025400

Symbol: GPIOFDIR_APB_REG
   Definitions
      At line 26 in file main.s
   Uses
      At line 129 in file main.s
Comment: GPIOFDIR_APB_REG used once
GPIOFLOCK_APB_REG 40025520

Symbol: GPIOFLOCK_APB_REG
   Definitions
      At line 29 in file main.s
   Uses
      At line 118 in file main.s
      At line 140 in file main.s

GPIOFPDR_APB_REG 40025514

Symbol: GPIOFPDR_APB_REG
   Definitions
      At line 32 in file main.s
   Uses
      None
Comment: GPIOFPDR_APB_REG unused
GPIOFPUR_APB_REG 40025510

Symbol: GPIOFPUR_APB_REG
   Definitions
      At line 31 in file main.s
   Uses
      None
Comment: GPIOFPUR_APB_REG unused
GPIOHBCTL_REG 400FE06C




ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols

Symbol: GPIOHBCTL_REG
   Definitions
      At line 23 in file main.s
   Uses
      At line 106 in file main.s
Comment: GPIOHBCTL_REG used once
GPIO_UNLOCK_VAL 4C4F434B

Symbol: GPIO_UNLOCK_VAL
   Definitions
      At line 38 in file main.s
   Uses
      At line 119 in file main.s
Comment: GPIO_UNLOCK_VAL used once
NVIC_EN0_REG E000E100

Symbol: NVIC_EN0_REG
   Definitions
      At line 35 in file main.s
   Uses
      At line 89 in file main.s
Comment: NVIC_EN0_REG used once
RCGC2GPIO_REG 400FE108

Symbol: RCGC2GPIO_REG
   Definitions
      At line 22 in file main.s
   Uses
      At line 112 in file main.s
Comment: RCGC2GPIO_REG used once
RCGCTIMER_REG 400FE604

Symbol: RCGCTIMER_REG
   Definitions
      At line 18 in file main.s
   Uses
      At line 58 in file main.s
Comment: RCGCTIMER_REG used once
TIMER0AIL_REG 40030028

Symbol: TIMER0AIL_REG
   Definitions
      At line 14 in file main.s
   Uses
      At line 77 in file main.s
Comment: TIMER0AIL_REG used once
TIMER0AMR_REG 40030004

Symbol: TIMER0AMR_REG
   Definitions
      At line 13 in file main.s
   Uses
      At line 70 in file main.s
Comment: TIMER0AMR_REG used once
TIMER0CFG_REG 40030000

Symbol: TIMER0CFG_REG
   Definitions
      At line 12 in file main.s



ARM Macro Assembler    Page 3 Alphabetic symbol ordering
Absolute symbols

   Uses
      At line 64 in file main.s
Comment: TIMER0CFG_REG used once
TIMER0CTL_REG 4003000C

Symbol: TIMER0CTL_REG
   Definitions
      At line 11 in file main.s
   Uses
      At line 95 in file main.s
Comment: TIMER0CTL_REG used once
TIMER0ICR_REG 40030024

Symbol: TIMER0ICR_REG
   Definitions
      At line 16 in file main.s
   Uses
      At line 158 in file main.s
Comment: TIMER0ICR_REG used once
TIMER0IMR_REG 40030018

Symbol: TIMER0IMR_REG
   Definitions
      At line 15 in file main.s
   Uses
      At line 82 in file main.s
Comment: TIMER0IMR_REG used once
TIMER_DELAY_VAL 00F42400

Symbol: TIMER_DELAY_VAL
   Definitions
      At line 39 in file main.s
   Uses
      At line 78 in file main.s
Comment: TIMER_DELAY_VAL used once
19 symbols
362 symbols in table
