import{_ as i,o as a,c as t,ae as o}from"./chunks/framework.Dk94_bKO.js";const m=JSON.parse('{"title":"Simulator Optimization Algorithms","description":"","frontmatter":{},"headers":[],"relativePath":"internals/optimizations.md","filePath":"internals/optimizations.md"}'),n={name:"internals/optimizations.md"};function r(s,e,l,d,c,u){return a(),t("div",null,[...e[0]||(e[0]=[o('<h1 id="simulator-optimization-algorithms" tabindex="-1">Simulator Optimization Algorithms <a class="header-anchor" href="#simulator-optimization-algorithms" aria-label="Permalink to &quot;Simulator Optimization Algorithms&quot;">​</a></h1><p>Celox applies optimizations across multiple layers from compile time to runtime to accelerate simulation.</p><h2 id="_1-logic-layer-slt-optimizations" tabindex="-1">1. Logic Layer (SLT) Optimizations <a class="header-anchor" href="#_1-logic-layer-slt-optimizations" aria-label="Permalink to &quot;1. Logic Layer (SLT) Optimizations&quot;">​</a></h2><p>These optimizations are applied during the stage where RTL logic expressions are analyzed.</p><h3 id="_1-1-global-hash-consing" tabindex="-1">1.1 Global Hash Consing <a class="header-anchor" href="#_1-1-global-hash-consing" aria-label="Permalink to &quot;1.1 Global Hash Consing&quot;">​</a></h3><p>Expressions (<code>SLTNode</code>) with identical logical structure are deduplicated into shared instances across all modules and all <code>always_comb</code> blocks. This reduces memory usage and improves the efficiency of subsequent hoisting.</p><h3 id="_1-2-topological-hoisting" tabindex="-1">1.2 Topological Hoisting <a class="header-anchor" href="#_1-2-topological-hoisting" aria-label="Permalink to &quot;1.2 Topological Hoisting&quot;">​</a></h3><p>Shared subexpressions referenced multiple times are moved forward in the instruction sequence so they are evaluated only once at the beginning of the simulation cycle. This significantly reduces redundant <code>Load</code> instructions and the number of operations.</p><h2 id="_2-structural-layer-sir-optimizations" tabindex="-1">2. Structural Layer (SIR) Optimizations <a class="header-anchor" href="#_2-structural-layer-sir-optimizations" aria-label="Permalink to &quot;2. Structural Layer (SIR) Optimizations&quot;">​</a></h2><p>These are pass-based optimizations applied to the generated instruction sequence (SIR).</p><h3 id="_2-1-load-store-coalescing" tabindex="-1">2.1 Load/Store Coalescing <a class="header-anchor" href="#_2-1-load-store-coalescing" aria-label="Permalink to &quot;2.1 Load/Store Coalescing&quot;">​</a></h3><ul><li><strong>Load Coalescing</strong>: Merges multiple <code>Load</code> operations to adjacent bit ranges at the same address into a single wider <code>Load</code>.</li><li><strong>Store Coalescing</strong>: Combines writes to consecutive bit ranges at the same address using a <code>Concat</code> instruction, then executes them as a single <code>Store</code>.</li></ul><h3 id="_2-2-redundant-load-elimination-rle-forwarding" tabindex="-1">2.2 Redundant Load Elimination (RLE / Forwarding) <a class="header-anchor" href="#_2-2-redundant-load-elimination-rle-forwarding" aria-label="Permalink to &quot;2.2 Redundant Load Elimination (RLE / Forwarding)&quot;">​</a></h3><p>Tracks values that have been loaded into registers or stored, and eliminates reloads to the same address by reusing the existing register value.</p><h3 id="_2-3-commit-optimization" tabindex="-1">2.3 Commit Optimization <a class="header-anchor" href="#_2-3-commit-optimization" aria-label="Permalink to &quot;2.3 Commit Optimization&quot;">​</a></h3><ul><li><strong>Commit Sinking</strong>: Pushes <code>Commit</code> instructions in merge blocks down into preceding <code>Store</code> instructions to combine them.</li><li><strong>Inline Forwarding</strong>: Replaces generated <code>Commit</code> instructions with direct <code>Store</code> instructions where possible, eliminating unnecessary copies between buffers.</li></ul><h3 id="_2-4-dead-store-elimination" tabindex="-1">2.4 Dead Store Elimination <a class="header-anchor" href="#_2-4-dead-store-elimination" aria-label="Permalink to &quot;2.4 Dead Store Elimination&quot;">​</a></h3><p>Detects and removes writes to the Working region that are never referenced.</p><h3 id="_2-5-instruction-scheduling" tabindex="-1">2.5 Instruction Scheduling <a class="header-anchor" href="#_2-5-instruction-scheduling" aria-label="Permalink to &quot;2.5 Instruction Scheduling&quot;">​</a></h3><p>Reorders instructions while preserving inter-instruction dependencies (RAW/WAR/WAW), taking into account processor execution ports and memory latency.</p><h2 id="_3-execution-layer-behavioral-optimizations" tabindex="-1">3. Execution Layer (Behavioral) Optimizations <a class="header-anchor" href="#_3-execution-layer-behavioral-optimizations" aria-label="Permalink to &quot;3. Execution Layer (Behavioral) Optimizations&quot;">​</a></h2><p>These are dynamic optimizations applied in the simulator&#39;s execution loop.</p><h3 id="_3-1-silent-edge-skipping" tabindex="-1">3.1 Silent Edge Skipping <a class="header-anchor" href="#_3-1-silent-edge-skipping" aria-label="Permalink to &quot;3.1 Silent Edge Skipping&quot;">​</a></h3><p>When events such as clock signals occur but the signal value has not changed, or the trigger condition (rising/falling edge) is not met, evaluation of dependent flip-flops and re-evaluation of associated combinational logic are skipped.</p><h3 id="_3-2-multi-phase-evaluation-separation-of-evaluation-and-update" tabindex="-1">3.2 Multi-Phase Evaluation (Separation of Evaluation and Update) <a class="header-anchor" href="#_3-2-multi-phase-evaluation-separation-of-evaluation-and-update" aria-label="Permalink to &quot;3.2 Multi-Phase Evaluation (Separation of Evaluation and Update)&quot;">​</a></h3><p>When multiple events are triggered simultaneously, all evaluations are performed based on the current values in the Stable region, followed by a bulk update. This guarantees consistent simulation results independent of the order in which events occur.</p>',26)])])}const p=i(n,[["render",r]]);export{m as __pageData,p as default};
