$date
	Sun Oct 13 19:15:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestAdd $end
$var wire 8 ! result [7:0] $end
$var reg 8 " data1 [7:0] $end
$var reg 8 # data2 [7:0] $end
$scope module add $end
$var wire 8 $ data1 [7:0] $end
$var wire 8 % data2 [7:0] $end
$var wire 8 & result [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
bx $
bx #
bx "
bx !
$end
#1
b11100 !
b11100 &
b11 #
b11 %
b11001 "
b11001 $
#2
b1000 #
b1000 %
b1001 !
b1001 &
b1 "
b1 $
#3
b11111011 #
b11111011 %
b11111101 !
b11111101 &
b10 "
b10 $
#4
b11111110 #
b11111110 %
b100 !
b100 &
b110 "
b110 $
#9
