{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1657924830913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1657924830914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 15 18:40:30 2022 " "Processing started: Fri Jul 15 18:40:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1657924830914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924830914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab4 -c LogicalStep_Lab4_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924830914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1657924831301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab4_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logicalstep_lab4_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicalStep_Lab4_top-Circuit " "Found design unit 1: LogicalStep_Lab4_top-Circuit" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842438 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab4_top " "Found entity 1: LogicalStep_Lab4_top" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file segment7_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment7_mux-syn " "Found design unit 1: segment7_mux-syn" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/segment7_mux.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842442 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment7_mux " "Found entity 1: segment7_mux" {  } { { "segment7_mux.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/segment7_mux.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Found design unit 1: SevenSegment-Behavioral" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/SevenSegment.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842447 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Found entity 1: SevenSegment" {  } { { "SevenSegment.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/SevenSegment.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_machine_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Extender-SM " "Found design unit 1: State_Machine_Extender-SM" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842452 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Extender " "Found entity 1: State_Machine_Extender" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grappler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grappler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 State_Machine_Grabber-SM " "Found design unit 1: State_Machine_Grabber-SM" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842456 ""} { "Info" "ISGN_ENTITY_NAME" "1 State_Machine_Grabber " "Found entity 1: State_Machine_Grabber" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bidir_shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bidir_shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bidir_shift_reg-one " "Found design unit 1: Bidir_shift_reg-one" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842460 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bidir_shift_reg " "Found entity 1: Bidir_shift_reg" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shift_Register-SR " "Found design unit 1: Shift_Register-SR" {  } { { "register.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/register.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842464 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shift_Register " "Found entity 1: Shift_Register" {  } { { "register.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "updownbinarycounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file updownbinarycounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 U_D_Bin_Counter4bit-one " "Found design unit 1: U_D_Bin_Counter4bit-one" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842473 ""} { "Info" "ISGN_ENTITY_NAME" "1 U_D_Bin_Counter4bit " "Found entity 1: U_D_Bin_Counter4bit" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_motion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_motion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Component_Motion-LOGIC " "Found design unit 1: Component_Motion-LOGIC" {  } { { "Comp_Motion.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Comp_Motion.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842478 ""} { "Info" "ISGN_ENTITY_NAME" "1 Component_Motion " "Found entity 1: Component_Motion" {  } { { "Comp_Motion.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Comp_Motion.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xymotion2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xymotion2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XYMotion_Component_2-SM " "Found design unit 1: XYMotion_Component_2-SM" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842482 ""} { "Info" "ISGN_ENTITY_NAME" "1 XYMotion_Component_2 " "Found entity 1: XYMotion_Component_2" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842482 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/XYMotionFinal.vhd " "Can't analyze file -- file output_files/XYMotionFinal.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1657924842488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xymotionfinal2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xymotionfinal2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XYMotion-Circuit " "Found design unit 1: XYMotion-Circuit" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842493 ""} { "Info" "ISGN_ENTITY_NAME" "1 XYMotion " "Found entity 1: XYMotion" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab4_top " "Elaborating entity \"LogicalStep_Lab4_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1657924842570 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[7..6\] LogicalStep_Lab4_top.vhd(11) " "Using initial value X (don't care) for net \"leds\[7..6\]\" at LogicalStep_Lab4_top.vhd(11)" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842579 "|LogicalStep_Lab4_top"}
{ "Warning" "WSGN_SEARCH_FILE" "clock_source.vhd 2 1 " "Using design file clock_source.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock_Source-rtl " "Found design unit 1: Clock_Source-rtl" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842594 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock_Source " "Found entity 1: Clock_Source" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842594 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657924842594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Source Clock_Source:Clock_Selector " "Elaborating entity \"Clock_Source\" for hierarchy \"Clock_Source:Clock_Selector\"" {  } { { "LogicalStep_Lab4_top.vhd" "Clock_Selector" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842595 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_input clock_source.vhd(44) " "VHDL Process Statement warning at clock_source.vhd(44): signal \"clk_input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842599 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_2hz clock_source.vhd(46) " "VHDL Process Statement warning at clock_source.vhd(46): signal \"clk_2hz\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "clock_source.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/clock_source.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842599 "|LogicalStep_Lab4_top|Clock_Source:Clock_Selector"}
{ "Warning" "WSGN_SEARCH_FILE" "synch_inverter.vhd 2 1 " "Using design file synch_inverter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synch_inverter-synchronize " "Found design unit 1: synch_inverter-synchronize" {  } { { "synch_inverter.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/synch_inverter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842613 ""} { "Info" "ISGN_ENTITY_NAME" "1 Synch_inverter " "Found entity 1: Synch_inverter" {  } { { "synch_inverter.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/synch_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657924842613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Synch_inverter Synch_inverter:INST1 " "Elaborating entity \"Synch_inverter\" for hierarchy \"Synch_inverter:INST1\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST1" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "U_D_Bin_Counter4bit U_D_Bin_Counter4bit:INST2 " "Elaborating entity \"U_D_Bin_Counter4bit\" for hierarchy \"U_D_Bin_Counter4bit:INST2\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST2" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842621 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ud_bin_counter updownbinarycounter.vhd(39) " "VHDL Process Statement warning at updownbinarycounter.vhd(39): signal \"ud_bin_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "updownbinarycounter.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/updownbinarycounter.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842628 "|LogicalStep_Lab4_top|U_D_Bin_Counter4bit:INST2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Register Shift_Register:INST4 " "Elaborating entity \"Shift_Register\" for hierarchy \"Shift_Register:INST4\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST4" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842630 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers register.vhd(32) " "VHDL Process Statement warning at register.vhd(32): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "register.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/register.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842640 "|LogicalStep_Lab4_top|Shift_Register:INST7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYMotion XYMotion:INST6 " "Elaborating entity \"XYMotion\" for hierarchy \"XYMotion:INST6\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST6" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842641 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Capture_X XYMotionFinal2.vhd(32) " "Verilog HDL or VHDL warning at XYMotionFinal2.vhd(32): object \"Capture_X\" assigned a value but never read" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657924842646 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Capture_Y XYMotionFinal2.vhd(33) " "Verilog HDL or VHDL warning at XYMotionFinal2.vhd(33): object \"Capture_Y\" assigned a value but never read" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1657924842646 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_ext_en XYMotionFinal2.vhd(46) " "VHDL Process Statement warning at XYMotionFinal2.vhd(46): signal \"X_ext_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842646 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_ext_en XYMotionFinal2.vhd(46) " "VHDL Process Statement warning at XYMotionFinal2.vhd(46): signal \"Y_ext_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842647 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "motion XYMotionFinal2.vhd(53) " "VHDL Process Statement warning at XYMotionFinal2.vhd(53): signal \"motion\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842647 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X_error XYMotionFinal2.vhd(60) " "VHDL Process Statement warning at XYMotionFinal2.vhd(60): signal \"X_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842647 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y_error XYMotionFinal2.vhd(60) " "VHDL Process Statement warning at XYMotionFinal2.vhd(60): signal \"Y_error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "XYMotionFinal2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842647 "|LogicalStep_Lab4_top|XYMotion:INST6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XYMotion_Component_2 XYMotion:INST6\|XYMotion_Component_2:INST1 " "Elaborating entity \"XYMotion_Component_2\" for hierarchy \"XYMotion:INST6\|XYMotion_Component_2:INST1\"" {  } { { "XYMotionFinal2.vhd" "INST1" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotionFinal2.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842648 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state XYMotion2.vhd(45) " "VHDL Process Statement warning at XYMotion2.vhd(45): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842653 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_en XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"clk_en\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842653 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "up_down XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"up_down\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842653 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Capture_XY XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"Capture_XY\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842653 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "extender_en XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"extender_en\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842653 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error XYMotion2.vhd(82) " "VHDL Process Statement warning at XYMotion2.vhd(82): inferring latch(es) for signal or variable \"error\", which holds its previous value in one or more paths through the process" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842654 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "up_down XYMotion2.vhd(82) " "Inferred latch for \"up_down\" at XYMotion2.vhd(82)" {  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842654 "|LogicalStep_Lab4_top|XYMotion:INST6|XYMotion_Component_2:INST1"}
{ "Warning" "WSGN_SEARCH_FILE" "compx4.vhd 2 1 " "Using design file compx4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx4-comparator " "Found design unit 1: compx4-comparator" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842669 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx4 " "Found entity 1: compx4" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842669 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657924842669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx4 compx4:INST7 " "Elaborating entity \"compx4\" for hierarchy \"compx4:INST7\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST7" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842669 ""}
{ "Warning" "WSGN_SEARCH_FILE" "compx1.vhd 2 1 " "Using design file compx1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compx1-comparator " "Found design unit 1: compx1-comparator" {  } { { "compx1.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842683 ""} { "Info" "ISGN_ENTITY_NAME" "1 compx1 " "Found entity 1: compx1" {  } { { "compx1.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1657924842683 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1657924842683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compx1 compx4:INST7\|compx1:INST1 " "Elaborating entity \"compx1\" for hierarchy \"compx4:INST7\|compx1:INST1\"" {  } { { "compx4.vhd" "INST1" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:INST9 " "Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:INST9\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST9" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_mux segment7_mux:INST11 " "Elaborating entity \"segment7_mux\" for hierarchy \"segment7_mux:INST11\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST11" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine_Extender State_Machine_Extender:INST12 " "Elaborating entity \"State_Machine_Extender\" for hierarchy \"State_Machine_Extender:INST12\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST12" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842709 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state State_Machine_Extender.vhd(43) " "VHDL Process Statement warning at State_Machine_Extender.vhd(43): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842714 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "grappler_en State_Machine_Extender.vhd(91) " "VHDL Process Statement warning at State_Machine_Extender.vhd(91): inferring latch(es) for signal or variable \"grappler_en\", which holds its previous value in one or more paths through the process" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 91 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842714 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "grappler_en State_Machine_Extender.vhd(91) " "Inferred latch for \"grappler_en\" at State_Machine_Extender.vhd(91)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842714 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MRIGHT State_Machine_Extender.vhd(43) " "Inferred latch for \"next_state.MRIGHT\" at State_Machine_Extender.vhd(43)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842714 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.MLEFT State_Machine_Extender.vhd(43) " "Inferred latch for \"next_state.MLEFT\" at State_Machine_Extender.vhd(43)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842714 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.BC State_Machine_Extender.vhd(43) " "Inferred latch for \"next_state.BC\" at State_Machine_Extender.vhd(43)" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842714 "|LogicalStep_Lab4_top|State_Machine_Extender:INST12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bidir_shift_reg Bidir_shift_reg:INST13 " "Elaborating entity \"Bidir_shift_reg\" for hierarchy \"Bidir_shift_reg:INST13\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST13" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842715 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK_EN Bidir_shift_reg.vhd(26) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(26): signal \"CLK_EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842719 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg Bidir_shift_reg.vhd(33) " "VHDL Process Statement warning at Bidir_shift_reg.vhd(33): signal \"sreg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Bidir_shift_reg.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/Bidir_shift_reg.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1657924842719 "|LogicalStep_Lab4_top|Bidir_shift_reg:INST5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Machine_Grabber State_Machine_Grabber:INST14 " "Elaborating entity \"State_Machine_Grabber\" for hierarchy \"State_Machine_Grabber:INST14\"" {  } { { "LogicalStep_Lab4_top.vhd" "INST14" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924842720 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state grappler.vhd(42) " "VHDL Process Statement warning at grappler.vhd(42): inferring latch(es) for signal or variable \"next_state\", which holds its previous value in one or more paths through the process" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1657924842725 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GCLOSEDHOLD grappler.vhd(42) " "Inferred latch for \"next_state.GCLOSEDHOLD\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842725 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GCLOSED grappler.vhd(42) " "Inferred latch for \"next_state.GCLOSED\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842726 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GOPENHOLD grappler.vhd(42) " "Inferred latch for \"next_state.GOPENHOLD\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842726 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.GOPEN grappler.vhd(42) " "Inferred latch for \"next_state.GOPEN\" at grappler.vhd(42)" {  } { { "grappler.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/grappler.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924842726 "|LogicalStep_Lab4_top|State_Machine_Grabber:INST14"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XYMotion:INST6\|XYMotion_Component_2:INST1\|up_down " "Latch XYMotion:INST6\|XYMotion_Component_2:INST1\|up_down has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compx4:INST7\|AGTB " "Ports D and ENA on the latch are fed by the same signal compx4:INST7\|AGTB" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657924843213 ""}  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657924843213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "XYMotion:INST6\|XYMotion_Component_2:INST2\|up_down " "Latch XYMotion:INST6\|XYMotion_Component_2:INST2\|up_down has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA compx4:INST8\|AGTB " "Ports D and ENA on the latch are fed by the same signal compx4:INST8\|AGTB" {  } { { "compx4.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/compx4.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657924843213 ""}  } { { "XYMotion2.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/XYMotion2.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657924843213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "State_Machine_Extender:INST12\|next_state.MRIGHT_120 " "Latch State_Machine_Extender:INST12\|next_state.MRIGHT_120 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Synch_inverter:INST1\|sync_extender " "Ports D and ENA on the latch are fed by the same signal Synch_inverter:INST1\|sync_extender" {  } { { "synch_inverter.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/synch_inverter.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657924843213 ""}  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657924843213 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "State_Machine_Extender:INST12\|next_state.BC_154 " "Latch State_Machine_Extender:INST12\|next_state.BC_154 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA State_Machine_Extender:INST12\|current_state.BC " "Ports D and ENA on the latch are fed by the same signal State_Machine_Extender:INST12\|current_state.BC" {  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 19 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1657924843213 ""}  } { { "State_Machine_Extender.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/State_Machine_Extender.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1657924843213 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657924843248 "|LogicalStep_Lab4_top|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "LogicalStep_Lab4_top.vhd" "" { Text "N:/ECE-124/new ta ma de/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/Lab4 Ruguonibugongzuo wo ba ni ren dao trash li to/ta ma de dong si/Lab4/LogicalStep_Lab4_top.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1657924843248 "|LogicalStep_Lab4_top|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1657924843248 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1657924843295 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1657924843564 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1657924843816 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1657924843816 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "172 " "Implemented 172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1657924843967 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1657924843967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1657924843967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1657924843967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1657924844020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 15 18:40:44 2022 " "Processing ended: Fri Jul 15 18:40:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1657924844020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1657924844020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1657924844020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1657924844020 ""}
