// Seed: 2895705327
module module_0;
endmodule
module module_1 (
    output wand id_0,
    input  wand id_1,
    input  tri  id_2
);
  id_4 :
  assert property (@(negedge 1) id_4)
  else if (1) id_4 = id_4;
  module_0 modCall_1 ();
  logic id_5;
  ;
endmodule
module module_0 #(
    parameter id_0 = 32'd26,
    parameter id_6 = 32'd18
) (
    output supply1 module_2,
    input uwire id_1,
    output wand id_2,
    input wand id_3,
    output wand id_4,
    output uwire id_5,
    input uwire _id_6,
    input uwire id_7,
    output tri0 id_8,
    input wand id_9
);
  assign id_8 = -1;
  module_0 modCall_1 ();
  logic [id_0  +  -1 : 1] id_11;
  ;
  wire id_12;
  ;
  logic [1 : id_6] id_13;
  ;
endmodule
