if (action == "synthesis"):
    files = ["ila_4096_depth_64_width.xci"]
else:
    files = ["hdl/verilog/",
            "sim/"]
