

================================================================
== Vivado HLS Report for 'hardware_accelerator'
================================================================
* Date:           Thu Nov  5 10:35:42 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        my_hardware_accelerator
* Solution:       my_hardware_accelerator
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.552 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21| 0.210 us | 0.210 us |   21|   21|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       20|       20|         2|          -|          -|    10|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     65|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     48|    -|
|Register         |        -|      -|      11|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      11|    113|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |OUT_r_TDATA_int     |     +    |      0|  0|  39|          32|           8|
    |i_fu_86_p2          |     +    |      0|  0|  13|           4|           1|
    |ap_block_state2_io  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln22_fu_80_p2  |   icmp   |      0|  0|   9|           4|           4|
    |ap_block_state2     |    or    |      0|  0|   2|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  65|          42|          15|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |IN_r_TDATA_blk_n   |   9|          2|    1|          2|
    |OUT_r_TDATA_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm          |  21|          4|    1|          4|
    |i_0_reg_69         |   9|          2|    4|          8|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  48|         10|    7|         16|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |i_0_reg_69  |  4|   0|    4|          0|
    |i_reg_116   |  4|   0|    4|          0|
    +------------+---+----+-----+-----------+
    |Total       | 11|   0|   11|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+--------------+-----+-----+------------+----------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_start      |  in |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_done       | out |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_idle       | out |    1| ap_ctrl_hs | hardware_accelerator | return value |
|ap_ready      | out |    1| ap_ctrl_hs | hardware_accelerator | return value |
|IN_r_TDATA    |  in |   32|    axis    |       IN_data_V      |    pointer   |
|IN_r_TVALID   |  in |    1|    axis    |       IN_last_V      |    pointer   |
|IN_r_TREADY   | out |    1|    axis    |       IN_last_V      |    pointer   |
|IN_r_TLAST    |  in |    1|    axis    |       IN_last_V      |    pointer   |
|IN_r_TKEEP    |  in |    4|    axis    |       IN_keep_V      |    pointer   |
|OUT_r_TDATA   | out |   32|    axis    |      OUT_data_V      |    pointer   |
|OUT_r_TVALID  | out |    1|    axis    |      OUT_last_V      |    pointer   |
|OUT_r_TREADY  |  in |    1|    axis    |      OUT_last_V      |    pointer   |
|OUT_r_TLAST   | out |    1|    axis    |      OUT_last_V      |    pointer   |
|OUT_r_TKEEP   | out |    4|    axis    |      OUT_keep_V      |    pointer   |
+--------------+-----+-----+------------+----------------------+--------------+

