# Design of Single Core and Dual Core RISC-V Processor

Design and Implementation of Single and Dual Core Processor RISC-V processor (using PULP platform SoC) on a Digilent Arty S7-50 FPGA board

##Contributors

<!-- prettier-ignore-start -->

- [Saranyan Palaniappan](https://github.com/elec-tra)


## Mandelbrot program running on a Single core RISC-V processor

<p align="center">
  ![](https://github.com/elec-tra/RISC_V_Processor/blob/main/Results/Single%20Core.gif)
</p>


## Mandelbrot program running on a Dual core RISC-V processor

<p align="center">
  ![](https://github.com/elec-tra/RISC_V_Processor/blob/main/Results/Dual%20Core.gif)
</p>
