(module PowerSSO-16 (layer F.Cu) (tedit 5E8DAE1C)
  (descr VND7020AJ)
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text value PowerSSO-16 (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_text user %R (at 0 0) (layer F.Fab)
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -3.7 -2.7) (end 3.7 -2.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start 3.7 -2.7) (end 3.7 2.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start 3.7 2.7) (end -3.7 2.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start -3.7 2.7) (end -3.7 -2.7) (layer F.CrtYd) (width 0.05))
  (fp_line (start -1.95 -2.45) (end 1.95 -2.45) (layer F.Fab) (width 0.1))
  (fp_line (start 1.95 -2.45) (end 1.95 2.45) (layer F.Fab) (width 0.1))
  (fp_line (start 1.95 2.45) (end -1.95 2.45) (layer F.Fab) (width 0.1))
  (fp_line (start -1.95 2.45) (end -1.95 -2.45) (layer F.Fab) (width 0.1))
  (fp_line (start -1.95 -1.95) (end -1.45 -2.45) (layer F.Fab) (width 0.1))
  (fp_line (start -3.45 -2.25) (end -1.95 -2.25) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -2.7 -1.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -2.7 -1.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -2.7 -0.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -2.7 -0.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -2.7 0.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at -2.7 0.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at -2.7 1.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at -2.7 1.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at 2.7 1.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at 2.7 1.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 11 smd rect (at 2.7 0.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 12 smd rect (at 2.7 0.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 13 smd rect (at 2.7 -0.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 14 smd rect (at 2.7 -0.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 15 smd rect (at 2.7 -1.25 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 16 smd rect (at 2.7 -1.75 90) (size 0.3 1.5) (layers F.Cu F.Paste F.Mask))
  (pad 17 smd rect (at 0 0) (size 2.5 4.2) (layers F.Cu F.Paste F.Mask))
  (model VND7020AJTR-E.stp
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)
