// Seed: 3347366477
`timescale 1ps / 1ps
module module_0 (
    inout logic id_0,
    output logic id_1,
    output id_2
);
  assign id_2[1 : 1] = 1'b0 > ~id_0;
  logic id_3, id_4, id_5;
endmodule
