Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO <35001786> - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = ZIRRoute_Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = IRRoute_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is TRUE.
The -syn option is FALSE.
-path F:/MySoftware/Lattice/radiant/ispfpga/ice40tp/data (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRRoute (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRRoute/IPCores/ZPLL (searchpath added)
-path F:/MyTemporary/Github/GLPP2024/IRRoute/impl_1 (searchpath added)
Mixed language design
Verilog design file = F:/MySoftware/Lattice/radiant/ip/pmi/pmi_iCE40UP.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRRoute_Top.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZHyperRAMMux_B.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZResetGenerator.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZUART_Tx.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRSensor_Controller.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZIRCfg_Data.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/IPCores/ZPLL/rtl/ZPLL.v
Verilog design file = F:/MyTemporary/Github/GLPP2024/IRRoute/source/impl_1/ZPortableDefine.v
VHDL library = pmi
VHDL design file = F:/MySoftware/Lattice/radiant/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING <35935050> - synthesis: input port TRIM9 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM8 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM7 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM6 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM5 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM4 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM3 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM2 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM1 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port TRIM0 is not connected on this instance. VDB-5050
WARNING <35935050> - synthesis: input port I is not connected on this instance. VDB-5050
Compile design.
Compile Design Begin
Analyzing Verilog file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v. VERI-1482
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(1): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(2): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_add.v(50): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(3): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(4): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_counter.v(39): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(5): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(6): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(7): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_mac.v(52): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(8): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(9): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(10): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_mult.v(51): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(11): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(12): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(13): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_rom.v(45): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(14): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_sub.v(50): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(15): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(16): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.v(17): analyzing included file f:/mysoftware/lattice/radiant/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v. VERI-1482
INFO <35901328> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(2): analyzing included file f:/mytemporary/github/glpp2024/irroute/source/impl_1/ZPortableDefine.v. VERI-1328
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zhyperrammux_b.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zresetgenerator.v. VERI-1482
INFO <35901328> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zresetgenerator.v(2): analyzing included file f:/mytemporary/github/glpp2024/irroute/source/impl_1/ZPortableDefine.v. VERI-1328
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zircfg_data.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/ipcores/zpll/rtl/zpll.v. VERI-1482
Analyzing Verilog file f:/mytemporary/github/glpp2024/irroute/source/impl_1/zportabledefine.v. VERI-1482
Analyzing VHDL file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - synthesis: f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - synthesis: The default VHDL library search path is now "F:/MyTemporary/Github/GLPP2024/IRRoute/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): ZIRRoute_Top
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(4): compiling module ZIRRoute_Top. VERI-1018
INFO <35901018> - synthesis: F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zresetgenerator.v(4): compiling module ZResetGenerator. VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zresetgenerator.v(22): expression size 32 truncated to fit in target size 16. VERI-1209
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zhyperrammux_b.v(2): compiling module ZHyperRAMMux_B. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(3): compiling module ZUART_Tx(Freq_divider=24). VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(39): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(66): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(70): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(72): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(2): compiling module ZIRSensor_Controller. VERI-1018
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(3): compiling module ZUART_Tx. VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(39): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(59): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(61): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(66): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(70): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zuart_tx.v(72): expression size 32 truncated to fit in target size 8. VERI-1209
INFO <35901018> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zircfg_data.v(2): compiling module ZIRCfg_Data. VERI-1018
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(60): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(63): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(64): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(64): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(67): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(70): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(71): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(71): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(74): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(77): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(78): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(78): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(81): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(83): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(86): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(87): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(87): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirsensor_controller.v(90): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(237): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(246): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(248): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(262): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(276): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(280): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(283): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(297): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(299): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(301): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(304): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(306): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(308): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(310): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(313): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(315): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(317): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(319): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(325): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(328): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(332): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(335): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(338): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(342): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(345): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(349): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(350): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(354): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(355): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(358): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(360): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(363): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(367): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(370): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING <35901209> - synthesis: f:/mytemporary/github/glpp2024/irroute/source/impl_1/zirroute_top.v(371): expression size 32 truncated to fit in target size 8. VERI-1209
LSE: Compile Design done

