# ChipForAll (C4O)

![CI Status](https://github.com/anlit75/ChipForAll/actions/workflows/verify.yml/badge.svg)
![release Version](https://img.shields.io/github/v/release/anlit75/ChipForAll?label=version)
[![License](https://img.shields.io/github/license/anlit75/ChipForAll)](LICENSE)

**å°ˆç‚ºé–‹æºæ™¶ç‰‡è¨­è¨ˆæ‰“é€ çš„ã€Œé›¶é…ç½®ã€å…¥é–€å¥—ä»¶ã€‚** å°ˆæ³¨æ–¼ Verilog é–‹ç™¼ï¼Œä¸å†ç‚ºç’°å¢ƒè®Šæ•¸ç…©æƒ±ã€‚

## âœ¨ ç‰¹è‰²

* **ğŸ³ Docker åŒ–ç’°å¢ƒ**ï¼šç„¡éœ€æ‰‹å‹•å®‰è£ Yosysã€Verilator æˆ– OpenLaneã€‚åªè¦æœ‰ Dockerï¼Œä¸€åˆ‡å°±ç·’ã€‚
* **âš¡ é›¶é…ç½®**ï¼šåªéœ€è¤‡è£½ï¼ˆCloneï¼‰æ­¤å„²å­˜åº«å³å¯åŸ·è¡Œã€‚ç’°å¢ƒå·²é å…ˆé‡å° Skywater 130nm PDK å®Œæˆé…ç½®ã€‚
* **ğŸ›  å…¨æµç¨‹æ”¯æ´**ï¼šåªéœ€æŒ‡ä»¤ä¸€æ¬¡ï¼Œå³å¯å®Œæˆå¾ Verilog RTL åˆ° GDSII ä½ˆå±€ï¼ˆLayoutï¼‰çš„æ‰€æœ‰æ­¥é©Ÿã€‚
* **âœ… CI/CD**ï¼šåŒ…å« GitHub Actions å·¥ä½œæµï¼Œåœ¨æ¯æ¬¡ Push æ™‚è‡ªå‹•é©—è­‰æ‚¨çš„è¨­è¨ˆã€‚

## ğŸš€ å¿«é€Ÿå•Ÿå‹•

### å‰ç½®ä½œæ¥­
* Docker (Desktop æˆ– Engine)
* Make
* Git

### 1. è¤‡è£½å„²å­˜åº«
```bash
git clone https://github.com/anlit75/ChipForAll.git
cd ChipForAll
```

### 2. åŸ·è¡Œå®Œæ•´æµç¨‹

å°‡ Verilog ç¨‹å¼ç¢¼è½‰æ›ç‚ºæœ€çµ‚çš„ GDSII ä½ˆå±€æª”æ¡ˆï¼š

```bash
make gds

```

*è«‹ç¨ç­‰å¹¾åˆ†é˜ã€‚ç³»çµ±å°‡è‡ªå‹•ä¸‹è¼‰ PDKã€åŸ·è¡Œé›»è·¯åˆæˆï¼ˆSynthesisï¼‰ã€ä½ˆå±€ç¹ç·šï¼ˆPlace & Routeï¼‰ä¸¦ç”¢å‡ºä½ˆå±€æª”æ¡ˆã€‚*

## ğŸ“– ä½¿ç”¨æŒ‡å—

æˆ‘å€‘æä¾›çµ±ä¸€çš„ `Makefile` ä¾†è™•ç†æ‰€æœ‰äº‹å‹™ã€‚

| æŒ‡ä»¤ | èªªæ˜ | è¼¸å‡ºè·¯å¾‘ |
| --- | --- | --- |
| `make lint` | ä½¿ç”¨ Verilator æª¢æŸ¥ Verilog èªæ³•éŒ¯èª¤ã€‚ | `çµ‚ç«¯æ©Ÿè¼¸å‡º` |
| `make sim` | ä½¿ç”¨ Icarus Verilog åŸ·è¡Œæ¨¡æ“¬ã€‚ | `build/sim.vvp` |
| `make synth` | ä½¿ç”¨ Yosys å°‡ RTL é€²è¡Œé›»è·¯åˆæˆã€‚ | `build/synthesis.json` |
| `make gds` | ä½¿ç”¨ OpenLane ç”¢ç”Ÿå¯¦é«”ä½ˆå±€ã€‚ | `build/<DESIGN_NAME>.gds` |
| `make clean` | æ¸…é™¤æ‰€æœ‰ç”¢å‡ºçš„æª”æ¡ˆã€‚ | `N/A` |

> **ğŸ’¡ æ³¨æ„ï¼š** é¦–æ¬¡åŸ·è¡Œ `make gds` æ™‚ï¼Œç³»çµ±æœƒè‡ªå‹•ä¸‹è¼‰ä¸¦å®‰è£ Sky130 PDKï¼ˆç´„ 3GBï¼‰ã€‚è«‹è€å¿ƒç­‰å€™ï¼

## ğŸ“‚ å°ˆæ¡ˆæ¶æ§‹

```text
.
â”œâ”€â”€ config.json        # âš™ï¸ å°ˆæ¡ˆé…ç½® (è¨­è¨ˆåç¨±ã€æ™‚åºã€é¢ç©)
â”œâ”€â”€ Makefile           # ğŸ® æŒ‡ä»¤æ§åˆ¶ä¸­å¿ƒ
â”œâ”€â”€ src/               # âœï¸ æ‚¨çš„ Verilog
â”‚   â””â”€â”€ blinky.v
â”œâ”€â”€ test/              # ğŸ§ª æ‚¨çš„æ¸¬è©¦å¹³å° (Testbenches)
â”‚   â””â”€â”€ tb_blinky.v
â””â”€â”€ build/             # ğŸ“¦ æ‰€æœ‰ç”¢å‡ºçš„æª”æ¡ˆ (GDS, Logs, Netlists)
```

## ğŸ“ é…ç½®è¨­å®š

ä¿®æ”¹æ ¹ç›®éŒ„ä¸‹çš„ `config.json` ä¾†è®Šæ›´æ‚¨çš„è¨­è¨ˆè¨­å®šï¼š

```json
{
  "DESIGN_NAME": "my_design",
  "VERILOG_FILES": ["src/my_design.v"],
  "CLOCK_PERIOD": 10.0
}

```

---

ç”± **[c4o-core](https://github.com/anlit75/c4o-core)** å¼•æ“é©…å‹•ã€‚
