==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.08ns.
Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [XFORM 203-1171] Pipeline the innermost loop with trip count more than 64 or its parent loop when its trip count is less than or equal 64.
INFO: [XFORM 203-1161] The maximum of name length is set into 256.
INFO: [HLS 200-10] Analyzing design file '/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 442.652 ; gain = 16.715 ; free physical = 29002 ; free virtual = 67397
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 442.652 ; gain = 16.715 ; free physical = 28987 ; free virtual = 67396
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 443.000 ; gain = 17.062 ; free physical = 28963 ; free virtual = 67385
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:29: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 443.000 ; gain = 17.062 ; free physical = 28958 ; free virtual = 67381
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:65) in function 'knn_vote' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:88) in function 'knn_vote' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L10' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:132) in function 'DigitRec' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2.1' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:126) in function 'DigitRec' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:65) in function 'knn_vote' for pipelining.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'update_knn' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:20).
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:70) in function 'knn_vote' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:71) in function 'knn_vote' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:28) in function 'update_knn' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:34) in function 'update_knn' completely.
INFO: [XFORM 203-11] Balancing expressions in function 'update_knn' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:20)...95 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 570.648 ; gain = 144.711 ; free physical = 28928 ; free virtual = 67354
INFO: [XFORM 203-541] Flattening a loop nest 'L1800' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:131:47) in function 'DigitRec'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'L180' (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:123:43) in function 'DigitRec' : 
                         more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 570.648 ; gain = 144.711 ; free physical = 28914 ; free virtual = 67340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DigitRec' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'update_knn'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:42) of variable 'dist_V_s', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:29 on array 'min_distances_V' and 'load' operation ('min_distances_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:35) on array 'min_distances_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:42) of variable 'dist_V_s', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:29 on array 'min_distances_V' and 'load' operation ('min_distances_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:35) on array 'min_distances_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:42) of variable 'dist_V_s', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:29 on array 'min_distances_V' and 'load' operation ('min_distances_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:35) on array 'min_distances_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.44 seconds; current allocated memory: 101.299 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 102.021 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:82) of constant 50 on array 'knn_set_V' and 'load' operation ('knn_set_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:72) on array 'knn_set_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:82) of constant 50 on array 'knn_set_V' and 'load' operation ('knn_set_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:72) on array 'knn_set_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:82) of constant 50 on array 'knn_set_V' and 'load' operation ('knn_set_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:72) on array 'knn_set_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:82) of constant 50 on array 'knn_set_V' and 'load' operation ('knn_set_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:72) on array 'knn_set_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'store' operation (/home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:82) of constant 50 on array 'knn_set_V' and 'load' operation ('knn_set_V_load', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:72) on array 'knn_set_V'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('knn_set_V_load_6', /home/centos/src/project_data/AWS_Projects/lab2/src/ocl/digitrec.cpp:72) on array 'knn_set_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'knn_set_V'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 17, Depth: 18.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 103.141 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 104.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L180.1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-61] Pipelining loop 'L1800_L10'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 4, Depth: 15.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 104.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 105.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'update_knn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'update_knn'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 106.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'knn_vote' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'knn_vote'.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 111.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DigitRec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/training_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/testing_data_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DigitRec/results_V' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DigitRec' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'training_data_V', 'testing_data_V' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'DigitRec_mac_muladd_4ns_12ns_11ns_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DigitRec'.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 117.150 MB.
INFO: [RTMG 210-278] Implementing memory 'knn_vote_score_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'DigitRec_knn_set_V_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 570.648 ; gain = 144.711 ; free physical = 28883 ; free virtual = 67318
INFO: [SYSC 207-301] Generating SystemC RTL for DigitRec.
INFO: [VHDL 208-304] Generating VHDL RTL for DigitRec.
INFO: [VLOG 209-307] Generating Verilog RTL for DigitRec.
INFO: [IMPL 213-8] Exporting RTL as an IP in IP-XACT.
Vivado HLS completed successfully
INFO: [HLS 200-112] Total elapsed time: 51.26 seconds; peak allocated memory: 117.150 MB.
