<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: llvm::ScheduleDAGInstrs Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pro-types">Protected Types</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="#pro-attribs">Protected Attributes</a> &#124;
<a href="classllvm_1_1ScheduleDAGInstrs-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ScheduleDAGInstrs Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ScheduleDAGInstrs:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGInstrs__inherit__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGInstrs_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1ScheduleDAGInstrs_inherit__map" id="llvm_1_1ScheduleDAGInstrs_inherit__map">
<area shape="rect" id="node3" href="classllvm_1_1DefaultVLIWScheduler.html" title="llvm::DefaultVLIWScheduler" alt="" coords="5,155,201,181"/><area shape="rect" id="node4" href="classllvm_1_1ScheduleDAGMI.html" title="llvm::ScheduleDAGMI" alt="" coords="225,155,384,181"/><area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="131,5,275,32"/><area shape="rect" id="node5" href="classllvm_1_1ScheduleDAGMILive.html" title="llvm::ScheduleDAGMILive" alt="" coords="213,229,396,256"/><area shape="rect" id="node6" href="classllvm_1_1VLIWMachineScheduler.html" title="llvm::VLIWMachineScheduler" alt="" coords="203,304,406,331"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ScheduleDAGInstrs:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1ScheduleDAGInstrs__coll__graph.png" border="0" usemap="#llvm_1_1ScheduleDAGInstrs_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1ScheduleDAGInstrs_coll__map" id="llvm_1_1ScheduleDAGInstrs_coll__map">
<area shape="rect" id="node2" href="classllvm_1_1ScheduleDAG.html" title="llvm::ScheduleDAG" alt="" coords="1561,574,1705,601"/><area shape="rect" id="node3" href="classllvm_1_1MachineFunction.html" title="llvm::MachineFunction" alt="" coords="1089,574,1252,601"/><area shape="rect" id="node4" href="classllvm_1_1SUnit.html" title="SUnit &#45; Scheduling unit. This is a node in the scheduling DAG. " alt="" coords="1125,1036,1216,1062"/><area shape="rect" id="node5" href="classllvm_1_1SmallVector.html" title="llvm::SmallVector\&lt;\l llvm::SDep, 4 \&gt;" alt="" coords="565,1088,709,1130"/><area shape="rect" id="node6" href="structllvm_1_1MCSchedClassDesc.html" title="llvm::MCSchedClassDesc" alt="" coords="546,1037,729,1064"/><area shape="rect" id="node17" href="classllvm_1_1MCAsmInfo.html" title="llvm::MCAsmInfo" alt="" coords="573,676,701,702"/><area shape="rect" id="node24" href="classllvm_1_1MachineLoopInfo.html" title="llvm::MachineLoopInfo" alt="" coords="1552,1518,1715,1545"/><area shape="rect" id="node38" href="classllvm_1_1LiveIntervals.html" title="llvm::LiveIntervals" alt="" coords="1566,1468,1701,1494"/><area shape="rect" id="node8" href="classbool.html" title="bool" alt="" coords="73,490,122,517"/><area shape="rect" id="node13" href="classllvm_1_1TargetOptions.html" title="llvm::TargetOptions" alt="" coords="565,461,709,488"/><area shape="rect" id="node9" href="classunsigned.html" title="unsigned" alt="" coords="57,1181,137,1208"/><area shape="rect" id="node11" href="classllvm_1_1TargetRegisterClass.html" title="llvm::TargetRegisterClass" alt="" coords="547,1364,727,1390"/><area shape="rect" id="node12" href="classllvm_1_1TargetMachine.html" title="llvm::TargetMachine" alt="" coords="1097,524,1245,550"/><area shape="rect" id="node15" href="classllvm_1_1Target.html" title="llvm::Target" alt="" coords="590,512,685,538"/><area shape="rect" id="node16" href="classllvm_1_1MCCodeGenInfo.html" title="llvm::MCCodeGenInfo" alt="" coords="558,410,717,437"/><area shape="rect" id="node19" href="classllvm_1_1MachineRegisterInfo.html" title="llvm::MachineRegisterInfo" alt="" coords="1079,473,1262,500"/><area shape="rect" id="node20" href="classllvm_1_1TargetRegisterInfo.html" title="llvm::TargetRegisterInfo" alt="" coords="1086,710,1255,737"/><area shape="rect" id="node21" href="classllvm_1_1MCRegisterInfo.html" title="llvm::MCRegisterInfo" alt="" coords="562,726,713,753"/><area shape="rect" id="node22" href="classllvm_1_1TargetInstrInfo.html" title="llvm::TargetInstrInfo" alt="" coords="1097,181,1244,208"/><area shape="rect" id="node23" href="classllvm_1_1MCInstrInfo.html" title="llvm::MCInstrInfo" alt="" coords="574,105,701,132"/><area shape="rect" id="node25" href="classllvm_1_1MachineFunctionPass.html" title="llvm::MachineFunctionPass" alt="" coords="1075,1518,1266,1545"/><area shape="rect" id="node26" href="classllvm_1_1FunctionPass.html" title="llvm::FunctionPass" alt="" coords="568,1518,707,1545"/><area shape="rect" id="node27" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; llvm\l::MachineInstr *, llvm\l::SUnit * \&gt;" alt="" coords="1551,1802,1716,1858"/><area shape="rect" id="node28" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\l\&lt; DenseMap\&lt; llvm::MachineInstr\l *, llvm::SUnit *, DenseMapInfo\l\&lt; llvm::MachineInstr * \&gt;, detail\l::DenseMapPair\&lt; llvm::MachineInstr\l *, llvm::SUnit * \&gt; \&gt;, llvm::MachineInstr\l *, llvm::SUnit *, DenseMapInfo\&lt; llvm::\lMachineInstr * \&gt;, detail::DenseMapPair\&lt;\l llvm::MachineInstr *, llvm::SUnit * \&gt; \&gt;" alt="" coords="763,1770,1045,1914"/><area shape="rect" id="node29" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\l\&lt; DerivedT, KeyT, ValueT,\l KeyInfoT, BucketT \&gt;" alt="" coords="5,1745,189,1801"/><area shape="rect" id="node31" href="classllvm_1_1DenseMapBase.html" title="llvm::DenseMapBase\l\&lt; DenseMap\&lt; KeyT, ValueT,\l KeyInfoT, BucketT \&gt;, KeyT,\l ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="536,1663,739,1734"/><area shape="rect" id="node30" href="classllvm_1_1DenseMap.html" title="llvm::DenseMap\&lt; KeyT,\l ValueT, KeyInfoT, BucketT \&gt;" alt="" coords="1069,1712,1272,1754"/><area shape="rect" id="node34" href="classllvm_1_1MachineFrameInfo.html" title="Abstract Stack Frame Information. " alt="" coords="1547,1701,1719,1728"/><area shape="rect" id="node36" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; VReg2SUnit,\l VirtReg2IndexFunctor \&gt;" alt="" coords="1525,1882,1742,1923"/><area shape="rect" id="node37" href="classllvm_1_1SparseSet.html" title="llvm::SparseSet\&lt; ValueT,\l KeyFunctorT, SparseT \&gt;" alt="" coords="1079,1867,1263,1908"/><area shape="rect" id="node39" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; PhysRegSUOper, llvm\l::identity\&lt; unsigned \&gt;\l, uint16_t \&gt;" alt="" coords="1546,1947,1721,2018"/><area shape="rect" id="node41" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; ValueT, KeyFunctorT,\l SparseT \&gt;" alt="" coords="1087,2006,1254,2062"/><area shape="rect" id="node48" href="classllvm_1_1SparseMultiSet.html" title="llvm::SparseMultiSet\l\&lt; VReg2SUnit, VirtReg2Index\lFunctor \&gt;" alt="" coords="1530,2042,1737,2098"/><area shape="rect" id="node42" href="classllvm_1_1MachineBasicBlock.html" title="llvm::MachineBasicBlock" alt="" coords="1545,2122,1722,2149"/><area shape="rect" id="node43" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; Machine\lBasicBlock \&gt;" alt="" coords="1079,2163,1263,2204"/><area shape="rect" id="node44" href="classllvm_1_1ilist__half__node.html" title="llvm::ilist_half_node\l\&lt; MachineBasicBlock \&gt;" alt="" coords="551,2148,724,2190"/><area shape="rect" id="node45" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; NodeTy \&gt;" alt="" coords="541,2225,733,2252"/><area shape="rect" id="node47" href="classllvm_1_1ilist__node.html" title="llvm::ilist_node\&lt; Machine\lInstr \&gt;" alt="" coords="1079,2228,1263,2270"/><area shape="rect" id="node46" href="classllvm_1_1MachineInstr.html" title="llvm::MachineInstr" alt="" coords="1565,2173,1702,2200"/><area shape="rect" id="node49" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. " alt="" coords="1547,2224,1720,2250"/><area shape="rect" id="node50" href="classllvm_1_1BitVector.html" title="llvm::BitVector" alt="" coords="1576,2274,1691,2301"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a1e03009269ea64cf08ecbd1e5d90475e"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1e03009269ea64cf08ecbd1e5d90475e">ScheduleDAGInstrs</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *mli, <a class="el" href="classbool.html">bool</a> IsPostRAFlag, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a>=<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a>=nullptr)</td></tr>
<tr class="separator:a1e03009269ea64cf08ecbd1e5d90475e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5699f6d46c8153c84b71e21a9259e9e"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae5699f6d46c8153c84b71e21a9259e9e">~ScheduleDAGInstrs</a> ()</td></tr>
<tr class="separator:ae5699f6d46c8153c84b71e21a9259e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504d1b35196a1a4c778b3837566ea7b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a504d1b35196a1a4c778b3837566ea7b7">isPostRA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:a504d1b35196a1a4c778b3837566ea7b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cd25ceae77621ea3d813a2afdab127b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cd25ceae77621ea3d813a2afdab127b">getLIS</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a2cd25ceae77621ea3d813a2afdab127b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expose <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such.  <a href="#a2cd25ceae77621ea3d813a2afdab127b">More...</a><br/></td></tr>
<tr class="separator:a2cd25ceae77621ea3d813a2afdab127b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab077d62392fe288ad041b43622d93346"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ab077d62392fe288ad041b43622d93346">getSchedModel</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:ab077d62392fe288ad041b43622d93346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the machine model for instruction scheduling.  <a href="#ab077d62392fe288ad041b43622d93346">More...</a><br/></td></tr>
<tr class="separator:ab077d62392fe288ad041b43622d93346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6717374178b6677be5b2f5d227d312cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6717374178b6677be5b2f5d227d312cf">getSchedClass</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6717374178b6677be5b2f5d227d312cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resolve and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.  <a href="#a6717374178b6677be5b2f5d227d312cf">More...</a><br/></td></tr>
<tr class="separator:a6717374178b6677be5b2f5d227d312cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb9c314de586393b2cb695733eeafc6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aeb9c314de586393b2cb695733eeafc6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">begin - Return an iterator to the top of the current scheduling region.  <a href="#aeb9c314de586393b2cb695733eeafc6c">More...</a><br/></td></tr>
<tr class="separator:aeb9c314de586393b2cb695733eeafc6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a4554243ad6d8f52e7d12a74f0cded"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:aa1a4554243ad6d8f52e7d12a74f0cded"><td class="mdescLeft">&#160;</td><td class="mdescRight">end - Return an iterator to the bottom of the current scheduling region.  <a href="#aa1a4554243ad6d8f52e7d12a74f0cded">More...</a><br/></td></tr>
<tr class="separator:aa1a4554243ad6d8f52e7d12a74f0cded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c497ec4b863f7d59aa3678740331c8e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6c497ec4b863f7d59aa3678740331c8e">newSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)</td></tr>
<tr class="memdesc:a6c497ec4b863f7d59aa3678740331c8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">newSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it.  <a href="#a6c497ec4b863f7d59aa3678740331c8e">More...</a><br/></td></tr>
<tr class="separator:a6c497ec4b863f7d59aa3678740331c8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cf6c94d54730c618ac5f86d2140d032"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6cf6c94d54730c618ac5f86d2140d032">getSUnit</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="memdesc:a6cf6c94d54730c618ac5f86d2140d032"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSUnit - Return an existing <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or NULL.  <a href="#a6cf6c94d54730c618ac5f86d2140d032">More...</a><br/></td></tr>
<tr class="separator:a6cf6c94d54730c618ac5f86d2140d032"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2822215b7634783aece96ef695a72f1d"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2822215b7634783aece96ef695a72f1d">startBlock</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a2822215b7634783aece96ef695a72f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">startBlock - Prepare to perform scheduling in the given block.  <a href="#a2822215b7634783aece96ef695a72f1d">More...</a><br/></td></tr>
<tr class="separator:a2822215b7634783aece96ef695a72f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9a4461e2c9ac06b97f55554f836d66"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a1f9a4461e2c9ac06b97f55554f836d66">finishBlock</a> ()</td></tr>
<tr class="memdesc:a1f9a4461e2c9ac06b97f55554f836d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">finishBlock - Clean up after scheduling in the given block.  <a href="#a1f9a4461e2c9ac06b97f55554f836d66">More...</a><br/></td></tr>
<tr class="separator:a1f9a4461e2c9ac06b97f55554f836d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8727d434d20639d563849891f5ca1e1"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1">enterRegion</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *bb, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aeb9c314de586393b2cb695733eeafc6c">begin</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa1a4554243ad6d8f52e7d12a74f0cded">end</a>, <a class="el" href="classunsigned.html">unsigned</a> regioninstrs)</td></tr>
<tr class="memdesc:ae8727d434d20639d563849891f5ca1e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the scheduler state for the next scheduling region.  <a href="#ae8727d434d20639d563849891f5ca1e1">More...</a><br/></td></tr>
<tr class="separator:ae8727d434d20639d563849891f5ca1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5a5c32ac78a99ee2633dbbeec20397"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a> ()</td></tr>
<tr class="memdesc:abc5a5c32ac78a99ee2633dbbeec20397"><td class="mdescLeft">&#160;</td><td class="mdescRight">Notify that the scheduler has finished scheduling the current region.  <a href="#abc5a5c32ac78a99ee2633dbbeec20397">More...</a><br/></td></tr>
<tr class="separator:abc5a5c32ac78a99ee2633dbbeec20397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84887b0eb2d09991dd779c7a29a89ae2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a84887b0eb2d09991dd779c7a29a89ae2">buildSchedGraph</a> (<a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *AA, <a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *RPTracker=nullptr, <a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *PDiffs=nullptr)</td></tr>
<tr class="separator:a84887b0eb2d09991dd779c7a29a89ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8625c1e6c9bc82f2eaef39d3fff65a8">addSchedBarrierDeps</a> ()</td></tr>
<tr class="separator:ae8625c1e6c9bc82f2eaef39d3fff65a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0cecc651db330128468e08794794f5c"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule</a> ()=0</td></tr>
<tr class="separator:ac0cecc651db330128468e08794794f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a7c30ee6cdef3f4784c192654dcb9bab0">finalizeSchedule</a> ()</td></tr>
<tr class="separator:a7c30ee6cdef3f4784c192654dcb9bab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9a04e6171f45b8be27781120caa723d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af9a04e6171f45b8be27781120caa723d">dumpNode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af9a04e6171f45b8be27781120caa723d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbb37cc24abd3ed381b0fd496351bd17"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#afbb37cc24abd3ed381b0fd496351bd17">getGraphNodeLabel</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afbb37cc24abd3ed381b0fd496351bd17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for a DAG node that points to an instruction.  <a href="#afbb37cc24abd3ed381b0fd496351bd17">More...</a><br/></td></tr>
<tr class="separator:afbb37cc24abd3ed381b0fd496351bd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a23f7a6c4d1be0ca66f44eb4aa499075a">getDAGName</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a label for the region of code covered by the DAG.  <a href="#a23f7a6c4d1be0ca66f44eb4aa499075a">More...</a><br/></td></tr>
<tr class="separator:a23f7a6c4d1be0ca66f44eb4aa499075a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2b071164aa89a60879fbfd688e4160f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aa2b071164aa89a60879fbfd688e4160f">fixupKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB)</td></tr>
<tr class="memdesc:aa2b071164aa89a60879fbfd688e4160f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fix register kill flags that scheduling has made invalid.  <a href="#aa2b071164aa89a60879fbfd688e4160f">More...</a><br/></td></tr>
<tr class="separator:aa2b071164aa89a60879fbfd688e4160f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ae2ebc23ff27164ec1d375d4bac6040de">ScheduleDAG</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;mf)</td></tr>
<tr class="separator:ae2ebc23ff27164ec1d375d4bac6040de inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a40f40bf3808799abdd4411ba209215dc">~ScheduleDAG</a> ()</td></tr>
<tr class="separator:a40f40bf3808799abdd4411ba209215dc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a20e10e20ded7655f844479a648aa0c66">clearDAG</a> ()</td></tr>
<tr class="memdesc:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearDAG - clear the DAG state (between regions).  <a href="#a20e10e20ded7655f844479a648aa0c66">More...</a><br/></td></tr>
<tr class="separator:a20e10e20ded7655f844479a648aa0c66 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#afba135d7c0db77bea1737d0e88a99a0e">getInstrDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:afba135d7c0db77bea1737d0e88a99a0e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a209b615edbcad3e1a7afd7411ce4eae2">viewGraph</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;<a class="el" href="ARMAsmParser_8cpp.html#a760b4e07b204e4852e7fb55e25567623">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Twine.html">Twine</a> &amp;Title)</td></tr>
<tr class="separator:a209b615edbcad3e1a7afd7411ce4eae2 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a7e726201ecf499acd7f87ac1d4ff610e">viewGraph</a> ()</td></tr>
<tr class="memdesc:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="mdescLeft">&#160;</td><td class="mdescRight">Out-of-line implementation with no arguments is handy for gdb.  <a href="#a7e726201ecf499acd7f87ac1d4ff610e">More...</a><br/></td></tr>
<tr class="separator:a7e726201ecf499acd7f87ac1d4ff610e inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#aba5cd5884386aa82ed66ebd4b44b8fbc">addCustomGraphFeatures</a> (<a class="el" href="classllvm_1_1GraphWriter.html">GraphWriter</a>&lt; <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> * &gt; &amp;) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr class="separator:aba5cd5884386aa82ed66ebd4b44b8fbc inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#ab464241184b77be167ff521aa2552e29">VerifyScheduledDAG</a> (<a class="el" href="classbool.html">bool</a> isBottomUp)</td></tr>
<tr class="separator:ab464241184b77be167ff521aa2552e29 inherit pub_methods_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-types"></a>
Protected Types</h2></td></tr>
<tr class="memitem:a5c8f93623f55c06341ca6b954a3dbebe"><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a></td></tr>
<tr class="separator:a5c8f93623f55c06341ca6b954a3dbebe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a705a0975de8335b0b6bdbbae165e8f5c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a705a0975de8335b0b6bdbbae165e8f5c">initSUnits</a> ()</td></tr>
<tr class="separator:a705a0975de8335b0b6bdbbae165e8f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56fbc3f460289602ce8a51538ebc1e26"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a56fbc3f460289602ce8a51538ebc1e26">addPhysRegDataDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a56fbc3f460289602ce8a51538ebc1e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2e9425c046cf742bfbb9ebb96466d8e5">addPhysRegDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a2e9425c046cf742bfbb9ebb96466d8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10acc9310a21d9a8191d3d84916bdffb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a10acc9310a21d9a8191d3d84916bdffb">addVRegDefDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a10acc9310a21d9a8191d3d84916bdffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0f958ee7dc9902af4093fe8fabbabd6e">addVRegUseDeps</a> (<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *SU, <a class="el" href="classunsigned.html">unsigned</a> OperIdx)</td></tr>
<tr class="separator:a0f958ee7dc9902af4093fe8fabbabd6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0149ff5173c451e6501f3a817ff73ac3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a0149ff5173c451e6501f3a817ff73ac3">startBlockForKills</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>)</td></tr>
<tr class="memdesc:a0149ff5173c451e6501f3a817ff73ac3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PostRA helper for rewriting kill flags.  <a href="#a0149ff5173c451e6501f3a817ff73ac3">More...</a><br/></td></tr>
<tr class="separator:a0149ff5173c451e6501f3a817ff73ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cf4a0da0c23b860c4a0e1837a9bcc93"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2cf4a0da0c23b860c4a0e1837a9bcc93">toggleKillFlag</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="memdesc:a2cf4a0da0c23b860c4a0e1837a9bcc93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Toggle a register operand kill flag.  <a href="#a2cf4a0da0c23b860c4a0e1837a9bcc93">More...</a><br/></td></tr>
<tr class="separator:a2cf4a0da0c23b860c4a0e1837a9bcc93"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-attribs"></a>
Protected Attributes</h2></td></tr>
<tr class="memitem:ad2b3e1939f6f39819ad55c714deefad6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ad2b3e1939f6f39819ad55c714deefad6">MLI</a></td></tr>
<tr class="separator:ad2b3e1939f6f39819ad55c714deefad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48dac2c15614f61bd7cb73fe322099fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a48dac2c15614f61bd7cb73fe322099fa">MFI</a></td></tr>
<tr class="separator:a48dac2c15614f61bd7cb73fe322099fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81f901b06e024f4f2f50e1831c0d4b9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a81f901b06e024f4f2f50e1831c0d4b9e">LIS</a></td></tr>
<tr class="memdesc:a81f901b06e024f4f2f50e1831c0d4b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Live Intervals provides reaching defs in preRA scheduling.  <a href="#a81f901b06e024f4f2f50e1831c0d4b9e">More...</a><br/></td></tr>
<tr class="separator:a81f901b06e024f4f2f50e1831c0d4b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abb11b650b88a61630eba2a1b2eaa6fd0">SchedModel</a></td></tr>
<tr class="memdesc:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model.  <a href="#abb11b650b88a61630eba2a1b2eaa6fd0">More...</a><br/></td></tr>
<tr class="separator:abb11b650b88a61630eba2a1b2eaa6fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73edb004de8911374552b25481e9e9c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a73edb004de8911374552b25481e9e9c3">IsPostRA</a></td></tr>
<tr class="memdesc:a73edb004de8911374552b25481e9e9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPostRA flag indicates vregs cannot be present.  <a href="#a73edb004de8911374552b25481e9e9c3">More...</a><br/></td></tr>
<tr class="separator:a73edb004de8911374552b25481e9e9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#adf7cb9b8e5dda7b42273e79048f1b8b3">RemoveKillFlags</a></td></tr>
<tr class="separator:adf7cb9b8e5dda7b42273e79048f1b8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ad332011e2040d133de24f33cf3f4cd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a2ad332011e2040d133de24f33cf3f4cd">CanHandleTerminators</a></td></tr>
<tr class="separator:a2ad332011e2040d133de24f33cf3f4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a254403f7804208ade3cb68086201cb7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a></td></tr>
<tr class="memdesc:a254403f7804208ade3cb68086201cb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">The block in which to insert instructions.  <a href="#a254403f7804208ade3cb68086201cb7a">More...</a><br/></td></tr>
<tr class="separator:a254403f7804208ade3cb68086201cb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a></td></tr>
<tr class="memdesc:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">The beginning of the range to be scheduled.  <a href="#ae81ad8ece7681af658742f6d4e2fcfb1">More...</a><br/></td></tr>
<tr class="separator:ae81ad8ece7681af658742f6d4e2fcfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f74b283acf0dfb537bc387e49344f04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a></td></tr>
<tr class="memdesc:a3f74b283acf0dfb537bc387e49344f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">The end of the range to be scheduled.  <a href="#a3f74b283acf0dfb537bc387e49344f04">More...</a><br/></td></tr>
<tr class="separator:a3f74b283acf0dfb537bc387e49344f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a></td></tr>
<tr class="memdesc:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instructions in this region (distance(RegionBegin, RegionEnd)).  <a href="#af1c8be2ff5fd8eab8091e6ffa40ded8d">More...</a><br/></td></tr>
<tr class="separator:af1c8be2ff5fd8eab8091e6ffa40ded8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a077eef2c61ca462db1800cc506092d38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a077eef2c61ca462db1800cc506092d38">MISUnitMap</a></td></tr>
<tr class="separator:a077eef2c61ca462db1800cc506092d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecc4d170587e25346f72971969bef3f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#aecc4d170587e25346f72971969bef3f9">VRegUses</a></td></tr>
<tr class="separator:aecc4d170587e25346f72971969bef3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae384109023f32441ff89f13b79be6b89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae384109023f32441ff89f13b79be6b89">Defs</a></td></tr>
<tr class="separator:ae384109023f32441ff89f13b79be6b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#af0b2bf4940e563082d1d2bf8a9e5521f">Uses</a></td></tr>
<tr class="separator:af0b2bf4940e563082d1d2bf8a9e5521f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7f785c0a719640a922fece8a550100"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5b7f785c0a719640a922fece8a550100">VRegDefs</a></td></tr>
<tr class="memdesc:a5b7f785c0a719640a922fece8a550100"><td class="mdescLeft">&#160;</td><td class="mdescRight">Track the last instruction in this region defining each virtual register.  <a href="#a5b7f785c0a719640a922fece8a550100">More...</a><br/></td></tr>
<tr class="separator:a5b7f785c0a719640a922fece8a550100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4afc086f7471b060731e7fbf248958f4"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a4afc086f7471b060731e7fbf248958f4">PendingLoads</a></td></tr>
<tr class="separator:a4afc086f7471b060731e7fbf248958f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a6837fb2c08f4c8c986a4689a37ca93cf">DbgValues</a></td></tr>
<tr class="separator:a6837fb2c08f4c8c986a4689a37ca93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ae020b571d18d34d03097d91ca0f40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a25ae020b571d18d34d03097d91ca0f40">FirstDbgValue</a></td></tr>
<tr class="separator:a25ae020b571d18d34d03097d91ca0f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76418e3ba338f5559dd57d087da159e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac76418e3ba338f5559dd57d087da159e">LiveRegs</a></td></tr>
<tr class="memdesc:ac76418e3ba338f5559dd57d087da159e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set of live physical registers for updating kill flags.  <a href="#ac76418e3ba338f5559dd57d087da159e">More...</a><br/></td></tr>
<tr class="separator:ac76418e3ba338f5559dd57d087da159e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_attribs_classllvm_1_1ScheduleDAG"><td colspan="2" onclick="javascript:toggleInherit('pub_attribs_classllvm_1_1ScheduleDAG')"><img src="closed.png" alt="-"/>&#160;Public Attributes inherited from <a class="el" href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></td></tr>
<tr class="memitem:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a9aa31260fcd6b572eb34528673438c3c">TM</a></td></tr>
<tr class="separator:a9aa31260fcd6b572eb34528673438c3c inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a348590624c488b04d0f9e227e6c3960e">TII</a></td></tr>
<tr class="separator:a348590624c488b04d0f9e227e6c3960e inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a></td></tr>
<tr class="separator:a418bc6d3f660325fa6d5b9fb269add62 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a></td></tr>
<tr class="separator:a5a3d3d075a208011a24a0918b58d7daa inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a></td></tr>
<tr class="separator:a1b09f4d9c91e25f7bc2ac60b3b929d11 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top">std::vector&lt; <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a3d5aacd5fc7d6a739ce913974ed1e53d">SUnits</a></td></tr>
<tr class="separator:a3d5aacd5fc7d6a739ce913974ed1e53d inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a521bf68518a92483130a58680716d153">EntrySU</a></td></tr>
<tr class="separator:a521bf68518a92483130a58680716d153 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#af81f734d7fb268c95c1c63c399a7c4a6">ExitSU</a></td></tr>
<tr class="separator:af81f734d7fb268c95c1c63c399a7c4a6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ScheduleDAG.html#a8de65d3a774ee7a23dc72e3d534e6ce6">StressSched</a></td></tr>
<tr class="separator:a8de65d3a774ee7a23dc72e3d534e6ce6 inherit pub_attribs_classllvm_1_1ScheduleDAG"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html">ScheduleDAGInstrs</a> - A <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> subclass for scheduling lists of MachineInstrs. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00076">76</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a5c8f93623f55c06341ca6b954a3dbebe"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &gt; <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">llvm::ScheduleDAGInstrs::DbgValueVector</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>DbgValues - Remember instruction that precedes DBG_VALUE. These are generated by buildSchedGraph but persist so they can be referenced when emitting the final schedule. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00147">147</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="a1e03009269ea64cf08ecbd1e5d90475e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ScheduleDAGInstrs::ScheduleDAGInstrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>mf</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a> *&#160;</td>
          <td class="paramname"><em>mli</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IsPostRAFlag</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>RemoveKillFlags</em> = <code><a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a></code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *&#160;</td>
          <td class="paramname"><em>LIS</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">52</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">DbgValues</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00605">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="MCSubtargetInfo_8h_source.html#l00093">llvm::MCSubtargetInfo::getSchedModel()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00053">llvm::TargetSchedModel::init()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">LIS</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00339">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00561">llvm::ScheduleDAG::TII</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::TM</a>.</p>

</div>
</div>
<a class="anchor" id="ae5699f6d46c8153c84b71e21a9259e9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual llvm::ScheduleDAGInstrs::~ScheduleDAGInstrs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00161">161</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a class="anchor" id="a56fbc3f460289602ce8a51538ebc1e26"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addPhysRegDataDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>MO is an operand of SU's instruction that defines a physical register. Add data dependencies from SU to any uses of the physical register. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00251">251</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00068">llvm::SDep::Artificial</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00391">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00299">llvm::SUnit::hasPhysRegDefs</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00339">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::TM</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">addPhysRegDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a2e9425c046cf742bfbb9ebb96466d8e5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addPhysRegDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addPhysRegDeps - Add register dependencies (data, anti, and output) from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to following instructions in the same scheduling region that depend the physical register referenced at OperIdx. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">294</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00251">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00050">llvm::SDep::Anti</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00276">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00391">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00132">Defs</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00407">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::equal_range()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00462">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::erase()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00478">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::eraseAll()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00298">llvm::SUnit::hasPhysRegUses</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00415">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="MachineOperand_8h_source.html#l00289">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">llvm::SDep::Output</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="MachineInstr_8h_source.html#l00886">llvm::MachineInstr::registerDefIsDead()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00092">RemoveKillFlags</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8625c1e6c9bc82f2eaef39d3fff65a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addSchedBarrierDeps </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier. We want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block.</p>
<p>addSchedBarrierDeps - Add dependencies from instructions in the current list of instructions being scheduled to scheduling barrier by adding the exit SU to the register defs and use list. This is because we want to make sure instructions which define registers that are either used by the terminator or are live-out are properly scheduled. This is especially important when the definition latency of the return value(s) are too high to be hidden by the branch or when the liveout registers used by instructions in the fallthrough block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">212</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00391">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::contains()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00324">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00415">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00421">llvm::MachineInstr::isBarrier()</a>, <a class="el" href="MachineInstr_8h_source.html#l00414">llvm::MachineInstr::isCall()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::readsReg()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00399">llvm::SUnit::setInstr()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00352">SI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a10acc9310a21d9a8191d3d84916bdffb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addVRegDefDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addVRegDefDeps - Add register output and data dependencies from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to instructions that occur later in the same scheduling region if they read from or write to the virtual register defined at OperIdx.</p>
<p>TODO: Hoist loop induction variable increments. This has to be reevaluated. Generally, IV scheduling should be done before coalescing. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00375">375</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00276">llvm::TargetSchedModel::computeOutputLatency()</a>, <a class="el" href="SparseSet_8h_source.html#l00175">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="SparseSet_8h_source.html#l00224">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">llvm::MachineRegisterInfo::hasOneDef()</a>, <a class="el" href="SparseSet_8h_source.html#l00249">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00051">llvm::SDep::Output</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">VRegDefs</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a0f958ee7dc9902af4093fe8fabbabd6e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::addVRegUseDeps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OperIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>addVRegUseDeps - Add a register data dependency if the instruction that defines the virtual register used at OperIdx is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. Add a register antidependency from this <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> to instructions that occur later in the same scheduling region if they write the virtual register.</p>
<p>TODO: Handle ExitSU "uses" properly. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">413</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00130">llvm::TargetSubtargetInfo::adjustSchedDependency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00050">llvm::SDep::Anti</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00154">llvm::TargetSchedModel::computeOperandLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00049">llvm::SDep::Data</a>, <a class="el" href="TGLexer_8h_source.html#l00046">llvm::tgtok::Def</a>, <a class="el" href="LiveInterval_8h_source.html#l00052">llvm::VNInfo::def</a>, <a class="el" href="SparseSet_8h_source.html#l00175">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00315">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::end()</a>, <a class="el" href="SparseSet_8h_source.html#l00224">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00371">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::find()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01191">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00210">llvm::LiveIntervals::getInstructionFromIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00205">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="LiveIntervalAnalysis_8h_source.html#l00107">llvm::LiveIntervals::getInterval()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">getSUnit()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00415">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::insert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">LIS</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="LiveInterval_8h_source.html#l00484">llvm::LiveRange::Query()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00339">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::TM</a>, <a class="el" href="LiveInterval_8h_source.html#l00100">llvm::LiveQueryResult::valueIn()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">VRegDefs</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">VRegUses</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">addSchedBarrierDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="aeb9c314de586393b2cb695733eeafc6c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>begin - Return an iterator to the top of the current scheduling region. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">179</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00816">llvm::ScheduleDAGMI::dumpSchedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00653">llvm::ScheduleDAGMI::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a84887b0eb2d09991dd779c7a29a89ae2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::buildSchedGraph </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AliasAnalysis.html">AliasAnalysis</a> *&#160;</td>
          <td class="paramname"><em>AA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> *&#160;</td>
          <td class="paramname"><em>RPTracker</em> = <code>nullptr</code>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1PressureDiffs.html">PressureDiffs</a> *&#160;</td>
          <td class="paramname"><em>PDiffs</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>buildSchedGraph - Build SUnits from the <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> that we are input.</p>
<p>If RegPressure is non-null, compute register pressure as a side effect. The DAG builder is an efficient place to do it because it already visits operands. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">743</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00661">addChainDependency()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00065">llvm::SUnit::addPred()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00375">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00629">adjustChainDeps()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00068">llvm::SDep::Artificial</a>, <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00065">llvm::SDep::Barrier</a>, <a class="el" href="MapVector_8h_source.html#l00046">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::begin()</a>, <a class="el" href="SmallVector_8h_source.html#l00111">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00099">CanHandleTerminators</a>, <a class="el" href="MapVector_8h_source.html#l00065">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::clear()</a>, <a class="el" href="SparseSet_8h_source.html#l00194">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::clear()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00338">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::clear()</a>, <a class="el" href="ScheduleDAG_8cpp_source.html#l00050">llvm::ScheduleDAG::clearDAG()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">DbgValues</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00132">Defs</a>, <a class="el" href="SmallVector_8h_source.html#l00056">llvm::SmallVectorBase::empty()</a>, <a class="el" href="SparseSet_8h_source.html#l00183">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00324">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::empty()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp.html#a3a7d227ba53981e76233029e0f938d74">EnableAASchedMI</a>, <a class="el" href="MapVector_8h_source.html#l00048">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::end()</a>, <a class="el" href="SmallVector_8h_source.html#l00113">llvm::SmallVectorTemplateCommon&lt; T, typename &gt;::end()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="MapVector_8h_source.html#l00103">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::find()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00149">FirstDbgValue</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00605">llvm::MachineRegisterInfo::getNumVirtRegs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="RegisterPressure_8h_source.html#l00308">llvm::RegPressureTracker::getPos()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00113">llvm::TargetMachine::getSubtarget()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00134">getUnderlyingObjectsForInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ARMBaseInfo_8h_source.html#l00091">llvm::ARM_PROC::IE</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00372">llvm::PressureDiffs::init()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>, <a class="el" href="MachineInstr_8h_source.html#l00752">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00461">isGlobalMemoryObject()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01427">llvm::MachineInstr::isInvariantLoad()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00284">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00750">llvm::MachineInstr::isPosition()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::isTerminator()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="MachineInstr_8h_source.html#l00573">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00587">llvm::MachineInstr::mayStore()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00079">MFI</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">MISUnitMap</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00283">llvm::SUnit::NodeNum</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00286">llvm::SUnit::NumSuccs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00141">PendingLoads</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::readsReg()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00456">llvm::RegPressureTracker::recede()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00155">llvm::SDep::setLatency()</a>, <a class="el" href="SparseSet_8h_source.html#l00155">llvm::SparseSet&lt; ValueT, KeyFunctorT, SparseT &gt;::setUniverse()</a>, <a class="el" href="SparseMultiSet_8h_source.html#l00200">llvm::SparseMultiSet&lt; ValueT, KeyFunctorT, SparseT &gt;::setUniverse()</a>, <a class="el" href="MapVector_8h_source.html#l00044">llvm::MapVector&lt; KeyT, ValueT, MapType, VectorType &gt;::size()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00339">llvm::AArch64DB::ST</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::TM</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>, <a class="el" href="TargetSubtargetInfo_8cpp_source.html#l00059">llvm::TargetSubtargetInfo::useAA()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">Uses</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">VRegDefs</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">VRegUses</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01057">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="DFAPacketizer_8cpp_source.html#l00121">llvm::DefaultVLIWScheduler::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00653">llvm::ScheduleDAGMI::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af9a04e6171f45b8be27781120caa723d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::dumpNode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#aea91269e2e90180d147f33a0fdde6994">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01203">1203</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8cpp_source.html#l01520">llvm::MachineInstr::dump()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="aa1a4554243ad6d8f52e7d12a74f0cded"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>end - Return an iterator to the bottom of the current scheduling region. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">182</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00816">llvm::ScheduleDAGMI::dumpSchedule()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">enterRegion()</a>.</p>

</div>
</div>
<a class="anchor" id="ae8727d434d20639d563849891f5ca1e1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::enterRegion </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>bb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>begin</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>end</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>regioninstrs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initialize the scheduler state for the next scheduling region. </p>
<p>Initialize the DAG and common scheduler state for the current scheduling region. This does not actually create the DAG, only clears it. The scheduling driver may call BuildSchedGraph multiple times per scheduling region. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive</a>, and <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a78e3672daf3301153eac2266dbc32885">llvm::ScheduleDAGMI</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">188</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">begin()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">end()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00114">NumRegionInstrs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l00608">llvm::ScheduleDAGMI::enterRegion()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="abc5a5c32ac78a99ee2633dbbeec20397"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::exitRegion </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Notify that the scheduler has finished scheduling the current region. </p>
<p>Close the current scheduling region. Don't clear any state in case the driver wants to refer to the previous scheduling region. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00200">200</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="a7c30ee6cdef3f4784c192654dcb9bab0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAGInstrs::finalizeSchedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>finalizeSchedule - Allow targets to perform final scheduling actions at the level of the whole <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a>. By default does nothing. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00229">229</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1f9a4461e2c9ac06b97f55554f836d66"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::finishBlock </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>finishBlock - Clean up after scheduling in the given block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00179">179</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="aa2b071164aa89a60879fbfd688e4160f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::fixupKills </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fix register kill flags that scheduling has made invalid. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01115">1115</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="BitVector_8h_source.html#l00516">llvm::BitVector::clearBitsNotInMask()</a>, <a class="el" href="Debug_8cpp_source.html#l00113">llvm::dbgs()</a>, <a class="el" href="Debug_8h_source.html#l00093">DEBUG</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01520">llvm::MachineInstr::dump()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00243">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00650">llvm::MachineBasicBlock::getNumber()</a>, <a class="el" href="MachineInstr_8h_source.html#l00284">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00484">llvm::MachineOperand::getRegMask()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00752">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00251">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="MachineInstr_8h_source.html#l01000">llvm::MachineInstr::isRegTiedToUseOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00731">llvm::MachineRegisterInfo::isReserved()</a>, <a class="el" href="MachineOperand_8h_source.html#l00299">llvm::MachineOperand::isUndef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00274">llvm::MachineOperand::isUse()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">LiveRegs</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00564">llvm::ScheduleDAG::MRI</a>, <a class="el" href="BitVector_8h_source.html#l00276">llvm::BitVector::reset()</a>, <a class="el" href="BitVector_8h_source.html#l00209">llvm::BitVector::resize()</a>, <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00219">llvm::MachineBasicBlock::size()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01065">startBlockForKills()</a>, <a class="el" href="BitVector_8h_source.html#l00339">llvm::BitVector::test()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01083">toggleKillFlag()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

</div>
</div>
<a class="anchor" id="a23f7a6c4d1be0ca66f44eb4aa499075a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGInstrs::getDAGName </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a label for the region of code covered by the DAG. </p>
<p>Return the basic block label. It is not necessarilly unique because a block contains multiple scheduling regions. But it is fine for visualization. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a36e088128012e4d48af65feb75f84c5c">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01223">1223</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>, and <a class="el" href="MachineBasicBlock_8cpp_source.html#l00246">llvm::MachineBasicBlock::getFullName()</a>.</p>

</div>
</div>
<a class="anchor" id="afbb37cc24abd3ed381b0fd496351bd17"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::string ScheduleDAGInstrs::getGraphNodeLabel </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return a label for a DAG node that points to an instruction. </p>

<p>Implements <a class="el" href="classllvm_1_1ScheduleDAG.html#a2a6534084b1d6332aeb1cf22cba39c2a">llvm::ScheduleDAG</a>.</p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01209">1209</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00566">llvm::ScheduleDAG::EntrySU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00567">llvm::ScheduleDAG::ExitSU</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01532">llvm::MachineInstr::print()</a>, <a class="el" href="raw__ostream_8h_source.html#l00455">llvm::raw_string_ostream::str()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00560">llvm::ScheduleDAG::TM</a>.</p>

</div>
</div>
<a class="anchor" id="a2cd25ceae77621ea3d813a2afdab127b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>* llvm::ScheduleDAGInstrs::getLIS </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Expose <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> for use in DAG mutators and such. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00166">166</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">LIS</a>.</p>

</div>
</div>
<a class="anchor" id="a6717374178b6677be5b2f5d227d312cf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCSchedClassDesc.html">MCSchedClassDesc</a>* llvm::ScheduleDAGInstrs::getSchedClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&#160;</td>
          <td class="paramname"><em>SU</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Resolve and cache a resolved scheduling class for an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00172">172</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00030">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00102">llvm::TargetSchedModel::resolveSchedClass()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00272">llvm::SUnit::SchedClass</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>.</p>

<p>Referenced by <a class="el" href="MachineScheduler_8cpp_source.html#l01886">llvm::SchedBoundary::bumpNode()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01683">llvm::SchedBoundary::checkHazard()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01607">llvm::SchedRemainder::init()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l02118">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="ab077d62392fe288ad041b43622d93346"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a>* llvm::ScheduleDAGInstrs::getSchedModel </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the machine model for instruction scheduling. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">169</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00198">llvm::ConvergingVLIWScheduler::initialize()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l02890">llvm::PostGenericScheduler::initialize()</a>.</p>

</div>
</div>
<a class="anchor" id="a6cf6c94d54730c618ac5f86d2140d032"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * llvm::ScheduleDAGInstrs::getSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSUnit - Return an existing <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for this MI, or NULL. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">271</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">MISUnitMap</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01116">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00816">llvm::ScheduleDAGMI::dumpSchedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a705a0975de8335b0b6bdbbae165e8f5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::initSUnits </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Create an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> for each real instruction, numbered in top-down toplological order. The instruction order A &lt; B, implies that no edge exists from B to A.</p>
<p>Map each real instruction to its <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>.</p>
<p>After initSUnits, the SUnits vector cannot be resized and the scheduler may hang onto <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> pointers. We may relax this in the future by using <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> IDs instead of pointers.</p>
<p>MachineScheduler relies on initSUnits numbering the nodes by their order in the original instruction list. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">693</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MCSchedule_8h_source.html#l00045">llvm::MCProcResourceDesc::BufferSize</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00250">llvm::TargetSchedModel::computeInstrLatency()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00406">llvm::SUnit::getInstr()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00097">llvm::TargetSchedModel::getProcResource()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00172">getSchedClass()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00113">llvm::TargetSchedModel::getWriteProcResBegin()</a>, <a class="el" href="TargetSchedule_8h_source.html#l00117">llvm::TargetSchedModel::getWriteProcResEnd()</a>, <a class="el" href="TargetSchedule_8cpp_source.html#l00030">llvm::TargetSchedModel::hasInstrSchedModel()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00308">llvm::SUnit::hasReservedResource</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00294">llvm::SUnit::isCall</a>, <a class="el" href="MachineInstr_8h_source.html#l00414">llvm::MachineInstr::isCall()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00297">llvm::SUnit::isCommutable</a>, <a class="el" href="MachineInstr_8h_source.html#l00610">llvm::MachineInstr::isCommutable()</a>, <a class="el" href="MachineInstr_8h_source.html#l00752">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00307">llvm::SUnit::isUnbuffered</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00292">llvm::SUnit::Latency</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00197">llvm::AArch64CC::MI</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">MISUnitMap</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00259">newSUnit()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00114">NumRegionInstrs</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">RegionBegin</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">RegionEnd</a>, <a class="el" href="PPCISelLowering_8h_source.html#l00268">llvm::PPCISD::SC</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">SchedModel</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a504d1b35196a1a4c778b3837566ea7b7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::isPostRA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00163">163</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">IsPostRA</a>.</p>

</div>
</div>
<a class="anchor" id="a6c497ec4b863f7d59aa3678740331c8e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SUnit.html">SUnit</a> * llvm::ScheduleDAGInstrs::newSUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>newSUnit - Creates a new <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a> and return a ptr to it. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00259">259</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>References <a class="el" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00565">llvm::ScheduleDAG::SUnits</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="ac0cecc651db330128468e08794794f5c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void llvm::ScheduleDAGInstrs::schedule </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>schedule - Order nodes according to selected style, filling in the Sequence member.</p>
<p>Typically, a scheduling algorithm will implement <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ac0cecc651db330128468e08794794f5c">schedule()</a> without overriding <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#ae8727d434d20639d563849891f5ca1e1" title="Initialize the scheduler state for the next scheduling region. ">enterRegion()</a> or <a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397" title="Notify that the scheduler has finished scheduling the current region. ">exitRegion()</a>. </p>

<p>Implemented in <a class="el" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive</a>, <a class="el" href="classllvm_1_1ScheduleDAGMI.html#a5d7e71cf32573e6b1762b5a1d82a1cf5">llvm::ScheduleDAGMI</a>, <a class="el" href="classllvm_1_1DefaultVLIWScheduler.html#a72b9c4f9a9fe8ef321b387a3cfca73cd">llvm::DefaultVLIWScheduler</a>, and <a class="el" href="classllvm_1_1VLIWMachineScheduler.html#ad25e72e64bc7ed157b69c60e85b4061e">llvm::VLIWMachineScheduler</a>.</p>

</div>
</div>
<a class="anchor" id="a2822215b7634783aece96ef695a72f1d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::startBlock </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>startBlock - Prepare to perform scheduling in the given block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00175">175</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">BB</a>.</p>

<p>Referenced by <a class="el" href="DFAPacketizer_8cpp_source.html#l00157">llvm::VLIWPacketizerList::PacketizeMIs()</a>.</p>

</div>
</div>
<a class="anchor" id="a0149ff5173c451e6501f3a817ff73ac3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ScheduleDAGInstrs::startBlockForKills </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>BB</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>PostRA helper for rewriting kill flags. </p>
<p>Initialize register live-range state for updating kills. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01065">1065</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">LiveRegs</a>, <a class="el" href="BitVector_8h_source.html#l00276">llvm::BitVector::reset()</a>, <a class="el" href="BitVector_8h_source.html#l00235">llvm::BitVector::set()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00352">SI</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00286">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00288">llvm::MachineBasicBlock::succ_end()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01115">fixupKills()</a>.</p>

</div>
</div>
<a class="anchor" id="a2cf4a0da0c23b860c4a0e1837a9bcc93"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ScheduleDAGInstrs::toggleKillFlag </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Toggle a register operand kill flag. </p>
<p>Other adjustments may be made to the instruction if necessary. Return true if the operand has been deleted, false if not. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01083">1083</a> of file <a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="MachineOperand_8h_source.html#l00294">llvm::MachineOperand::isKill()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">LiveRegs</a>, <a class="el" href="ScheduleDAG_8h_source.html#l00563">llvm::ScheduleDAG::MF</a>, <a class="el" href="MachineOperand_8h_source.html#l00372">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="BitVector_8h_source.html#l00339">llvm::BitVector::test()</a>, and <a class="el" href="ScheduleDAG_8h_source.html#l00562">llvm::ScheduleDAG::TRI</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01115">fixupKills()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a254403f7804208ade3cb68086201cb7a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>* llvm::ScheduleDAGInstrs::BB</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The block in which to insert instructions. </p>
<h2>State specific to the current scheduling region. </h2>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00105">105</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">addSchedBarrierDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01057">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01116">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">enterRegion()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00179">finishBlock()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01223">getDAGName()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00857">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00793">llvm::ScheduleDAGMI::placeDebugValues()</a>, <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00175">startBlock()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00945">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<a class="anchor" id="a2ad332011e2040d133de24f33cf3f4cd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::CanHandleTerminators</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>The standard DAG builder does not normally include terminators as DAG nodes because it does not create the necessary dependencies to prevent reordering. A specialized scheduler can override <a class="el" href="classllvm_1_1TargetInstrInfo.html#a22fb9be009a2aa1765c6aa3190abd89f">TargetInstrInfo::isSchedulingBoundary</a> then enable this flag to indicate it has taken responsibility for scheduling the terminator correctly. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00099">99</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, and <a class="el" href="DFAPacketizer_8cpp_source.html#l00115">llvm::DefaultVLIWScheduler::DefaultVLIWScheduler()</a>.</p>

</div>
</div>
<a class="anchor" id="a6837fb2c08f4c8c986a4689a37ca93cf"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleDAGInstrs.html#a5c8f93623f55c06341ca6b954a3dbebe">DbgValueVector</a> llvm::ScheduleDAGInstrs::DbgValues</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00148">148</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00793">llvm::ScheduleDAGMI::placeDebugValues()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="ae384109023f32441ff89f13b79be6b89"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a> llvm::ScheduleDAGInstrs::Defs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<h2>State internal to DAG building. </h2>
<p>Defs, Uses - Remember where defs and uses of each register are as we iterate upward through the instructions. This is allocated here instead of inside BuildSchedGraph to avoid the need for it to be initialized and destructed for each block. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00132">132</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">addPhysRegDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a25ae020b571d18d34d03097d91ca0f40"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>* llvm::ScheduleDAGInstrs::FirstDbgValue</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00149">149</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00793">llvm::ScheduleDAGMI::placeDebugValues()</a>.</p>

</div>
</div>
<a class="anchor" id="a73edb004de8911374552b25481e9e9c3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::IsPostRA</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isPostRA flag indicates vregs cannot be present. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00088">88</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">addSchedBarrierDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00163">isPostRA()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="a81f901b06e024f4f2f50e1831c0d4b9e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>* llvm::ScheduleDAGInstrs::LIS</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Live Intervals provides reaching defs in preRA scheduling. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00082">82</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00166">getLIS()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="ac76418e3ba338f5559dd57d087da159e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> llvm::ScheduleDAGInstrs::LiveRegs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Set of live physical registers for updating kill flags. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00152">152</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01115">fixupKills()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01065">startBlockForKills()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01083">toggleKillFlag()</a>.</p>

</div>
</div>
<a class="anchor" id="a48dac2c15614f61bd7cb73fe322099fa"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a>* llvm::ScheduleDAGInstrs::MFI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00079">79</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a077eef2c61ca462db1800cc506092d38"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt;<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a>*, <a class="el" href="classllvm_1_1SUnit.html">SUnit</a>*&gt; llvm::ScheduleDAGInstrs::MISUnitMap</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>After calling BuildSchedGraph, each machine instruction in the current scheduling region is mapped to an <a class="el" href="classllvm_1_1SUnit.html" title="SUnit - Scheduling unit. This is a node in the scheduling DAG. ">SUnit</a>. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00118">118</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00271">getSUnit()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="ad2b3e1939f6f39819ad55c714deefad6"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineLoopInfo.html">MachineLoopInfo</a>* llvm::ScheduleDAGInstrs::MLI</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00078">78</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="HexagonMachineScheduler_8cpp_source.html#l00143">llvm::VLIWMachineScheduler::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="af1c8be2ff5fd8eab8091e6ffa40ded8d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ScheduleDAGInstrs::NumRegionInstrs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Instructions in this region (distance(RegionBegin, RegionEnd)). </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00114">114</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">enterRegion()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>.</p>

</div>
</div>
<a class="anchor" id="a4afc086f7471b060731e7fbf248958f4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::vector&lt;<a class="el" href="classllvm_1_1SUnit.html">SUnit</a> *&gt; llvm::ScheduleDAGInstrs::PendingLoads</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>PendingLoads - Remember where unknown loads are after the most recent unknown store, as we iterate. As with Defs and Uses, this is here to minimize construction/destruction. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00141">141</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="ae81ad8ece7681af658742f6d4e2fcfb1"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::RegionBegin</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The beginning of the range to be scheduled. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00108">108</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00179">begin()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00857">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00620">llvm::ScheduleDAGMI::moveInstruction()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00793">llvm::ScheduleDAGMI::placeDebugValues()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00996">llvm::ScheduleDAGMILive::schedule()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f74b283acf0dfb537bc387e49344f04"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> llvm::ScheduleDAGInstrs::RegionEnd</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>The end of the range to be scheduled. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00111">111</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">addSchedBarrierDeps()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01057">llvm::ScheduleDAGMILive::buildDAGWithRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00182">end()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00188">enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00839">llvm::ScheduleDAGMILive::enterRegion()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00751">llvm::ScheduleDAGMI::initQueues()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l00857">llvm::ScheduleDAGMILive::initRegPressure()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00793">llvm::ScheduleDAGMI::placeDebugValues()</a>.</p>

</div>
</div>
<a class="anchor" id="adf7cb9b8e5dda7b42273e79048f1b8b3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ScheduleDAGInstrs::RemoveKillFlags</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>True if the DAG builder should remove kill flags (in preparation for rescheduling). </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00092">92</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">addPhysRegDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="abb11b650b88a61630eba2a1b2eaa6fd0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> llvm::ScheduleDAGInstrs::SchedModel</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1TargetSchedModel.html" title="Provide an instruction scheduling machine model to CodeGen passes. ">TargetSchedModel</a> provides an interface to the machine model. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00085">85</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00251">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00375">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00172">getSchedClass()</a>, <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00169">getSchedModel()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00693">initSUnits()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">ScheduleDAGInstrs()</a>.</p>

</div>
</div>
<a class="anchor" id="af0b2bf4940e563082d1d2bf8a9e5521f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a8fe67d559de495d1e6e98719f839dca8">Reg2SUnitsMap</a> llvm::ScheduleDAGInstrs::Uses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00133">133</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00251">addPhysRegDataDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00294">addPhysRegDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00212">addSchedBarrierDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b7f785c0a719640a922fece8a550100"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#af1236ab2574debb281ea6e38b2ee5a3a">VReg2SUnitMap</a> llvm::ScheduleDAGInstrs::VRegDefs</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Track the last instruction in this region defining each virtual register. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00136">136</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00375">addVRegDefDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, and <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>.</p>

</div>
</div>
<a class="anchor" id="aecc4d170587e25346f72971969bef3f9"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm.html#a566994d85113b94f2e8308e3453e91ef">VReg2UseMap</a> llvm::ScheduleDAGInstrs::VRegUses</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>After calling BuildSchedGraph, each vreg used in the scheduling region is mapped to a set of SUnits. These include all local vreg uses, not just the uses for a singly defined vreg. </p>

<p>Definition at line <a class="el" href="ScheduleDAGInstrs_8h_source.html#l00123">123</a> of file <a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00413">addVRegUseDeps()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00743">buildSchedGraph()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01116">llvm::ScheduleDAGMILive::computeCyclicCriticalPath()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l00945">llvm::ScheduleDAGMILive::updatePressureDiffs()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="ScheduleDAGInstrs_8h_source.html">ScheduleDAGInstrs.h</a></li>
<li><a class="el" href="ScheduleDAGInstrs_8cpp_source.html">ScheduleDAGInstrs.cpp</a></li>
</ul>
</div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 01:08:48 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
