{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "input_blif": "binary_equal.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "input_blif": "binary_logical_and.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "input_blif": "binary_logical_not_equal.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "input_blif": "binary_not_equal.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.9,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15.1,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 11.9,
        "exec_time(ms)": 3.1,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 15.5,
        "techmap_time(ms)": 3.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 4.5,
        "techmap_time(ms)": 4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 20.4,
        "techmap_time(ms)": 6.8,
        "Pi": 24,
        "Po": 72,
        "logic element": 207,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 213,
        "Total Node": 207
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 8.7,
        "techmap_time(ms)": 7,
        "Pi": 24,
        "Po": 72,
        "logic element": 207,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 207,
        "Total Node": 207
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 17,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "input_blif": "eightbit_arithmetic_power.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 102,
        "latch": 8,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 102,
        "Total Node": 111
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 14.2,
        "techmap_time(ms)": 2.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.2,
        "techmap_time(ms)": 2.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 2.8,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 10.9,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.8,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 1.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.6,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.5,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 8,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 14.6,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 3.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 3.6,
        "techmap_time(ms)": 2.5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 9.8,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 9.7,
        "exec_time(ms)": 15.4,
        "techmap_time(ms)": 2.8,
        "Po": 128,
        "logic element": 192,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 4.2,
        "techmap_time(ms)": 2.8,
        "Po": 128,
        "logic element": 192,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "input_blif": "signed_variable_asl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "input_blif": "signed_variable_asl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "input_blif": "signed_variable_asl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "input_blif": "signed_variable_asr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "input_blif": "signed_variable_asr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "input_blif": "signed_variable_asr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "input_blif": "signed_variable_sl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "input_blif": "signed_variable_sl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "input_blif": "signed_variable_sl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "input_blif": "signed_variable_sr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "input_blif": "signed_variable_sr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "input_blif": "signed_variable_sr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2.5,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 13.6,
        "techmap_time(ms)": 2.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 11,
        "exec_time(ms)": 2.2,
        "techmap_time(ms)": 1.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 10.1,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 3.3,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 6.9,
        "techmap_time(ms)": 3.2,
        "Po": 241,
        "logic element": 361,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 10.3,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 3.2,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 3.2,
        "Po": 241,
        "logic element": 361,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 10,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 3.4,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 3.6,
        "Po": 241,
        "logic element": 361,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 60,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 5,
        "Estimated LUTs": 60,
        "Total Node": 88
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "input_blif": "twobits_arithmetic_div.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 186,
        "latch": 8,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 186,
        "Total Node": 195
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 22,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 22,
        "Total Node": 31
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "input_blif": "twobits_arithmetic_mod.blif",
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 56,
        "latch": 3,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 56,
        "Total Node": 60
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 2.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 10,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 19,
        "latch": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 24
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.4,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3.2,
        "techmap_time(ms)": 2.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 13,
        "latch": 3,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 38,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 45
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "input_blif": "twobits_arithmetic_power.blif",
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 76,
        "latch": 4,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 76,
        "Total Node": 81
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 10,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 2.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 14.1,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 12,
        "exec_time(ms)": 3,
        "techmap_time(ms)": 2.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.7,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 11.3,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14.3,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 2.8,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.8,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 2.6,
        "techmap_time(ms)": 1.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 9.5,
        "exec_time(ms)": 14,
        "techmap_time(ms)": 2.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 2.5,
        "techmap_time(ms)": 1.7,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.5,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Po": 2,
        "logic element": 3,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 9.1,
        "exec_time(ms)": 12.3,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Po": 1,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 9.3,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.3,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 8.1,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 9.2,
        "exec_time(ms)": 12.6,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 8.2,
        "exec_time(ms)": 1.4,
        "techmap_time(ms)": 1.1,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 14.6,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 3.5,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 14.6,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 3.3,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 8.3,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 9.6,
        "exec_time(ms)": 15,
        "techmap_time(ms)": 2.4,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 8.4,
        "exec_time(ms)": 3.4,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 4,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 4,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 10.2,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 51.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 52.9,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 55.1,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 63.2,
        "exec_time(ms)": 53.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 70.4,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 46.5,
        "exec_time(ms)": 10.3,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 51.2,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 51.4,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 11.2,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 52.5,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 4.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 53.8,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 51.9,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 52.9,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 4.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 52.3,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 61.2,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 51.6,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 4.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 63,
        "exec_time(ms)": 53.7,
        "techmap_time(ms)": 4.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 10.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 72.3,
        "exec_time(ms)": 57.6,
        "techmap_time(ms)": 10.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 66.4,
        "exec_time(ms)": 31.7,
        "techmap_time(ms)": 21.9,
        "Pi": 24,
        "Po": 72,
        "logic element": 207,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 212,
        "Total Node": 207
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 82.8,
        "exec_time(ms)": 86.4,
        "techmap_time(ms)": 25,
        "Pi": 24,
        "Po": 72,
        "logic element": 207,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 212,
        "Total Node": 207
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 20.5,
        "techmap_time(ms)": 12.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 102,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 19,
        "Average Path": 5,
        "Estimated LUTs": 102,
        "Total Node": 111
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 72.2,
        "exec_time(ms)": 60.1,
        "techmap_time(ms)": 10.3,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 17,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 27
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 10.6,
        "techmap_time(ms)": 4.2,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 61.3,
        "techmap_time(ms)": 4.2,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 46.9,
        "exec_time(ms)": 12,
        "techmap_time(ms)": 4.5,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 52.2,
        "techmap_time(ms)": 4.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 12,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 12
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 49.4,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 6.3,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 65.9,
        "exec_time(ms)": 70.9,
        "techmap_time(ms)": 6.3,
        "Pi": 14,
        "Po": 8,
        "logic element": 16,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 16
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 43.7,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 52.3,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 43.8,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 52.8,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 3.4,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 52.2,
        "techmap_time(ms)": 3.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 43.7,
        "exec_time(ms)": 11,
        "techmap_time(ms)": 3.9,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 52.3,
        "techmap_time(ms)": 3.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 49.3,
        "techmap_time(ms)": 1.7,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 48.6,
        "techmap_time(ms)": 1.4,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 9.1,
        "techmap_time(ms)": 1.7,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 48.8,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 7.5,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 48.3,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 2,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.5,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 8.1,
        "techmap_time(ms)": 1.9,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 51.1,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 1.7,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 54.8,
        "techmap_time(ms)": 1.7,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 8.2,
        "techmap_time(ms)": 1.9,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 48.7,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 7.9,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 48.5,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 7.8,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 49.3,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 7.9,
        "techmap_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 50.4,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 7.8,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 49,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 5.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 61.4,
        "exec_time(ms)": 53.9,
        "techmap_time(ms)": 4.9,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 12.9,
        "techmap_time(ms)": 5.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 61.4,
        "exec_time(ms)": 54.1,
        "techmap_time(ms)": 5.1,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 13,
        "techmap_time(ms)": 5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 53.9,
        "techmap_time(ms)": 5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 12.8,
        "techmap_time(ms)": 5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 54.2,
        "techmap_time(ms)": 5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 14.5,
        "techmap_time(ms)": 6,
        "Po": 128,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 61.9,
        "exec_time(ms)": 56.3,
        "techmap_time(ms)": 6.1,
        "Po": 128,
        "logic element": 192,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 192,
        "Total Node": 192
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 3.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 51.3,
        "techmap_time(ms)": 3.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 161.8,
        "exec_time(ms)": 127,
        "techmap_time(ms)": 43.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 178.2,
        "exec_time(ms)": 165.4,
        "techmap_time(ms)": 42,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.5,
        "exec_time(ms)": 677.7,
        "techmap_time(ms)": 180.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1045.8,
        "exec_time(ms)": 719.8,
        "techmap_time(ms)": 184.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 47.2,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 4.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 53.2,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 50.1,
        "techmap_time(ms)": 3,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 9.7,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 51,
        "techmap_time(ms)": 3.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 162,
        "exec_time(ms)": 128,
        "techmap_time(ms)": 43.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 178.1,
        "exec_time(ms)": 170,
        "techmap_time(ms)": 43.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.6,
        "exec_time(ms)": 678.4,
        "techmap_time(ms)": 183.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1045.7,
        "exec_time(ms)": 723,
        "techmap_time(ms)": 187.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 47.2,
        "exec_time(ms)": 10.9,
        "techmap_time(ms)": 4.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 52.5,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 9.3,
        "techmap_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 50.3,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 10.3,
        "techmap_time(ms)": 3.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 52.6,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 161.7,
        "exec_time(ms)": 122.9,
        "techmap_time(ms)": 41.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 178.1,
        "exec_time(ms)": 171,
        "techmap_time(ms)": 45.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.4,
        "exec_time(ms)": 680.8,
        "techmap_time(ms)": 188.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1047.1,
        "exec_time(ms)": 723.8,
        "techmap_time(ms)": 185,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 47.3,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 51.7,
        "techmap_time(ms)": 3.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 10.3,
        "techmap_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 51,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 3.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 52.1,
        "techmap_time(ms)": 3.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 161.7,
        "exec_time(ms)": 125.4,
        "techmap_time(ms)": 42.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 178.2,
        "exec_time(ms)": 164.5,
        "techmap_time(ms)": 41,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.5,
        "exec_time(ms)": 658.9,
        "techmap_time(ms)": 178.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1046.8,
        "exec_time(ms)": 718.1,
        "techmap_time(ms)": 184.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 52.3,
        "techmap_time(ms)": 3.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 50.2,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 46.3,
        "exec_time(ms)": 10.2,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 51,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 50,
        "techmap_time(ms)": 3,
        "Pi": 2,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 8,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 60.7,
        "techmap_time(ms)": 7.6,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 47.7,
        "exec_time(ms)": 18.2,
        "techmap_time(ms)": 7.7,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 64.2,
        "exec_time(ms)": 59.9,
        "techmap_time(ms)": 7.8,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 18.2,
        "techmap_time(ms)": 7.6,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 64.1,
        "exec_time(ms)": 60.3,
        "techmap_time(ms)": 8.1,
        "Po": 241,
        "logic element": 361,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 361,
        "Total Node": 361
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 186,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 186,
        "Total Node": 195
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 186,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 64,
        "Average Path": 5,
        "Estimated LUTs": 186,
        "Total Node": 195
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 72.2,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 56,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 56,
        "Total Node": 60
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 56,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 27,
        "Average Path": 5,
        "Estimated LUTs": 56,
        "Total Node": 60
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 48.4,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 5.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 19,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 19,
        "Total Node": 24
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 53.9,
        "techmap_time(ms)": 5.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 10,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 10,
        "Total Node": 16
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 47.9,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 5.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 13,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 52.6,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 13,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 17
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 49.8,
        "exec_time(ms)": 15.1,
        "techmap_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 76,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 76,
        "Total Node": 81
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 65.5,
        "exec_time(ms)": 55.1,
        "techmap_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 38,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 38,
        "Total Node": 45
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 48.1,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 5.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 64.4,
        "exec_time(ms)": 54.4,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 15,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 15,
        "Total Node": 19
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 47.2,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 5.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 52.5,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 46.8,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 63.6,
        "exec_time(ms)": 53.5,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 47.4,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 52.1,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 13,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 13,
        "Total Node": 15
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 51.9,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 7.6,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.6,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 46.7,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 51.6,
        "techmap_time(ms)": 3.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 5,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 7
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 10.3,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 54.3,
        "techmap_time(ms)": 3.5,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 10.2,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 53.1,
        "techmap_time(ms)": 3.4,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 10.2,
        "techmap_time(ms)": 3.2,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 51.2,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 43.4,
        "exec_time(ms)": 11,
        "techmap_time(ms)": 4.1,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 60.1,
        "exec_time(ms)": 51.3,
        "techmap_time(ms)": 3.3,
        "Pi": 16,
        "Po": 32,
        "logic element": 56,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 56
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 7.6,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 49.3,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 7.6,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 48.5,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 7.8,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 49.4,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 7.5,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 48.7,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 7.5,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.5,
        "techmap_time(ms)": 1.6,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 7.4,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.4,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 8,
        "techmap_time(ms)": 1.8,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.9,
        "techmap_time(ms)": 1.7,
        "Po": 2,
        "logic element": 3,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 3
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 49.3,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 2,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 11.1,
        "techmap_time(ms)": 2.3,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 49.3,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.9,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 43.1,
        "exec_time(ms)": 7.7,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 48.7,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 7.6,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 59.7,
        "exec_time(ms)": 48.7,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "logic element": 5,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 44.7,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 5.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 54.3,
        "techmap_time(ms)": 5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 44.9,
        "exec_time(ms)": 13.1,
        "techmap_time(ms)": 5.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 55.8,
        "techmap_time(ms)": 5,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 44.8,
        "exec_time(ms)": 13.8,
        "techmap_time(ms)": 5.8,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 61.3,
        "exec_time(ms)": 54.4,
        "techmap_time(ms)": 4.9,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 13.2,
        "techmap_time(ms)": 5.2,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 61.2,
        "exec_time(ms)": 53.9,
        "techmap_time(ms)": 4.9,
        "Pi": 1,
        "Po": 65,
        "logic element": 98,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 98,
        "Total Node": 98
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 46.1,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 3.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 50.7,
        "techmap_time(ms)": 3.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 162.1,
        "exec_time(ms)": 142.5,
        "techmap_time(ms)": 41.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 178.4,
        "exec_time(ms)": 164.6,
        "techmap_time(ms)": 41,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.4,
        "exec_time(ms)": 666.3,
        "techmap_time(ms)": 180.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1045.8,
        "exec_time(ms)": 710.7,
        "techmap_time(ms)": 184,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 52,
        "techmap_time(ms)": 4.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 50.4,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 3.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 50.8,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 161.7,
        "exec_time(ms)": 128.3,
        "techmap_time(ms)": 43.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 178.2,
        "exec_time(ms)": 168.7,
        "techmap_time(ms)": 42.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.6,
        "exec_time(ms)": 684.9,
        "techmap_time(ms)": 184.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1045.8,
        "exec_time(ms)": 749.2,
        "techmap_time(ms)": 210.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 10.9,
        "techmap_time(ms)": 4.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 51.5,
        "techmap_time(ms)": 3.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 9.2,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 50.1,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 9.9,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 51.6,
        "techmap_time(ms)": 3.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 161.7,
        "exec_time(ms)": 123.5,
        "techmap_time(ms)": 41.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 178,
        "exec_time(ms)": 176.7,
        "techmap_time(ms)": 41.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.4,
        "exec_time(ms)": 674.7,
        "techmap_time(ms)": 179.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1047,
        "exec_time(ms)": 708.4,
        "techmap_time(ms)": 182.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 63.5,
        "exec_time(ms)": 52.2,
        "techmap_time(ms)": 4,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 45.8,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 50.5,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 45.9,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 3.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 51.7,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 161.7,
        "exec_time(ms)": 137.6,
        "techmap_time(ms)": 43.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 177.8,
        "exec_time(ms)": 166.2,
        "techmap_time(ms)": 41.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 3104,
        "generic logic size": 6,
        "Longest Path": 37,
        "Average Path": 5,
        "Estimated LUTs": 3104,
        "Total Node": 3104
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1032.2,
        "exec_time(ms)": 666,
        "techmap_time(ms)": 181.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 1047.1,
        "exec_time(ms)": 720.6,
        "techmap_time(ms)": 190.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 12740,
        "generic logic size": 6,
        "Longest Path": 70,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 12740
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 47.1,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 63.7,
        "exec_time(ms)": 53,
        "techmap_time(ms)": 3.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 30,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 30,
        "Total Node": 30
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 46,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 3.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 50.8,
        "techmap_time(ms)": 3.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 4,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 64.7,
        "exec_time(ms)": 54.1,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 47,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 4.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 63.4,
        "exec_time(ms)": 53.5,
        "techmap_time(ms)": 4.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 44,
        "exec_time(ms)": 7.2,
        "techmap_time(ms)": 4.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 9,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 4,
        "Estimated LUTs": 9,
        "Total Node": 11
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
