# Reading pref.tcl
# do decoder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83 {C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:09 on Mar 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83" C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83.v 
# -- Compiling module encoder_83
# 
# Top level modules:
# 	encoder_83
# End time: 17:48:09 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83 {C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:48:09 on Mar 27,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83" C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83_tb.v 
# -- Compiling module encoder_83_tb
# 
# Top level modules:
# 	encoder_83_tb
# End time: 17:48:09 on Mar 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.encoder_83_tb
# vsim work.encoder_83_tb 
# Start time: 17:50:08 on Mar 27,2024
# Loading work.encoder_83_tb
# Loading work.encoder_83
add wave -position insertpoint  \
{sim:/encoder_83_tb/in[7]} \
{sim:/encoder_83_tb/in[6]} \
{sim:/encoder_83_tb/in[5]} \
{sim:/encoder_83_tb/in[4]} \
{sim:/encoder_83_tb/in[3]} \
{sim:/encoder_83_tb/in[2]} \
{sim:/encoder_83_tb/in[1]} \
{sim:/encoder_83_tb/in[0]} \
sim:/encoder_83_tb/out \
{sim:/encoder_83_tb/out[2]} \
{sim:/encoder_83_tb/out[1]} \
{sim:/encoder_83_tb/out[0]}
run
# ** Note: $finish    : C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83_tb.v(34)
#    Time: 80 ps  Iteration: 0  Instance: /encoder_83_tb
# 1
# Break in Module encoder_83_tb at C:/intelFPGA_lite/20.1/quartus/bin64/Projects/decoder83/encoder_83_tb.v line 34
# End time: 17:51:32 on Mar 27,2024, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
