<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Multiplication Operations">
<meta name="DC.Relation" scheme="URI" content="GUID-853BD865-DD6C-4FA1-AFC0-A98B5A65BF46.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-8B209191-DA25-4DCB-9F02-673E99F36B3D.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-731CCEAC-931E-4693-8F17-305C1DB851EF.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-6B53901C-E2CB-4821-A3D2-F09986C3AC92.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-FD77FAD2-8C5C-45B9-B1AA-405C5D22E1C5.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-BE19102D-1B33-4F43-8D01-7403DEBA10AD.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-BE4DDB4C-593E-44CA-AF84-DD0039449EF7.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-6240C05C-87CD-48AF-A19C-693F2F0522B9.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-619DB343-7A0D-4003-8D6D-AA4255A39C80.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-F0F6C991-3A29-4C48-B710-F12DA31DBEA3.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-53508051-B368-4CE0-9F49-377289AF3A33.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-0D2F6203-E464-4564-A5EF-ED541B88A3F9.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-27275811-8328-4335-B226-E10ABED439E0.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-53F7FD69-ACB9-4624-9692-4F2A8030010F.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-B1D291A7-4566-43FD-A5BF-4ECBFC7F10A4.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-5538BC75-37D4-4F4E-8DF1-AF6B645EFC8C.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-E081B270-A027-4F6A-9C8D-13D6FC7BD1CE.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-2452F8DF-63C6-4CE3-9C01-E5E8D7FA132C.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-ADBF18D4-8DE5-468B-82C0-847DB983D271.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-B5B7DB26-1717-4F0D-9D77-27B87C68CBBD.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-8DAD3ED7-F5AE-4F6A-B114-8867FE86C361.htm">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-099AB961-BE89-43A5-9487-E56DA2A1A4CA">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Multiplication Operations</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_mic_bk_mult_ops"></MSHelp:Keyword>
</xml>
</head>
<body id="GUID-099AB961-BE89-43A5-9487-E56DA2A1A4CA">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1">Multiplication Operations</h1>
 
   
  <div> 
    <p></p>
 
  </div>
 

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-853BD865-DD6C-4FA1-AFC0-A98B5A65BF46.htm">Arithmetic Intrinsics</a></div>
</div>
<div>
<ul class="ullinks">
<li class="ulchildlink"><a href="GUID-8B209191-DA25-4DCB-9F02-673E99F36B3D.htm">_mm512_fmadd_ps/ _mm512_fmadd_round_ps/ _mm512_mask_fmadd_ps/ _mm512_mask_fmadd_round_ps/ _mm512_mask3_fmadd_ps/ _mm512_mask3_fmadd_round_ps</a><br>
Multiply and add float32 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-731CCEAC-931E-4693-8F17-305C1DB851EF.htm">_mm512_fmadd_pd/ _mm512_fmadd_round_pd/ _mm512_mask_fmadd_pd/ _mm512_mask_fmadd_round_pd/ _mm512_mask3_fmadd_pd/ _mm512_mask3_fmadd_round_pd</a><br>
Multiply and add float64 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-6B53901C-E2CB-4821-A3D2-F09986C3AC92.htm">_mm512_fmadd_epi32/ _mm512_mask_fmadd_epi32/ _mm512_mask3_fmadd_epi32</a><br>
Multiply and add int32 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-FD77FAD2-8C5C-45B9-B1AA-405C5D22E1C5.htm">_mm512_fmadd233_epi32/ _mm512_mask_fmadd233_epi32</a><br>
Multiply and add int32 vectors with alternating elements. The corresponding instruction is  <samp class="codeph">VPMADD233D</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-BE19102D-1B33-4F43-8D01-7403DEBA10AD.htm">_mm512_fmadd233_ps/ _mm512_mask_fmadd233_ps/ _mm512_fmadd233_round_ps/ _mm512_mask_fmadd233_round_ps</a><br>
Multiply and add float32 vectors. The corresponding instruction is  <samp class="codeph">VMADD233PS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-BE4DDB4C-593E-44CA-AF84-DD0039449EF7.htm">_mm512_fnmadd_ps/ _mm512_fnmadd_round_ps/ _mm512_mask_fnmadd_ps/ _mm512_mask3_fnmadd_ps/ _mm512_mask_fnmadd_round_ps/ _mm512_mask3_fnmadd_round_ps</a><br>
Multiply, add, and negate float32 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-6240C05C-87CD-48AF-A19C-693F2F0522B9.htm">_mm512_fnmadd_pd/ _mm512_fnmadd_round_pd/ _mm512_mask_fnmadd_pd/ _mm512_mask3_fnmadd_pd/ _mm512_mask_fnmadd_round_pd/ _mm512_mask3_fnmadd_round_pd</a><br>
Multiply, add, and negate float32 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-619DB343-7A0D-4003-8D6D-AA4255A39C80.htm">_mm512_fmsub_ps/ _mm512_fmsub_round_ps/ _mm512_mask_fmsub_ps/ _mm512_mask_fmsub_round_ps/ _mm512_mask3_fmsub_ps/ _mm512_mask3_fmsub_round_ps</a><br>
Multiply and subtract float32 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-F0F6C991-3A29-4C48-B710-F12DA31DBEA3.htm">_mm512_fmsub_pd/ _mm512_fmsub_round_pd/ _mm512_mask_fmsub_pd/ _mm512_mask_fmsub_round_pd/ _mm512_mask3_fmsub_pd/ _mm512_mask3_fmsub_round_pd</a><br>
Multiply and subtract float64 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-53508051-B368-4CE0-9F49-377289AF3A33.htm">_mm512_fnmsub_ps/ _mm512_fnmsub_round_ps/ _mm512_mask_fnmsub_ps/ _mm512_mask3_fnmsub_ps/ _mm512_mask_fnmsub_round_ps/ _mm512_mask3_fnmsub_round_ps</a><br>
Multiply, negate, and subtract float32 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-0D2F6203-E464-4564-A5EF-ED541B88A3F9.htm">_mm512_fnmsub_pd/ _mm512_fnmsub_round_pd/ _mm512_mask_fnmsub_pd/ _mm512_mask3_fnmsub_pd/ _mm512_mask_fnmsub_round_pd/ _mm512_mask3_fnmsub_round_pd</a><br>
Multiply, negate, and subtract float64 vectors. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-27275811-8328-4335-B226-E10ABED439E0.htm">_mm512_mulhi_epi32/ _mm512_mask_mulhi_epi32</a><br>
Multiply int32 vectors and store the high half of the result. The corresponding instruction is  <samp class="codeph">VPMULHD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-53F7FD69-ACB9-4624-9692-4F2A8030010F.htm">_mm512_mulhi_epu32/ _mm512_mask_mulhi_epu32</a><br>
Multiply uint32 vectors and store the high half of the result. The corresponding instruction is  <samp class="codeph">VMULHPU</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-B1D291A7-4566-43FD-A5BF-4ECBFC7F10A4.htm">_mm512_mullo_epi32/ _mm512_mask_mullo_epi32</a><br>
Multiply int32 vectors and store  the low half of the result. The corresponding instruction is  <samp class="codeph">VMULLPI</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-5538BC75-37D4-4F4E-8DF1-AF6B645EFC8C.htm">_mm512_mul_pd/ _mm512_mask_mul_pd</a><br>
Multiply float64 vectors. The corresponding instruction is  <samp class="codeph">VMULPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-E081B270-A027-4F6A-9C8D-13D6FC7BD1CE.htm">_mm512_mul_ps/ _mm512_mask_mul_ps</a><br>
Multiply float32 vectors. The corresponding instruction is  <samp class="codeph">VMULPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-2452F8DF-63C6-4CE3-9C01-E5E8D7FA132C.htm">_mm512_mul_round_pd/ _mm512_mask_mul_round_pd</a><br>
Multiplies rounded float64 vectors. The corresponding instruction is  <samp class="codeph">VMULPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-ADBF18D4-8DE5-468B-82C0-847DB983D271.htm">_mm512_mul_round_ps/ _mm512_mask_mul_round_ps</a><br>
Multiplies rounded float32 vectors. The corresponding instruction is  <samp class="codeph">VMULPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-B5B7DB26-1717-4F0D-9D77-27B87C68CBBD.htm">_mm512_scale_ps/ _mm512_mask_scale_ps</a><br>
Scales float32 vectors. Corresponding instruction is  <samp class="codeph">VSCALEPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-8DAD3ED7-F5AE-4F6A-B114-8867FE86C361.htm">_mm512_scale_round_ps/ _mm512_mask_scale_round_ps</a><br>
Scales rounded float32 vectors. Corresponding instruction is  <samp class="codeph"> VSCALEPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
</ul>
</div>

</body>
</html>
